<?xml version="1.0" encoding="UTF-8"?>
<ProgramExecution>
 <SOPCSystem>
  <CompileID>0</CompileID>
  <DeviceFamily>UNKNOWN</DeviceFamily>
  <HDLLanguage>VERILOG</HDLLanguage>
  <Qsys>0</Qsys>
  <SOPCModule>
   <C>333</C>
   <ModuleType>non_altera_module</ModuleType>
   <SOPCInterface>
    <C>334</C>
    <InterfaceType>clock_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>335</C>
     <Name>clockRate</Name>
     <Value>50000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>336</C>
     <Name>externallyDriven</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>337</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>338</C>
     <Direction>Input</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>339</C>
    <InterfaceType>reset_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>340</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>341</C>
     <Name>synchronousEdges</Name>
     <Value>NONE</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>342</C>
     <Direction>Input</Direction>
     <Role>reset_n</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>343</C>
    <InterfaceType>clock_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>344</C>
     <Name>associatedDirectClock</Name>
     <Value>clk_in</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>345</C>
     <Name>clockRate</Name>
     <Value>50000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>346</C>
     <Name>clockRateKnown</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>347</C>
     <Name>externallyDriven</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>348</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>349</C>
     <Direction>Output</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>350</C>
    <InterfaceType>reset_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>351</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>352</C>
     <Name>associatedDirectReset</Name>
     <Value>clk_in_reset</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>353</C>
     <Name>associatedResetSinks</Name>
     <Value>clk_in_reset</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>354</C>
     <Name>synchronousEdges</Name>
     <Value>NONE</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>355</C>
     <Direction>Output</Direction>
     <Role>reset_n</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
  </SOPCModule>
  <SOPCModule>
   <C>356</C>
   <ModuleType>altera_nios2</ModuleType>
   <SOPCModuleParameter>
    <C>357</C>
    <Name>userDefinedSettings</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>358</C>
    <Name>tightlyCoupledInstructionMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>359</C>
    <Name>tightlyCoupledInstructionMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>360</C>
    <Name>tightlyCoupledInstructionMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>361</C>
    <Name>tightlyCoupledInstructionMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>362</C>
    <Name>tightlyCoupledInstructionMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>363</C>
    <Name>tightlyCoupledInstructionMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>364</C>
    <Name>tightlyCoupledInstructionMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>365</C>
    <Name>tightlyCoupledInstructionMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>366</C>
    <Name>tightlyCoupledDataMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>367</C>
    <Name>tightlyCoupledDataMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>368</C>
    <Name>tightlyCoupledDataMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>369</C>
    <Name>tightlyCoupledDataMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>370</C>
    <Name>tightlyCoupledDataMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>371</C>
    <Name>tightlyCoupledDataMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>372</C>
    <Name>tightlyCoupledDataMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>373</C>
    <Name>tightlyCoupledDataMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>374</C>
    <Name>setting_showUnpublishedSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>375</C>
    <Name>setting_showInternalSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>376</C>
    <Name>setting_shadowRegisterSets</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>377</C>
    <Name>setting_preciseSlaveAccessErrorException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>378</C>
    <Name>setting_preciseIllegalMemAccessException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>379</C>
    <Name>setting_preciseDivisionErrorException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>380</C>
    <Name>setting_performanceCounter</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>381</C>
    <Name>setting_perfCounterWidth</Name>
    <Value>_32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>382</C>
    <Name>setting_interruptControllerType</Name>
    <Value>Internal</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>383</C>
    <Name>setting_illegalMemAccessDetection</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>384</C>
    <Name>setting_illegalInstructionsTrap</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>385</C>
    <Name>setting_fullWaveformSignals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>386</C>
    <Name>setting_extraExceptionInfo</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>387</C>
    <Name>setting_exportPCB</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>388</C>
    <Name>setting_debugSimGen</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>389</C>
    <Name>setting_clearXBitsLDNonBypass</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>390</C>
    <Name>setting_branchPredictionType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>391</C>
    <Name>setting_bit31BypassDCache</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>392</C>
    <Name>setting_bigEndian</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>393</C>
    <Name>setting_bhtPtrSz</Name>
    <Value>_8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>394</C>
    <Name>setting_bhtIndexPcOnly</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>395</C>
    <Name>setting_avalonDebugPortPresent</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>396</C>
    <Name>setting_alwaysEncrypt</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>397</C>
    <Name>setting_allowFullAddressRange</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>398</C>
    <Name>setting_activateTrace</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>399</C>
    <Name>setting_activateTestEndChecker</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>400</C>
    <Name>setting_activateMonitors</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>401</C>
    <Name>setting_activateModelChecker</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>402</C>
    <Name>setting_HDLSimCachesCleared</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>403</C>
    <Name>setting_HBreakTest</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>404</C>
    <Name>resetSlave</Name>
    <Value>CPU0_memory.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>405</C>
    <Name>resetOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>406</C>
    <Name>muldiv_multiplierType</Name>
    <Value>EmbeddedMulFast</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>407</C>
    <Name>muldiv_divider</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>408</C>
    <Name>mpu_useLimit</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>409</C>
    <Name>mpu_numOfInstRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>410</C>
    <Name>mpu_numOfDataRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>411</C>
    <Name>mpu_minInstRegionSize</Name>
    <Value>_12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>412</C>
    <Name>mpu_minDataRegionSize</Name>
    <Value>_12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>413</C>
    <Name>mpu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>414</C>
    <Name>mmu_uitlbNumEntries</Name>
    <Value>_4</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>415</C>
    <Name>mmu_udtlbNumEntries</Name>
    <Value>_6</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>416</C>
    <Name>mmu_tlbPtrSz</Name>
    <Value>_7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>417</C>
    <Name>mmu_tlbNumWays</Name>
    <Value>_16</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>418</C>
    <Name>mmu_processIDNumBits</Name>
    <Value>_8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>419</C>
    <Name>mmu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>420</C>
    <Name>mmu_autoAssignTlbPtrSz</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>421</C>
    <Name>mmu_TLBMissExcSlave</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>422</C>
    <Name>mmu_TLBMissExcOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>423</C>
    <Name>manuallyAssignCpuID</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>424</C>
    <Name>internalIrqMaskSystemInfo</Name>
    <Value>3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>425</C>
    <Name>instSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='CPU0_memory.s1' start='0x20000' end='0x40000' /><slave name='CPU0.jtag_debug_module' start='0x42800' end='0x43000' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>426</C>
    <Name>instAddrWidth</Name>
    <Value>19</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>427</C>
    <Name>impl</Name>
    <Value>Fast</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>428</C>
    <Name>icache_size</Name>
    <Value>_4096</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>429</C>
    <Name>icache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>430</C>
    <Name>icache_numTCIM</Name>
    <Value>_0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>431</C>
    <Name>icache_burstType</Name>
    <Value>None</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>432</C>
    <Name>exceptionSlave</Name>
    <Value>CPU0_memory.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>433</C>
    <Name>exceptionOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>434</C>
    <Name>deviceFeaturesSystemInfo</Name>
    <Value>NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>435</C>
    <Name>deviceFamilyName</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>436</C>
    <Name>debug_triggerArming</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>437</C>
    <Name>debug_level</Name>
    <Value>Level1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>438</C>
    <Name>debug_jtagInstanceID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>439</C>
    <Name>debug_embeddedPLL</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>440</C>
    <Name>debug_debugReqSignals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>441</C>
    <Name>debug_assignJtagInstanceID</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>442</C>
    <Name>debug_OCIOnchipTrace</Name>
    <Value>_128</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>443</C>
    <Name>dcache_size</Name>
    <Value>_2048</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>444</C>
    <Name>dcache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>445</C>
    <Name>dcache_omitDataMaster</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>446</C>
    <Name>dcache_numTCDM</Name>
    <Value>_0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>447</C>
    <Name>dcache_lineSize</Name>
    <Value>_32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>448</C>
    <Name>dcache_bursts</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>449</C>
    <Name>dataSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='CPU0_memory.s1' start='0x20000' end='0x40000' /><slave name='Comms_memory.s1' start='0x41000' end='0x42000' /><slave name='CPU0.jtag_debug_module' start='0x42800' end='0x43000' /><slave name='pio_LED.s1' start='0x43000' end='0x43010' /><slave name='Comms_mutex_tx.s1' start='0x43010' end='0x43018' /><slave name='Comms_mutex_rx.s1' start='0x43018' end='0x43020' /><slave name='CPU0_JTAG_UART.avalon_jtag_slave' start='0x43020' end='0x43028' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>450</C>
    <Name>dataAddrWidth</Name>
    <Value>19</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>451</C>
    <Name>customInstSlavesSystemInfo</Name>
    <Value><![CDATA[<info/>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>452</C>
    <Name>cpuReset</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>453</C>
    <Name>cpuID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>454</C>
    <Name>clockFrequency</Name>
    <Value>50000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>455</C>
    <Name>breakSlave</Name>
    <Value>CPU0.jtag_debug_module</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>456</C>
    <Name>breakOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>457</C>
   <ModuleType>altera_avalon_jtag_uart</ModuleType>
   <SOPCModuleParameter>
    <C>458</C>
    <Name>allowMultipleConnections</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>459</C>
    <Name>avalonSpec</Name>
    <Value>1.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>460</C>
    <Name>hubInstanceID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>461</C>
    <Name>legacySignalAllow</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>462</C>
    <Name>readBufferDepth</Name>
    <Value>64</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>463</C>
    <Name>readIRQThreshold</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>464</C>
    <Name>simInputCharacterStream</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>465</C>
    <Name>simInteractiveOptions</Name>
    <Value>INTERACTIVE_ASCII_OUTPUT</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>466</C>
    <Name>useRegistersForReadBuffer</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>467</C>
    <Name>useRegistersForWriteBuffer</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>468</C>
    <Name>useRelativePathForSimFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>469</C>
    <Name>writeBufferDepth</Name>
    <Value>64</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>470</C>
    <Name>writeIRQThreshold</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>471</C>
   <ModuleType>altera_avalon_onchip_memory2</ModuleType>
   <SOPCModuleParameter>
    <C>472</C>
    <Name>allowInSystemMemoryContentEditor</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>473</C>
    <Name>autoInitializationFileName</Name>
    <Value>CPU0_memory</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>474</C>
    <Name>blockType</Name>
    <Value>AUTO</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>475</C>
    <Name>dataWidth</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>476</C>
    <Name>deviceFamily</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>477</C>
    <Name>dualPort</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>478</C>
    <Name>initMemContent</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>479</C>
    <Name>initializationFileName</Name>
    <Value>CPU0_memory</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>480</C>
    <Name>instanceID</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>481</C>
    <Name>memorySize</Name>
    <Value>131072</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>482</C>
    <Name>readDuringWriteMode</Name>
    <Value>DONT_CARE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>483</C>
    <Name>simAllowMRAMContentsFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>484</C>
    <Name>simMemInitOnlyFilename</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>485</C>
    <Name>singleClockOperation</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>486</C>
    <Name>slave1Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>487</C>
    <Name>slave2Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>488</C>
    <Name>useNonDefaultInitFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>489</C>
    <Name>useShallowMemBlocks</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>490</C>
    <Name>writable</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>491</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>492</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>493</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>494</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>495</C>
    <Name>clockRate</Name>
    <Value>50000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>496</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>497</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>498</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>499</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>500</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>501</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>502</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>503</C>
    <Name>width</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>504</C>
   <ModuleType>altera_nios2</ModuleType>
   <SOPCModuleParameter>
    <C>505</C>
    <Name>userDefinedSettings</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>506</C>
    <Name>tightlyCoupledInstructionMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>507</C>
    <Name>tightlyCoupledInstructionMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>508</C>
    <Name>tightlyCoupledInstructionMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>509</C>
    <Name>tightlyCoupledInstructionMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>510</C>
    <Name>tightlyCoupledInstructionMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>511</C>
    <Name>tightlyCoupledInstructionMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>512</C>
    <Name>tightlyCoupledInstructionMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>513</C>
    <Name>tightlyCoupledInstructionMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>514</C>
    <Name>tightlyCoupledDataMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>515</C>
    <Name>tightlyCoupledDataMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>516</C>
    <Name>tightlyCoupledDataMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>517</C>
    <Name>tightlyCoupledDataMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>518</C>
    <Name>tightlyCoupledDataMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>519</C>
    <Name>tightlyCoupledDataMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>520</C>
    <Name>tightlyCoupledDataMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>521</C>
    <Name>tightlyCoupledDataMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>522</C>
    <Name>setting_showUnpublishedSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>523</C>
    <Name>setting_showInternalSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>524</C>
    <Name>setting_shadowRegisterSets</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>525</C>
    <Name>setting_preciseSlaveAccessErrorException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>526</C>
    <Name>setting_preciseIllegalMemAccessException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>527</C>
    <Name>setting_preciseDivisionErrorException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>528</C>
    <Name>setting_performanceCounter</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>529</C>
    <Name>setting_perfCounterWidth</Name>
    <Value>_32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>530</C>
    <Name>setting_interruptControllerType</Name>
    <Value>Internal</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>531</C>
    <Name>setting_illegalMemAccessDetection</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>532</C>
    <Name>setting_illegalInstructionsTrap</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>533</C>
    <Name>setting_fullWaveformSignals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>534</C>
    <Name>setting_extraExceptionInfo</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>535</C>
    <Name>setting_exportPCB</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>536</C>
    <Name>setting_debugSimGen</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>537</C>
    <Name>setting_clearXBitsLDNonBypass</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>538</C>
    <Name>setting_branchPredictionType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>539</C>
    <Name>setting_bit31BypassDCache</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>540</C>
    <Name>setting_bigEndian</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>541</C>
    <Name>setting_bhtPtrSz</Name>
    <Value>_8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>542</C>
    <Name>setting_bhtIndexPcOnly</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>543</C>
    <Name>setting_avalonDebugPortPresent</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>544</C>
    <Name>setting_alwaysEncrypt</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>545</C>
    <Name>setting_allowFullAddressRange</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>546</C>
    <Name>setting_activateTrace</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>547</C>
    <Name>setting_activateTestEndChecker</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>548</C>
    <Name>setting_activateMonitors</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>549</C>
    <Name>setting_activateModelChecker</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>550</C>
    <Name>setting_HDLSimCachesCleared</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>551</C>
    <Name>setting_HBreakTest</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>552</C>
    <Name>resetSlave</Name>
    <Value>CPU1_memory.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>553</C>
    <Name>resetOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>554</C>
    <Name>muldiv_multiplierType</Name>
    <Value>EmbeddedMulFast</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>555</C>
    <Name>muldiv_divider</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>556</C>
    <Name>mpu_useLimit</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>557</C>
    <Name>mpu_numOfInstRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>558</C>
    <Name>mpu_numOfDataRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>559</C>
    <Name>mpu_minInstRegionSize</Name>
    <Value>_12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>560</C>
    <Name>mpu_minDataRegionSize</Name>
    <Value>_12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>561</C>
    <Name>mpu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>562</C>
    <Name>mmu_uitlbNumEntries</Name>
    <Value>_4</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>563</C>
    <Name>mmu_udtlbNumEntries</Name>
    <Value>_6</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>564</C>
    <Name>mmu_tlbPtrSz</Name>
    <Value>_7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>565</C>
    <Name>mmu_tlbNumWays</Name>
    <Value>_16</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>566</C>
    <Name>mmu_processIDNumBits</Name>
    <Value>_8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>567</C>
    <Name>mmu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>568</C>
    <Name>mmu_autoAssignTlbPtrSz</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>569</C>
    <Name>mmu_TLBMissExcSlave</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>570</C>
    <Name>mmu_TLBMissExcOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>571</C>
    <Name>manuallyAssignCpuID</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>572</C>
    <Name>internalIrqMaskSystemInfo</Name>
    <Value>3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>573</C>
    <Name>instSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='CPU1.jtag_debug_module' start='0x40800' end='0x41000' /><slave name='CPU1_memory.s1' start='0x60000' end='0x80000' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>574</C>
    <Name>instAddrWidth</Name>
    <Value>19</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>575</C>
    <Name>impl</Name>
    <Value>Fast</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>576</C>
    <Name>icache_size</Name>
    <Value>_4096</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>577</C>
    <Name>icache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>578</C>
    <Name>icache_numTCIM</Name>
    <Value>_0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>579</C>
    <Name>icache_burstType</Name>
    <Value>None</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>580</C>
    <Name>exceptionSlave</Name>
    <Value>CPU1_memory.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>581</C>
    <Name>exceptionOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>582</C>
    <Name>deviceFeaturesSystemInfo</Name>
    <Value>NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>583</C>
    <Name>deviceFamilyName</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>584</C>
    <Name>debug_triggerArming</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>585</C>
    <Name>debug_level</Name>
    <Value>Level1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>586</C>
    <Name>debug_jtagInstanceID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>587</C>
    <Name>debug_embeddedPLL</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>588</C>
    <Name>debug_debugReqSignals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>589</C>
    <Name>debug_assignJtagInstanceID</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>590</C>
    <Name>debug_OCIOnchipTrace</Name>
    <Value>_128</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>591</C>
    <Name>dcache_size</Name>
    <Value>_2048</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>592</C>
    <Name>dcache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>593</C>
    <Name>dcache_omitDataMaster</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>594</C>
    <Name>dcache_numTCDM</Name>
    <Value>_0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>595</C>
    <Name>dcache_lineSize</Name>
    <Value>_32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>596</C>
    <Name>dcache_bursts</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>597</C>
    <Name>dataSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='CPU1.jtag_debug_module' start='0x40800' end='0x41000' /><slave name='Comms_memory.s1' start='0x41000' end='0x42000' /><slave name='CPU1_JTAG_UART.avalon_jtag_slave' start='0x42000' end='0x42008' /><slave name='pio_LED.s1' start='0x43000' end='0x43010' /><slave name='Comms_mutex_tx.s1' start='0x43010' end='0x43018' /><slave name='Comms_mutex_rx.s1' start='0x43018' end='0x43020' /><slave name='CPU1_memory.s1' start='0x60000' end='0x80000' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>598</C>
    <Name>dataAddrWidth</Name>
    <Value>19</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>599</C>
    <Name>customInstSlavesSystemInfo</Name>
    <Value><![CDATA[<info/>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>600</C>
    <Name>cpuReset</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>601</C>
    <Name>cpuID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>602</C>
    <Name>clockFrequency</Name>
    <Value>50000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>603</C>
    <Name>breakSlave</Name>
    <Value>CPU1.jtag_debug_module</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>604</C>
    <Name>breakOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>605</C>
   <ModuleType>altera_avalon_onchip_memory2</ModuleType>
   <SOPCModuleParameter>
    <C>606</C>
    <Name>allowInSystemMemoryContentEditor</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>607</C>
    <Name>autoInitializationFileName</Name>
    <Value>CPU1_memory</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>608</C>
    <Name>blockType</Name>
    <Value>AUTO</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>609</C>
    <Name>dataWidth</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>610</C>
    <Name>deviceFamily</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>611</C>
    <Name>dualPort</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>612</C>
    <Name>initMemContent</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>613</C>
    <Name>initializationFileName</Name>
    <Value>CPU1_memory</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>614</C>
    <Name>instanceID</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>615</C>
    <Name>memorySize</Name>
    <Value>131072</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>616</C>
    <Name>readDuringWriteMode</Name>
    <Value>DONT_CARE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>617</C>
    <Name>simAllowMRAMContentsFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>618</C>
    <Name>simMemInitOnlyFilename</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>619</C>
    <Name>singleClockOperation</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>620</C>
    <Name>slave1Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>621</C>
    <Name>slave2Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>622</C>
    <Name>useNonDefaultInitFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>623</C>
    <Name>useShallowMemBlocks</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>624</C>
    <Name>writable</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>625</C>
   <ModuleType>altera_avalon_onchip_memory2</ModuleType>
   <SOPCModuleParameter>
    <C>626</C>
    <Name>allowInSystemMemoryContentEditor</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>627</C>
    <Name>autoInitializationFileName</Name>
    <Value>Comms_memory</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>628</C>
    <Name>blockType</Name>
    <Value>AUTO</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>629</C>
    <Name>dataWidth</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>630</C>
    <Name>deviceFamily</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>631</C>
    <Name>dualPort</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>632</C>
    <Name>initMemContent</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>633</C>
    <Name>initializationFileName</Name>
    <Value>Comms_memory</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>634</C>
    <Name>instanceID</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>635</C>
    <Name>memorySize</Name>
    <Value>4096</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>636</C>
    <Name>readDuringWriteMode</Name>
    <Value>DONT_CARE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>637</C>
    <Name>simAllowMRAMContentsFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>638</C>
    <Name>simMemInitOnlyFilename</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>639</C>
    <Name>singleClockOperation</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>640</C>
    <Name>slave1Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>641</C>
    <Name>slave2Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>642</C>
    <Name>useNonDefaultInitFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>643</C>
    <Name>useShallowMemBlocks</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>644</C>
    <Name>writable</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>645</C>
   <ModuleType>altera_avalon_jtag_uart</ModuleType>
   <SOPCModuleParameter>
    <C>646</C>
    <Name>allowMultipleConnections</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>647</C>
    <Name>avalonSpec</Name>
    <Value>1.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>648</C>
    <Name>hubInstanceID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>649</C>
    <Name>legacySignalAllow</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>650</C>
    <Name>readBufferDepth</Name>
    <Value>64</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>651</C>
    <Name>readIRQThreshold</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>652</C>
    <Name>simInputCharacterStream</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>653</C>
    <Name>simInteractiveOptions</Name>
    <Value>INTERACTIVE_ASCII_OUTPUT</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>654</C>
    <Name>useRegistersForReadBuffer</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>655</C>
    <Name>useRegistersForWriteBuffer</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>656</C>
    <Name>useRelativePathForSimFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>657</C>
    <Name>writeBufferDepth</Name>
    <Value>64</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>658</C>
    <Name>writeIRQThreshold</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>659</C>
   <ModuleType>altera_avalon_mutex</ModuleType>
   <SOPCModuleParameter>
    <C>660</C>
    <Name>initialOwner</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>661</C>
    <Name>initialValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>662</C>
   <ModuleType>altera_avalon_mutex</ModuleType>
   <SOPCModuleParameter>
    <C>663</C>
    <Name>initialOwner</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>664</C>
    <Name>initialValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SystemID>354419194</SystemID>
 </SOPCSystem>
 <SchemaVersion>schema_2011-12-20</SchemaVersion>
</ProgramExecution>
