{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 17:38:04 2014 " "Info: Processing started: Tue Feb 25 17:38:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LTM_DE270 -c LTM_DE270" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LTM_DE270 EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"LTM_DE270\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XTAL_28MHZ_Y " "Warning: Node \"XTAL_28MHZ_Y\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_28MHZ_Y" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XTAL_50MHZ_Y2 " "Warning: Node \"XTAL_50MHZ_Y2\" is assigned to location or region, but does not exist in design" {  } { { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "XTAL_50MHZ_Y2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y26 X11_Y38 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "70 " "Warning: Found 70 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LTM_LCD_SDA_X 0 " "Info: Pin \"LTM_LCD_SDA_X\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LTM_GRESET_LZ 0 " "Info: Pin \"LTM_GRESET_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP_LZ 0 " "Info: Pin \"HEX1_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP_LZ 0 " "Info: Pin \"HEX2_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP_LZ 0 " "Info: Pin \"HEX3_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP_LZ 0 " "Info: Pin \"HEX4_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP_LZ 0 " "Info: Pin \"HEX5_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP_LZ 0 " "Info: Pin \"HEX6_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP_LZ 0 " "Info: Pin \"HEX7_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_DP_LZ 0 " "Info: Pin \"HEX8_DP_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LTM_ADC_DIN_Z 0 " "Info: Pin \"LTM_ADC_DIN_Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LTM_LCD_DCLK_Z 0 " "Info: Pin \"LTM_LCD_DCLK_Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LTM_LCD_SCEN_Z 0 " "Info: Pin \"LTM_LCD_SCEN_Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READY_IRQ_LZ 0 " "Info: Pin \"READY_IRQ_LZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_LZ\[7\] 0 " "Info: Pin \"HEX1_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_LZ\[6\] 0 " "Info: Pin \"HEX1_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_LZ\[5\] 0 " "Info: Pin \"HEX1_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_LZ\[4\] 0 " "Info: Pin \"HEX1_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_LZ\[3\] 0 " "Info: Pin \"HEX1_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_LZ\[2\] 0 " "Info: Pin \"HEX1_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_LZ\[1\] 0 " "Info: Pin \"HEX1_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_LZ\[7\] 0 " "Info: Pin \"HEX2_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_LZ\[6\] 0 " "Info: Pin \"HEX2_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_LZ\[5\] 0 " "Info: Pin \"HEX2_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_LZ\[4\] 0 " "Info: Pin \"HEX2_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_LZ\[3\] 0 " "Info: Pin \"HEX2_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_LZ\[2\] 0 " "Info: Pin \"HEX2_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_LZ\[1\] 0 " "Info: Pin \"HEX2_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_LZ\[7\] 0 " "Info: Pin \"HEX3_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_LZ\[6\] 0 " "Info: Pin \"HEX3_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_LZ\[5\] 0 " "Info: Pin \"HEX3_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_LZ\[4\] 0 " "Info: Pin \"HEX3_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_LZ\[3\] 0 " "Info: Pin \"HEX3_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_LZ\[2\] 0 " "Info: Pin \"HEX3_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_LZ\[1\] 0 " "Info: Pin \"HEX3_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_LZ\[7\] 0 " "Info: Pin \"HEX4_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_LZ\[6\] 0 " "Info: Pin \"HEX4_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_LZ\[5\] 0 " "Info: Pin \"HEX4_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_LZ\[4\] 0 " "Info: Pin \"HEX4_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_LZ\[3\] 0 " "Info: Pin \"HEX4_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_LZ\[2\] 0 " "Info: Pin \"HEX4_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_LZ\[1\] 0 " "Info: Pin \"HEX4_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_LZ\[7\] 0 " "Info: Pin \"HEX5_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_LZ\[6\] 0 " "Info: Pin \"HEX5_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_LZ\[5\] 0 " "Info: Pin \"HEX5_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_LZ\[4\] 0 " "Info: Pin \"HEX5_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_LZ\[3\] 0 " "Info: Pin \"HEX5_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_LZ\[2\] 0 " "Info: Pin \"HEX5_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_LZ\[1\] 0 " "Info: Pin \"HEX5_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_LZ\[7\] 0 " "Info: Pin \"HEX6_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_LZ\[6\] 0 " "Info: Pin \"HEX6_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_LZ\[5\] 0 " "Info: Pin \"HEX6_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_LZ\[4\] 0 " "Info: Pin \"HEX6_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_LZ\[3\] 0 " "Info: Pin \"HEX6_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_LZ\[2\] 0 " "Info: Pin \"HEX6_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_LZ\[1\] 0 " "Info: Pin \"HEX6_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_LZ\[7\] 0 " "Info: Pin \"HEX7_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_LZ\[6\] 0 " "Info: Pin \"HEX7_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_LZ\[5\] 0 " "Info: Pin \"HEX7_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_LZ\[4\] 0 " "Info: Pin \"HEX7_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_LZ\[3\] 0 " "Info: Pin \"HEX7_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_LZ\[2\] 0 " "Info: Pin \"HEX7_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_LZ\[1\] 0 " "Info: Pin \"HEX7_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_LZ\[7\] 0 " "Info: Pin \"HEX8_LZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_LZ\[6\] 0 " "Info: Pin \"HEX8_LZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_LZ\[5\] 0 " "Info: Pin \"HEX8_LZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_LZ\[4\] 0 " "Info: Pin \"HEX8_LZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_LZ\[3\] 0 " "Info: Pin \"HEX8_LZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_LZ\[2\] 0 " "Info: Pin \"HEX8_LZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX8_LZ\[1\] 0 " "Info: Pin \"HEX8_LZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LTM_LCD_SDA_X a permanently enabled " "Info: Pin LTM_LCD_SDA_X has a permanently enabled output enable" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { LTM_LCD_SDA_X } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_LCD_SDA_X" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 456 1808 1984 472 "LTM_LCD_SDA_X" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_LCD_SDA_X } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "70 " "Warning: Following 70 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LTM_LCD_SDA_X VCC " "Info: Pin LTM_LCD_SDA_X has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { LTM_LCD_SDA_X } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_LCD_SDA_X" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 456 1808 1984 472 "LTM_LCD_SDA_X" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_LCD_SDA_X } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LTM_GRESET_LZ VCC " "Info: Pin LTM_GRESET_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { LTM_GRESET_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_GRESET_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 472 1808 1984 488 "LTM_GRESET_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_GRESET_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_DP_LZ VCC " "Info: Pin HEX1_DP_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 576 2248 2424 592 "HEX1_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_DP_LZ VCC " "Info: Pin HEX2_DP_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 608 2248 2424 624 "HEX2_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_DP_LZ VCC " "Info: Pin HEX3_DP_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 640 2248 2424 656 "HEX3_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_DP_LZ GND " "Info: Pin HEX4_DP_LZ has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 672 2248 2424 688 "HEX4_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_DP_LZ GND " "Info: Pin HEX5_DP_LZ has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 704 2248 2424 720 "HEX5_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_DP_LZ VCC " "Info: Pin HEX6_DP_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 736 2248 2424 752 "HEX6_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_DP_LZ VCC " "Info: Pin HEX7_DP_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 768 2248 2424 784 "HEX7_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_DP_LZ VCC " "Info: Pin HEX8_DP_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_DP_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_DP_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 800 2248 2424 816 "HEX8_DP_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_DP_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LTM_ADC_DIN_Z GND " "Info: Pin LTM_ADC_DIN_Z has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { LTM_ADC_DIN_Z } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_DIN_Z" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 904 1784 1960 920 "LTM_ADC_DIN_Z" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_ADC_DIN_Z } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LTM_LCD_DCLK_Z GND " "Info: Pin LTM_LCD_DCLK_Z has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { LTM_LCD_DCLK_Z } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_LCD_DCLK_Z" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 872 1784 1960 888 "LTM_LCD_DCLK_Z" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_LCD_DCLK_Z } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LTM_LCD_SCEN_Z GND " "Info: Pin LTM_LCD_SCEN_Z has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { LTM_LCD_SCEN_Z } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_LCD_SCEN_Z" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 840 1784 1960 856 "LTM_LCD_SCEN_Z" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_LCD_SCEN_Z } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "READY_IRQ_LZ VCC " "Info: Pin READY_IRQ_LZ has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { READY_IRQ_LZ } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "READY_IRQ_LZ" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 936 1784 1960 952 "READY_IRQ_LZ" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { READY_IRQ_LZ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_LZ\[7\] GND " "Info: Pin HEX1_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_LZ\[6\] GND " "Info: Pin HEX1_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_LZ\[5\] GND " "Info: Pin HEX1_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_LZ\[4\] GND " "Info: Pin HEX1_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_LZ\[3\] GND " "Info: Pin HEX1_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_LZ\[2\] GND " "Info: Pin HEX1_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_LZ\[1\] VCC " "Info: Pin HEX1_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX1_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 560 2248 2424 576 "HEX1_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_LZ\[7\] GND " "Info: Pin HEX2_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_LZ\[6\] GND " "Info: Pin HEX2_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_LZ\[5\] GND " "Info: Pin HEX2_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_LZ\[4\] GND " "Info: Pin HEX2_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_LZ\[3\] GND " "Info: Pin HEX2_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_LZ\[2\] GND " "Info: Pin HEX2_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_LZ\[1\] VCC " "Info: Pin HEX2_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX2_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 592 2248 2424 608 "HEX2_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_LZ\[7\] GND " "Info: Pin HEX3_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_LZ\[6\] GND " "Info: Pin HEX3_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_LZ\[5\] GND " "Info: Pin HEX3_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_LZ\[4\] GND " "Info: Pin HEX3_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_LZ\[3\] GND " "Info: Pin HEX3_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_LZ\[2\] GND " "Info: Pin HEX3_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_LZ\[1\] VCC " "Info: Pin HEX3_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX3_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 624 2248 2424 640 "HEX3_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_LZ\[7\] GND " "Info: Pin HEX4_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_LZ\[6\] GND " "Info: Pin HEX4_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_LZ\[5\] GND " "Info: Pin HEX4_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_LZ\[4\] GND " "Info: Pin HEX4_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_LZ\[3\] GND " "Info: Pin HEX4_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_LZ\[2\] GND " "Info: Pin HEX4_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4_LZ\[1\] VCC " "Info: Pin HEX4_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX4_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 656 2248 2424 672 "HEX4_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_LZ\[7\] GND " "Info: Pin HEX5_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_LZ\[6\] GND " "Info: Pin HEX5_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_LZ\[5\] GND " "Info: Pin HEX5_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_LZ\[4\] GND " "Info: Pin HEX5_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_LZ\[3\] GND " "Info: Pin HEX5_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_LZ\[2\] GND " "Info: Pin HEX5_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5_LZ\[1\] VCC " "Info: Pin HEX5_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX5_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 688 2248 2424 704 "HEX5_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_LZ\[7\] GND " "Info: Pin HEX6_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_LZ\[6\] GND " "Info: Pin HEX6_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_LZ\[5\] GND " "Info: Pin HEX6_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_LZ\[4\] GND " "Info: Pin HEX6_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_LZ\[3\] GND " "Info: Pin HEX6_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_LZ\[2\] GND " "Info: Pin HEX6_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6_LZ\[1\] VCC " "Info: Pin HEX6_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX6_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 720 2248 2424 736 "HEX6_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_LZ\[7\] GND " "Info: Pin HEX7_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_LZ\[6\] GND " "Info: Pin HEX7_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_LZ\[5\] GND " "Info: Pin HEX7_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_LZ\[4\] GND " "Info: Pin HEX7_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_LZ\[3\] GND " "Info: Pin HEX7_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_LZ\[2\] GND " "Info: Pin HEX7_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7_LZ\[1\] VCC " "Info: Pin HEX7_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX7_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 752 2248 2424 768 "HEX7_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_LZ\[7\] GND " "Info: Pin HEX8_LZ\[7\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_LZ[7] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[7\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_LZ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_LZ\[6\] GND " "Info: Pin HEX8_LZ\[6\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_LZ[6] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[6\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_LZ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_LZ\[5\] GND " "Info: Pin HEX8_LZ\[5\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_LZ[5] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[5\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_LZ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_LZ\[4\] GND " "Info: Pin HEX8_LZ\[4\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_LZ[4] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[4\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_LZ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_LZ\[3\] GND " "Info: Pin HEX8_LZ\[3\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_LZ[3] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[3\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_LZ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_LZ\[2\] GND " "Info: Pin HEX8_LZ\[2\] has GND driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_LZ[2] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[2\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_LZ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX8_LZ\[1\] VCC " "Info: Pin HEX8_LZ\[1\] has VCC driving its datain port" {  } { { "a:/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "a:/90sp2/quartus/bin/pin_planner.ppl" { HEX8_LZ[1] } } } { "a:/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "a:/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX8_LZ\[1\]" } } } } { "LTM_DE270.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_4070_FinalProject/LTM_DE270.bdf" { { 784 2248 2424 800 "HEX8_LZ\[7..1\]" "" } } } } { "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "a:/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX8_LZ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 17:38:11 2014 " "Info: Processing ended: Tue Feb 25 17:38:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
