The following files were generated for 'chipscope_ila_w17_trigger' in directory
/home/lerwys/Desktop/FMC2/FMC_130M_250M_ADC_HDL_SW/platform/virtex6/ip_cores/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila_w17_trigger.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila_w17_trigger.cdc
   * chipscope_ila_w17_trigger.ejp
   * chipscope_ila_w17_trigger.ncf
   * chipscope_ila_w17_trigger.ngc
   * chipscope_ila_w17_trigger.v
   * chipscope_ila_w17_trigger.veo
   * chipscope_ila_w17_trigger_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_ila_w17_trigger.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * chipscope_ila_w17_trigger.gise
   * chipscope_ila_w17_trigger.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_w17_trigger_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_w17_trigger_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

