module Memory (
    input clk, mem_read, mem_write,
    input [7:0] address, write_data,
    output reg [7:0] read_data

);
    reg [7:0] memory [255:0]; // 256 x 8-bit memory
    
    always @(posedge clk) begin
        if (mem_write)
            memory[address] <= write_data;
        if (mem_read)
            read_data <= memory[address];
	 end
endmodule