Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 25 22:39:20 2022
| Host         : Unicx running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_FIFO_control_sets_placed.rpt
| Design       : top_FIFO
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              81 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+----------------------+------------------+----------------+--------------+
|   Clock Signal   |     Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------+----------------------+------------------+----------------+--------------+
|  deb/clk_100Hz   |                       | rst_IBUF             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   |                       |                      |                1 |              1 |         1.00 |
|  deb/clk_100Hz   |                       |                      |                1 |              2 |         2.00 |
|  d/clk_div_reg_0 |                       | dis/an[3]_i_1_n_0    |                1 |              2 |         2.00 |
|  d/clk_div_reg_0 |                       | dis/Q[0]             |                1 |              2 |         2.00 |
|  d/clk_div_reg_0 |                       |                      |                1 |              3 |         3.00 |
|  button_deb_BUFG | F/FIFO[4][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[5][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[6][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[7][3]_i_1_n_0  | rst_IBUF             |                2 |              4 |         2.00 |
|  button_deb_BUFG | F/FIFO[8][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[11][3]_i_1_n_0 | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[12][3]_i_1_n_0 | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[0][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[13][3]_i_1_n_0 | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[10][3]_i_1_n_0 | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[2][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[14][3]_i_1_n_0 | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[15][3]_i_1_n_0 | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[1][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[3][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/FIFO[9][3]_i_1_n_0  | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/data_out[3]_i_1_n_0 | rst_IBUF             |                2 |              4 |         2.00 |
|  button_deb_BUFG | F/rear0               | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/head0               | rst_IBUF             |                1 |              4 |         4.00 |
|  button_deb_BUFG | F/NUM                 | rst_IBUF             |                3 |              5 |         1.67 |
|  d/clk_div_reg_0 |                       | dis/Q[1]             |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG   |                       | d/counter[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG   |                       | rst_IBUF             |               15 |             33 |         2.20 |
+------------------+-----------------------+----------------------+------------------+----------------+--------------+


