###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       130046   # Number of WRITE/WRITEP commands
num_reads_done                 =      1736123   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1362332   # Number of read row buffer hits
num_read_cmds                  =      1736116   # Number of READ/READP commands
num_writes_done                =       130072   # Number of read requests issued
num_write_row_hits             =        90488   # Number of write row buffer hits
num_act_cmds                   =       416334   # Number of ACT commands
num_pre_cmds                   =       416307   # Number of PRE commands
num_ondemand_pres              =       391063   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9569602   # Cyles of rank active rank.0
rank_active_cycles.1           =      9427062   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       430398   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       572938   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1738487   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53410   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18487   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12300   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9939   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6852   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4701   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3386   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2124   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1727   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14853   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           28   # Write cmd latency (cycles)
write_latency[40-59]           =           38   # Write cmd latency (cycles)
write_latency[60-79]           =           64   # Write cmd latency (cycles)
write_latency[80-99]           =           95   # Write cmd latency (cycles)
write_latency[100-119]         =          175   # Write cmd latency (cycles)
write_latency[120-139]         =          284   # Write cmd latency (cycles)
write_latency[140-159]         =          327   # Write cmd latency (cycles)
write_latency[160-179]         =          454   # Write cmd latency (cycles)
write_latency[180-199]         =          504   # Write cmd latency (cycles)
write_latency[200-]            =       128068   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       368224   # Read request latency (cycles)
read_latency[40-59]            =       160581   # Read request latency (cycles)
read_latency[60-79]            =       175096   # Read request latency (cycles)
read_latency[80-99]            =       111411   # Read request latency (cycles)
read_latency[100-119]          =        90871   # Read request latency (cycles)
read_latency[120-139]          =        80473   # Read request latency (cycles)
read_latency[140-159]          =        64916   # Read request latency (cycles)
read_latency[160-179]          =        55550   # Read request latency (cycles)
read_latency[180-199]          =        47464   # Read request latency (cycles)
read_latency[200-]             =       581526   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   6.4919e+08   # Write energy
read_energy                    =  7.00002e+09   # Read energy
act_energy                     =  1.13909e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.06591e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7501e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97143e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88249e+09   # Active standby energy rank.1
average_read_latency           =      258.998   # Average read request latency (cycles)
average_interarrival           =      5.35829   # Average request interarrival latency (cycles)
total_energy                   =  2.18285e+10   # Total energy (pJ)
average_power                  =      2182.85   # Average power (mW)
average_bandwidth              =      15.9249   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       132177   # Number of WRITE/WRITEP commands
num_reads_done                 =      1795802   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1411062   # Number of read row buffer hits
num_read_cmds                  =      1795800   # Number of READ/READP commands
num_writes_done                =       132206   # Number of read requests issued
num_write_row_hits             =        91003   # Number of write row buffer hits
num_act_cmds                   =       429242   # Number of ACT commands
num_pre_cmds                   =       429211   # Number of PRE commands
num_ondemand_pres              =       403351   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9483251   # Cyles of rank active rank.0
rank_active_cycles.1           =      9497397   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       516749   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       502603   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1801553   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53735   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        18063   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11927   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9772   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6642   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4495   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3248   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2128   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1702   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14792   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           35   # Write cmd latency (cycles)
write_latency[60-79]           =           68   # Write cmd latency (cycles)
write_latency[80-99]           =          126   # Write cmd latency (cycles)
write_latency[100-119]         =          168   # Write cmd latency (cycles)
write_latency[120-139]         =          280   # Write cmd latency (cycles)
write_latency[140-159]         =          385   # Write cmd latency (cycles)
write_latency[160-179]         =          455   # Write cmd latency (cycles)
write_latency[180-199]         =          556   # Write cmd latency (cycles)
write_latency[200-]            =       130082   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       360244   # Read request latency (cycles)
read_latency[40-59]            =       161623   # Read request latency (cycles)
read_latency[60-79]            =       178367   # Read request latency (cycles)
read_latency[80-99]            =       114977   # Read request latency (cycles)
read_latency[100-119]          =        95662   # Read request latency (cycles)
read_latency[120-139]          =        84478   # Read request latency (cycles)
read_latency[140-159]          =        68310   # Read request latency (cycles)
read_latency[160-179]          =        57564   # Read request latency (cycles)
read_latency[180-199]          =        49350   # Read request latency (cycles)
read_latency[200-]             =       625221   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.59828e+08   # Write energy
read_energy                    =  7.24067e+09   # Read energy
act_energy                     =  1.17441e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.4804e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.41249e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91755e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92638e+09   # Active standby energy rank.1
average_read_latency           =      270.017   # Average read request latency (cycles)
average_interarrival           =      5.18657   # Average request interarrival latency (cycles)
total_energy                   =  2.21128e+10   # Total energy (pJ)
average_power                  =      2211.28   # Average power (mW)
average_bandwidth              =      16.4523   # Average bandwidth
