// Seed: 1547940353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1;
  wire id_2;
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  logic [7:0] id_3;
  id_4(
      .id_0(1), .id_1(1 == id_5), .id_2(id_3[1] == 1), .id_3(id_5), .id_4(id_5), .id_5(1)
  );
endmodule
