
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//last_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018a0 <.init>:
  4018a0:	stp	x29, x30, [sp, #-16]!
  4018a4:	mov	x29, sp
  4018a8:	bl	402efc <ferror@plt+0x116c>
  4018ac:	ldp	x29, x30, [sp], #16
  4018b0:	ret

Disassembly of section .plt:

00000000004018c0 <memcpy@plt-0x20>:
  4018c0:	stp	x16, x30, [sp, #-16]!
  4018c4:	adrp	x16, 419000 <ferror@plt+0x17270>
  4018c8:	ldr	x17, [x16, #4088]
  4018cc:	add	x16, x16, #0xff8
  4018d0:	br	x17
  4018d4:	nop
  4018d8:	nop
  4018dc:	nop

00000000004018e0 <memcpy@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4018e4:	ldr	x17, [x16]
  4018e8:	add	x16, x16, #0x0
  4018ec:	br	x17

00000000004018f0 <_exit@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4018f4:	ldr	x17, [x16, #8]
  4018f8:	add	x16, x16, #0x8
  4018fc:	br	x17

0000000000401900 <strtoul@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401904:	ldr	x17, [x16, #16]
  401908:	add	x16, x16, #0x10
  40190c:	br	x17

0000000000401910 <strlen@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401914:	ldr	x17, [x16, #24]
  401918:	add	x16, x16, #0x18
  40191c:	br	x17

0000000000401920 <fputs@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401924:	ldr	x17, [x16, #32]
  401928:	add	x16, x16, #0x20
  40192c:	br	x17

0000000000401930 <exit@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401934:	ldr	x17, [x16, #40]
  401938:	add	x16, x16, #0x28
  40193c:	br	x17

0000000000401940 <dup@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401944:	ldr	x17, [x16, #48]
  401948:	add	x16, x16, #0x30
  40194c:	br	x17

0000000000401950 <strtoll@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401954:	ldr	x17, [x16, #56]
  401958:	add	x16, x16, #0x38
  40195c:	br	x17

0000000000401960 <getnameinfo@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401964:	ldr	x17, [x16, #64]
  401968:	add	x16, x16, #0x40
  40196c:	br	x17

0000000000401970 <strtod@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401974:	ldr	x17, [x16, #72]
  401978:	add	x16, x16, #0x48
  40197c:	br	x17

0000000000401980 <sysinfo@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401984:	ldr	x17, [x16, #80]
  401988:	add	x16, x16, #0x50
  40198c:	br	x17

0000000000401990 <localtime_r@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401994:	ldr	x17, [x16, #88]
  401998:	add	x16, x16, #0x58
  40199c:	br	x17

00000000004019a0 <sprintf@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4019a4:	ldr	x17, [x16, #96]
  4019a8:	add	x16, x16, #0x60
  4019ac:	br	x17

00000000004019b0 <putc@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4019b4:	ldr	x17, [x16, #104]
  4019b8:	add	x16, x16, #0x68
  4019bc:	br	x17

00000000004019c0 <strftime@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4019c4:	ldr	x17, [x16, #112]
  4019c8:	add	x16, x16, #0x70
  4019cc:	br	x17

00000000004019d0 <__cxa_atexit@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4019d4:	ldr	x17, [x16, #120]
  4019d8:	add	x16, x16, #0x78
  4019dc:	br	x17

00000000004019e0 <fputc@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4019e4:	ldr	x17, [x16, #128]
  4019e8:	add	x16, x16, #0x80
  4019ec:	br	x17

00000000004019f0 <clock_gettime@plt>:
  4019f0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  4019f4:	ldr	x17, [x16, #136]
  4019f8:	add	x16, x16, #0x88
  4019fc:	br	x17

0000000000401a00 <ctime@plt>:
  401a00:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a04:	ldr	x17, [x16, #144]
  401a08:	add	x16, x16, #0x90
  401a0c:	br	x17

0000000000401a10 <setvbuf@plt>:
  401a10:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a14:	ldr	x17, [x16, #152]
  401a18:	add	x16, x16, #0x98
  401a1c:	br	x17

0000000000401a20 <strptime@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a24:	ldr	x17, [x16, #160]
  401a28:	add	x16, x16, #0xa0
  401a2c:	br	x17

0000000000401a30 <snprintf@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a34:	ldr	x17, [x16, #168]
  401a38:	add	x16, x16, #0xa8
  401a3c:	br	x17

0000000000401a40 <localeconv@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a44:	ldr	x17, [x16, #176]
  401a48:	add	x16, x16, #0xb0
  401a4c:	br	x17

0000000000401a50 <fileno@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a54:	ldr	x17, [x16, #184]
  401a58:	add	x16, x16, #0xb8
  401a5c:	br	x17

0000000000401a60 <localtime@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a64:	ldr	x17, [x16, #192]
  401a68:	add	x16, x16, #0xc0
  401a6c:	br	x17

0000000000401a70 <signal@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a74:	ldr	x17, [x16, #200]
  401a78:	add	x16, x16, #0xc8
  401a7c:	br	x17

0000000000401a80 <fclose@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a84:	ldr	x17, [x16, #208]
  401a88:	add	x16, x16, #0xd0
  401a8c:	br	x17

0000000000401a90 <fopen@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401a94:	ldr	x17, [x16, #216]
  401a98:	add	x16, x16, #0xd8
  401a9c:	br	x17

0000000000401aa0 <time@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401aa4:	ldr	x17, [x16, #224]
  401aa8:	add	x16, x16, #0xe0
  401aac:	br	x17

0000000000401ab0 <malloc@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401ab4:	ldr	x17, [x16, #232]
  401ab8:	add	x16, x16, #0xe8
  401abc:	br	x17

0000000000401ac0 <__isoc99_fscanf@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401ac4:	ldr	x17, [x16, #240]
  401ac8:	add	x16, x16, #0xf0
  401acc:	br	x17

0000000000401ad0 <__strtol_internal@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401ad4:	ldr	x17, [x16, #248]
  401ad8:	add	x16, x16, #0xf8
  401adc:	br	x17

0000000000401ae0 <strncmp@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401ae4:	ldr	x17, [x16, #256]
  401ae8:	add	x16, x16, #0x100
  401aec:	br	x17

0000000000401af0 <bindtextdomain@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401af4:	ldr	x17, [x16, #264]
  401af8:	add	x16, x16, #0x108
  401afc:	br	x17

0000000000401b00 <__libc_start_main@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b04:	ldr	x17, [x16, #272]
  401b08:	add	x16, x16, #0x110
  401b0c:	br	x17

0000000000401b10 <fgetc@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b14:	ldr	x17, [x16, #280]
  401b18:	add	x16, x16, #0x118
  401b1c:	br	x17

0000000000401b20 <gettimeofday@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b24:	ldr	x17, [x16, #288]
  401b28:	add	x16, x16, #0x120
  401b2c:	br	x17

0000000000401b30 <getpwnam@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b34:	ldr	x17, [x16, #296]
  401b38:	add	x16, x16, #0x128
  401b3c:	br	x17

0000000000401b40 <gmtime_r@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b44:	ldr	x17, [x16, #304]
  401b48:	add	x16, x16, #0x130
  401b4c:	br	x17

0000000000401b50 <__strtoul_internal@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b54:	ldr	x17, [x16, #312]
  401b58:	add	x16, x16, #0x138
  401b5c:	br	x17

0000000000401b60 <__xpg_basename@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b64:	ldr	x17, [x16, #320]
  401b68:	add	x16, x16, #0x140
  401b6c:	br	x17

0000000000401b70 <strdup@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b74:	ldr	x17, [x16, #328]
  401b78:	add	x16, x16, #0x148
  401b7c:	br	x17

0000000000401b80 <close@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b84:	ldr	x17, [x16, #336]
  401b88:	add	x16, x16, #0x150
  401b8c:	br	x17

0000000000401b90 <__gmon_start__@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401b94:	ldr	x17, [x16, #344]
  401b98:	add	x16, x16, #0x158
  401b9c:	br	x17

0000000000401ba0 <mktime@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401ba4:	ldr	x17, [x16, #352]
  401ba8:	add	x16, x16, #0x160
  401bac:	br	x17

0000000000401bb0 <abort@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401bb4:	ldr	x17, [x16, #360]
  401bb8:	add	x16, x16, #0x168
  401bbc:	br	x17

0000000000401bc0 <access@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401bc4:	ldr	x17, [x16, #368]
  401bc8:	add	x16, x16, #0x170
  401bcc:	br	x17

0000000000401bd0 <textdomain@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401bd4:	ldr	x17, [x16, #376]
  401bd8:	add	x16, x16, #0x178
  401bdc:	br	x17

0000000000401be0 <getopt_long@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401be4:	ldr	x17, [x16, #384]
  401be8:	add	x16, x16, #0x180
  401bec:	br	x17

0000000000401bf0 <strcmp@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401bf4:	ldr	x17, [x16, #392]
  401bf8:	add	x16, x16, #0x188
  401bfc:	br	x17

0000000000401c00 <warn@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c04:	ldr	x17, [x16, #400]
  401c08:	add	x16, x16, #0x190
  401c0c:	br	x17

0000000000401c10 <__ctype_b_loc@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c14:	ldr	x17, [x16, #408]
  401c18:	add	x16, x16, #0x198
  401c1c:	br	x17

0000000000401c20 <strtol@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c24:	ldr	x17, [x16, #416]
  401c28:	add	x16, x16, #0x1a0
  401c2c:	br	x17

0000000000401c30 <fseeko@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c34:	ldr	x17, [x16, #424]
  401c38:	add	x16, x16, #0x1a8
  401c3c:	br	x17

0000000000401c40 <fread@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c44:	ldr	x17, [x16, #432]
  401c48:	add	x16, x16, #0x1b0
  401c4c:	br	x17

0000000000401c50 <free@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c54:	ldr	x17, [x16, #440]
  401c58:	add	x16, x16, #0x1b8
  401c5c:	br	x17

0000000000401c60 <strncasecmp@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c64:	ldr	x17, [x16, #448]
  401c68:	add	x16, x16, #0x1c0
  401c6c:	br	x17

0000000000401c70 <vasprintf@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c74:	ldr	x17, [x16, #456]
  401c78:	add	x16, x16, #0x1c8
  401c7c:	br	x17

0000000000401c80 <strndup@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c84:	ldr	x17, [x16, #464]
  401c88:	add	x16, x16, #0x1d0
  401c8c:	br	x17

0000000000401c90 <strspn@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401c94:	ldr	x17, [x16, #472]
  401c98:	add	x16, x16, #0x1d8
  401c9c:	br	x17

0000000000401ca0 <strchr@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401ca4:	ldr	x17, [x16, #480]
  401ca8:	add	x16, x16, #0x1e0
  401cac:	br	x17

0000000000401cb0 <ftello@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401cb4:	ldr	x17, [x16, #488]
  401cb8:	add	x16, x16, #0x1e8
  401cbc:	br	x17

0000000000401cc0 <fflush@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401cc4:	ldr	x17, [x16, #496]
  401cc8:	add	x16, x16, #0x1f0
  401ccc:	br	x17

0000000000401cd0 <warnx@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401cd4:	ldr	x17, [x16, #504]
  401cd8:	add	x16, x16, #0x1f8
  401cdc:	br	x17

0000000000401ce0 <__fxstat@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401ce4:	ldr	x17, [x16, #512]
  401ce8:	add	x16, x16, #0x200
  401cec:	br	x17

0000000000401cf0 <dcgettext@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401cf4:	ldr	x17, [x16, #520]
  401cf8:	add	x16, x16, #0x208
  401cfc:	br	x17

0000000000401d00 <errx@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d04:	ldr	x17, [x16, #528]
  401d08:	add	x16, x16, #0x210
  401d0c:	br	x17

0000000000401d10 <strcspn@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d14:	ldr	x17, [x16, #536]
  401d18:	add	x16, x16, #0x218
  401d1c:	br	x17

0000000000401d20 <printf@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d24:	ldr	x17, [x16, #544]
  401d28:	add	x16, x16, #0x220
  401d2c:	br	x17

0000000000401d30 <__assert_fail@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d34:	ldr	x17, [x16, #552]
  401d38:	add	x16, x16, #0x228
  401d3c:	br	x17

0000000000401d40 <__errno_location@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d44:	ldr	x17, [x16, #560]
  401d48:	add	x16, x16, #0x230
  401d4c:	br	x17

0000000000401d50 <__xstat@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d54:	ldr	x17, [x16, #568]
  401d58:	add	x16, x16, #0x238
  401d5c:	br	x17

0000000000401d60 <fprintf@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d64:	ldr	x17, [x16, #576]
  401d68:	add	x16, x16, #0x240
  401d6c:	br	x17

0000000000401d70 <err@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d74:	ldr	x17, [x16, #584]
  401d78:	add	x16, x16, #0x248
  401d7c:	br	x17

0000000000401d80 <setlocale@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d84:	ldr	x17, [x16, #592]
  401d88:	add	x16, x16, #0x250
  401d8c:	br	x17

0000000000401d90 <ferror@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x18270>
  401d94:	ldr	x17, [x16, #600]
  401d98:	add	x16, x16, #0x258
  401d9c:	br	x17

Disassembly of section .text:

0000000000401da0 <.text>:
  401da0:	sub	sp, sp, #0x3f0
  401da4:	adrp	x2, 407000 <ferror@plt+0x5270>
  401da8:	mov	w3, #0x4                   	// #4
  401dac:	stp	x29, x30, [sp]
  401db0:	mov	x29, sp
  401db4:	ldr	d0, [x2, #1864]
  401db8:	add	x2, sp, #0x200
  401dbc:	stp	x19, x20, [sp, #16]
  401dc0:	mov	w19, w0
  401dc4:	stp	x21, x22, [sp, #32]
  401dc8:	mov	x20, x1
  401dcc:	mov	w0, #0x6                   	// #6
  401dd0:	stp	x23, x24, [sp, #48]
  401dd4:	adrp	x1, 407000 <ferror@plt+0x5270>
  401dd8:	add	x1, x1, #0x70
  401ddc:	stp	x25, x26, [sp, #64]
  401de0:	adrp	x21, 406000 <ferror@plt+0x4270>
  401de4:	add	x21, x21, #0xfc0
  401de8:	stp	x27, x28, [sp, #80]
  401dec:	adrp	x25, 41a000 <ferror@plt+0x18270>
  401df0:	mov	x27, #0x4240                	// #16960
  401df4:	stp	xzr, xzr, [x2, #-232]
  401df8:	mov	w2, #0x1                   	// #1
  401dfc:	adrp	x22, 407000 <ferror@plt+0x5270>
  401e00:	strb	w3, [sp, #280]
  401e04:	add	x3, sp, #0x200
  401e08:	str	xzr, [sp, #344]
  401e0c:	adrp	x28, 407000 <ferror@plt+0x5270>
  401e10:	str	xzr, [sp, #112]
  401e14:	add	x22, x22, #0x5a0
  401e18:	stur	d0, [x3, #-228]
  401e1c:	sbfiz	x3, x19, #3, #32
  401e20:	stp	xzr, x3, [sp, #96]
  401e24:	add	x3, sp, #0x200
  401e28:	add	x28, x28, #0x540
  401e2c:	str	xzr, [sp, #208]
  401e30:	movk	x27, #0xf, lsl #16
  401e34:	stp	xzr, xzr, [x3, #-216]
  401e38:	stp	xzr, xzr, [x3, #-200]
  401e3c:	stp	xzr, xzr, [x3, #-184]
  401e40:	str	w2, [sp, #344]
  401e44:	bl	401d80 <setlocale@plt>
  401e48:	adrp	x1, 406000 <ferror@plt+0x4270>
  401e4c:	add	x1, x1, #0xfa8
  401e50:	mov	x0, x21
  401e54:	bl	401af0 <bindtextdomain@plt>
  401e58:	mov	x0, x21
  401e5c:	adrp	x21, 407000 <ferror@plt+0x5270>
  401e60:	bl	401bd0 <textdomain@plt>
  401e64:	add	x21, x21, #0x750
  401e68:	adrp	x0, 403000 <ferror@plt+0x1270>
  401e6c:	add	x0, x0, #0xc78
  401e70:	bl	406d10 <ferror@plt+0x4f80>
  401e74:	add	x23, x21, #0xf0
  401e78:	ldr	x0, [x25, #672]
  401e7c:	adrp	x1, 406000 <ferror@plt+0x4270>
  401e80:	add	x1, x1, #0xfd0
  401e84:	bl	401bf0 <strcmp@plt>
  401e88:	cmp	w0, #0x0
  401e8c:	ldrb	w0, [sp, #280]
  401e90:	cset	w1, eq  // eq = none
  401e94:	bfxil	w0, w1, #0, #1
  401e98:	strb	w0, [sp, #280]
  401e9c:	nop
  401ea0:	mov	x3, x23
  401ea4:	mov	x2, x22
  401ea8:	mov	x1, x20
  401eac:	mov	w0, w19
  401eb0:	mov	x4, #0x0                   	// #0
  401eb4:	bl	401be0 <getopt_long@plt>
  401eb8:	cmn	w0, #0x1
  401ebc:	b.eq	402528 <ferror@plt+0x798>  // b.none
  401ec0:	cmp	w0, #0x45
  401ec4:	add	x2, x21, #0x70
  401ec8:	mov	w1, #0x46                  	// #70
  401ecc:	b.le	401ee8 <ferror@plt+0x158>
  401ed0:	cmp	w0, w1
  401ed4:	b.eq	401f44 <ferror@plt+0x1b4>  // b.none
  401ed8:	ldr	w1, [x2, #4]!
  401edc:	cmp	w1, #0x0
  401ee0:	ccmp	w0, w1, #0x1, ne  // ne = any
  401ee4:	b.ge	401ed0 <ferror@plt+0x140>  // b.tcont
  401ee8:	cmp	w0, #0x69
  401eec:	b.eq	401f58 <ferror@plt+0x1c8>  // b.none
  401ef0:	b.gt	402310 <ferror@plt+0x580>
  401ef4:	cmp	w0, #0x56
  401ef8:	b.eq	4024ec <ferror@plt+0x75c>  // b.none
  401efc:	b.le	4022ec <ferror@plt+0x55c>
  401f00:	cmp	w0, #0x64
  401f04:	b.eq	4024dc <ferror@plt+0x74c>  // b.none
  401f08:	b.le	4022d4 <ferror@plt+0x544>
  401f0c:	cmp	w0, #0x66
  401f10:	b.ne	402008 <ferror@plt+0x278>  // b.any
  401f14:	ldr	x0, [sp, #96]
  401f18:	cbz	x0, 402518 <ferror@plt+0x788>
  401f1c:	adrp	x0, 41a000 <ferror@plt+0x18270>
  401f20:	ldr	x1, [sp, #112]
  401f24:	ldr	x0, [x0, #648]
  401f28:	add	x26, x1, #0x1
  401f2c:	lsl	x24, x1, #3
  401f30:	str	x26, [sp, #112]
  401f34:	bl	402ff8 <ferror@plt+0x1268>
  401f38:	ldr	x1, [sp, #96]
  401f3c:	str	x0, [x1, x24]
  401f40:	b	401ea0 <ferror@plt+0x110>
  401f44:	ldr	w1, [sp, #208]
  401f48:	cbnz	w1, 401f68 <ferror@plt+0x1d8>
  401f4c:	str	w0, [sp, #208]
  401f50:	cmp	w0, #0x69
  401f54:	b.ne	401ef0 <ferror@plt+0x160>  // b.any
  401f58:	ldrb	w0, [sp, #280]
  401f5c:	orr	w0, w0, #0x20
  401f60:	strb	w0, [sp, #280]
  401f64:	b	401ea0 <ferror@plt+0x110>
  401f68:	cmp	w0, w1
  401f6c:	b.eq	401ee8 <ferror@plt+0x158>  // b.none
  401f70:	adrp	x23, 41a000 <ferror@plt+0x18270>
  401f74:	mov	w2, #0x5                   	// #5
  401f78:	adrp	x1, 406000 <ferror@plt+0x4270>
  401f7c:	mov	x0, #0x0                   	// #0
  401f80:	ldr	x19, [x23, #640]
  401f84:	add	x1, x1, #0xfd8
  401f88:	bl	401cf0 <dcgettext@plt>
  401f8c:	adrp	x20, 406000 <ferror@plt+0x4270>
  401f90:	ldr	x2, [x25, #672]
  401f94:	adrp	x24, 407000 <ferror@plt+0x5270>
  401f98:	add	x22, x21, #0x70
  401f9c:	add	x20, x20, #0xf60
  401fa0:	add	x24, x24, #0x6b0
  401fa4:	mov	x1, x0
  401fa8:	mov	x0, x19
  401fac:	mov	x19, #0x0                   	// #0
  401fb0:	bl	401d60 <fprintf@plt>
  401fb4:	ldr	w3, [x19, x22]
  401fb8:	cbz	w3, 401ff4 <ferror@plt+0x264>
  401fbc:	mov	x2, x20
  401fc0:	add	x0, x21, #0xf0
  401fc4:	b	401fd0 <ferror@plt+0x240>
  401fc8:	ldr	x2, [x0, #32]!
  401fcc:	cbz	x2, 402cd0 <ferror@plt+0xf40>
  401fd0:	ldr	w1, [x0, #24]
  401fd4:	cmp	w3, w1
  401fd8:	b.ne	401fc8 <ferror@plt+0x238>  // b.any
  401fdc:	ldr	x0, [x23, #640]
  401fe0:	mov	x1, x24
  401fe4:	bl	401d60 <fprintf@plt>
  401fe8:	add	x19, x19, #0x4
  401fec:	cmp	x19, #0x3c
  401ff0:	b.ne	401fb4 <ferror@plt+0x224>  // b.any
  401ff4:	ldr	x1, [x23, #640]
  401ff8:	mov	w0, #0xa                   	// #10
  401ffc:	bl	4019e0 <fputc@plt>
  402000:	mov	w0, #0x1                   	// #1
  402004:	bl	401930 <exit@plt>
  402008:	cmp	w0, #0x68
  40200c:	b.ne	402dc0 <ferror@plt+0x1030>  // b.any
  402010:	adrp	x3, 41a000 <ferror@plt+0x18270>
  402014:	mov	w2, #0x5                   	// #5
  402018:	adrp	x1, 407000 <ferror@plt+0x5270>
  40201c:	mov	x0, #0x0                   	// #0
  402020:	ldr	x19, [x3, #664]
  402024:	add	x1, x1, #0x8
  402028:	bl	401cf0 <dcgettext@plt>
  40202c:	mov	x1, x19
  402030:	bl	401920 <fputs@plt>
  402034:	mov	w2, #0x5                   	// #5
  402038:	adrp	x1, 407000 <ferror@plt+0x5270>
  40203c:	mov	x0, #0x0                   	// #0
  402040:	add	x1, x1, #0x18
  402044:	bl	401cf0 <dcgettext@plt>
  402048:	mov	x1, x0
  40204c:	ldr	x2, [x25, #672]
  402050:	mov	x0, x19
  402054:	bl	401d60 <fprintf@plt>
  402058:	mov	x1, x19
  40205c:	mov	w0, #0xa                   	// #10
  402060:	bl	4019e0 <fputc@plt>
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 407000 <ferror@plt+0x5270>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0x48
  402074:	bl	401cf0 <dcgettext@plt>
  402078:	mov	x1, x19
  40207c:	bl	401920 <fputs@plt>
  402080:	mov	w2, #0x5                   	// #5
  402084:	adrp	x1, 407000 <ferror@plt+0x5270>
  402088:	mov	x0, #0x0                   	// #0
  40208c:	add	x1, x1, #0x78
  402090:	bl	401cf0 <dcgettext@plt>
  402094:	mov	x1, x19
  402098:	bl	401920 <fputs@plt>
  40209c:	mov	w2, #0x5                   	// #5
  4020a0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4020a4:	mov	x0, #0x0                   	// #0
  4020a8:	add	x1, x1, #0x88
  4020ac:	bl	401cf0 <dcgettext@plt>
  4020b0:	mov	x1, x19
  4020b4:	bl	401920 <fputs@plt>
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	adrp	x1, 407000 <ferror@plt+0x5270>
  4020c0:	mov	x0, #0x0                   	// #0
  4020c4:	add	x1, x1, #0xb8
  4020c8:	bl	401cf0 <dcgettext@plt>
  4020cc:	mov	x1, x19
  4020d0:	bl	401920 <fputs@plt>
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	adrp	x1, 407000 <ferror@plt+0x5270>
  4020dc:	mov	x0, #0x0                   	// #0
  4020e0:	add	x1, x1, #0xf8
  4020e4:	bl	401cf0 <dcgettext@plt>
  4020e8:	mov	x1, x19
  4020ec:	bl	401920 <fputs@plt>
  4020f0:	mov	w2, #0x5                   	// #5
  4020f4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4020f8:	mov	x0, #0x0                   	// #0
  4020fc:	add	x1, x1, #0x140
  402100:	bl	401cf0 <dcgettext@plt>
  402104:	ldrb	w1, [sp, #280]
  402108:	adrp	x3, 406000 <ferror@plt+0x4270>
  40210c:	add	x3, x3, #0xf68
  402110:	adrp	x2, 406000 <ferror@plt+0x4270>
  402114:	add	x2, x2, #0xf78
  402118:	tst	x1, #0x1
  40211c:	mov	x1, x0
  402120:	csel	x2, x3, x2, ne  // ne = any
  402124:	mov	x0, x19
  402128:	bl	401d60 <fprintf@plt>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	adrp	x1, 407000 <ferror@plt+0x5270>
  402134:	mov	x0, #0x0                   	// #0
  402138:	add	x1, x1, #0x180
  40213c:	bl	401cf0 <dcgettext@plt>
  402140:	mov	x1, x19
  402144:	bl	401920 <fputs@plt>
  402148:	mov	w2, #0x5                   	// #5
  40214c:	adrp	x1, 407000 <ferror@plt+0x5270>
  402150:	mov	x0, #0x0                   	// #0
  402154:	add	x1, x1, #0x1c8
  402158:	bl	401cf0 <dcgettext@plt>
  40215c:	mov	x1, x19
  402160:	bl	401920 <fputs@plt>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 407000 <ferror@plt+0x5270>
  40216c:	mov	x0, #0x0                   	// #0
  402170:	add	x1, x1, #0x210
  402174:	bl	401cf0 <dcgettext@plt>
  402178:	mov	x1, x19
  40217c:	bl	401920 <fputs@plt>
  402180:	mov	w2, #0x5                   	// #5
  402184:	adrp	x1, 407000 <ferror@plt+0x5270>
  402188:	mov	x0, #0x0                   	// #0
  40218c:	add	x1, x1, #0x240
  402190:	bl	401cf0 <dcgettext@plt>
  402194:	mov	x1, x19
  402198:	bl	401920 <fputs@plt>
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4021a4:	mov	x0, #0x0                   	// #0
  4021a8:	add	x1, x1, #0x278
  4021ac:	bl	401cf0 <dcgettext@plt>
  4021b0:	mov	x1, x19
  4021b4:	bl	401920 <fputs@plt>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 407000 <ferror@plt+0x5270>
  4021c0:	mov	x0, #0x0                   	// #0
  4021c4:	add	x1, x1, #0x2c0
  4021c8:	bl	401cf0 <dcgettext@plt>
  4021cc:	mov	x1, x19
  4021d0:	bl	401920 <fputs@plt>
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	adrp	x1, 407000 <ferror@plt+0x5270>
  4021dc:	mov	x0, #0x0                   	// #0
  4021e0:	add	x1, x1, #0x308
  4021e4:	bl	401cf0 <dcgettext@plt>
  4021e8:	mov	x1, x19
  4021ec:	bl	401920 <fputs@plt>
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4021f8:	mov	x0, #0x0                   	// #0
  4021fc:	add	x1, x1, #0x350
  402200:	bl	401cf0 <dcgettext@plt>
  402204:	mov	x1, x19
  402208:	bl	401920 <fputs@plt>
  40220c:	mov	w2, #0x5                   	// #5
  402210:	adrp	x1, 407000 <ferror@plt+0x5270>
  402214:	mov	x0, #0x0                   	// #0
  402218:	add	x1, x1, #0x390
  40221c:	bl	401cf0 <dcgettext@plt>
  402220:	mov	x1, x19
  402224:	bl	401920 <fputs@plt>
  402228:	mov	w2, #0x5                   	// #5
  40222c:	adrp	x1, 407000 <ferror@plt+0x5270>
  402230:	mov	x0, #0x0                   	// #0
  402234:	add	x1, x1, #0x3e0
  402238:	bl	401cf0 <dcgettext@plt>
  40223c:	mov	x1, x19
  402240:	bl	401920 <fputs@plt>
  402244:	mov	x1, x19
  402248:	mov	w0, #0xa                   	// #10
  40224c:	bl	4019e0 <fputc@plt>
  402250:	mov	w2, #0x5                   	// #5
  402254:	adrp	x1, 407000 <ferror@plt+0x5270>
  402258:	mov	x0, #0x0                   	// #0
  40225c:	add	x1, x1, #0x460
  402260:	bl	401cf0 <dcgettext@plt>
  402264:	mov	x20, x0
  402268:	mov	w2, #0x5                   	// #5
  40226c:	adrp	x1, 407000 <ferror@plt+0x5270>
  402270:	mov	x0, #0x0                   	// #0
  402274:	add	x1, x1, #0x478
  402278:	bl	401cf0 <dcgettext@plt>
  40227c:	mov	x4, x0
  402280:	adrp	x3, 407000 <ferror@plt+0x5270>
  402284:	add	x3, x3, #0x488
  402288:	mov	x2, x20
  40228c:	adrp	x1, 407000 <ferror@plt+0x5270>
  402290:	adrp	x0, 407000 <ferror@plt+0x5270>
  402294:	add	x1, x1, #0x498
  402298:	add	x0, x0, #0x4a8
  40229c:	bl	401d20 <printf@plt>
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4022a8:	mov	x0, #0x0                   	// #0
  4022ac:	add	x1, x1, #0x4c0
  4022b0:	bl	401cf0 <dcgettext@plt>
  4022b4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4022b8:	add	x1, x1, #0x4e0
  4022bc:	bl	401d20 <printf@plt>
  4022c0:	adrp	x0, 41a000 <ferror@plt+0x18270>
  4022c4:	ldr	x0, [x0, #640]
  4022c8:	cmp	x0, x19
  4022cc:	cset	w0, eq  // eq = none
  4022d0:	bl	401930 <exit@plt>
  4022d4:	cmp	w0, #0x61
  4022d8:	b.ne	402dc0 <ferror@plt+0x1030>  // b.any
  4022dc:	ldrb	w0, [sp, #280]
  4022e0:	orr	w0, w0, #0x8
  4022e4:	strb	w0, [sp, #280]
  4022e8:	b	401ea0 <ferror@plt+0x110>
  4022ec:	cmp	w0, #0x46
  4022f0:	b.eq	402498 <ferror@plt+0x708>  // b.none
  4022f4:	b.le	4023a4 <ferror@plt+0x614>
  4022f8:	cmp	w0, #0x52
  4022fc:	b.ne	402dc0 <ferror@plt+0x1030>  // b.any
  402300:	ldrb	w0, [sp, #280]
  402304:	and	w0, w0, #0xfffffffb
  402308:	strb	w0, [sp, #280]
  40230c:	b	401ea0 <ferror@plt+0x110>
  402310:	cmp	w0, #0x74
  402314:	b.eq	402470 <ferror@plt+0x6e0>  // b.none
  402318:	b.le	4023f4 <ferror@plt+0x664>
  40231c:	cmp	w0, #0x78
  402320:	b.eq	4024a4 <ferror@plt+0x714>  // b.none
  402324:	cmp	w0, #0x80
  402328:	b.ne	4023c8 <ferror@plt+0x638>  // b.any
  40232c:	adrp	x1, 41a000 <ferror@plt+0x18270>
  402330:	mov	x0, x28
  402334:	ldr	x24, [x1, #648]
  402338:	mov	x1, x24
  40233c:	bl	401bf0 <strcmp@plt>
  402340:	cbz	w0, 402cc4 <ferror@plt+0xf34>
  402344:	adrp	x0, 407000 <ferror@plt+0x5270>
  402348:	mov	x1, x24
  40234c:	add	x0, x0, #0x548
  402350:	bl	401bf0 <strcmp@plt>
  402354:	cbz	w0, 402cf4 <ferror@plt+0xf64>
  402358:	adrp	x0, 407000 <ferror@plt+0x5270>
  40235c:	mov	x1, x24
  402360:	add	x0, x0, #0x550
  402364:	bl	401bf0 <strcmp@plt>
  402368:	cbz	w0, 402d48 <ferror@plt+0xfb8>
  40236c:	adrp	x0, 407000 <ferror@plt+0x5270>
  402370:	mov	x1, x24
  402374:	add	x0, x0, #0x558
  402378:	bl	401bf0 <strcmp@plt>
  40237c:	cbz	w0, 402d54 <ferror@plt+0xfc4>
  402380:	mov	w2, #0x5                   	// #5
  402384:	adrp	x1, 407000 <ferror@plt+0x5270>
  402388:	mov	x0, #0x0                   	// #0
  40238c:	add	x1, x1, #0x560
  402390:	bl	401cf0 <dcgettext@plt>
  402394:	mov	x1, x0
  402398:	mov	x2, x24
  40239c:	mov	w0, #0x1                   	// #1
  4023a0:	bl	401d00 <errx@plt>
  4023a4:	sub	w1, w0, #0x30
  4023a8:	cmp	w1, #0x9
  4023ac:	b.hi	402dc0 <ferror@plt+0x1030>  // b.pmore
  4023b0:	ldr	w1, [sp, #292]
  4023b4:	mov	w2, #0xa                   	// #10
  4023b8:	madd	w0, w1, w2, w0
  4023bc:	sub	w0, w0, #0x30
  4023c0:	str	w0, [sp, #292]
  4023c4:	b	401ea0 <ferror@plt+0x110>
  4023c8:	cmp	w0, #0x77
  4023cc:	b.ne	402dc0 <ferror@plt+0x1030>  // b.any
  4023d0:	ldr	w0, [sp, #284]
  4023d4:	cmp	w0, #0x1f
  4023d8:	b.ls	402464 <ferror@plt+0x6d4>  // b.plast
  4023dc:	ldr	w0, [sp, #288]
  4023e0:	cmp	w0, #0xff
  4023e4:	b.hi	401ea0 <ferror@plt+0x110>  // b.pmore
  4023e8:	mov	w0, #0x100                 	// #256
  4023ec:	str	w0, [sp, #288]
  4023f0:	b	401ea0 <ferror@plt+0x110>
  4023f4:	cmp	w0, #0x70
  4023f8:	b.eq	4024b4 <ferror@plt+0x724>  // b.none
  4023fc:	cmp	w0, #0x73
  402400:	b.ne	40242c <ferror@plt+0x69c>  // b.any
  402404:	adrp	x0, 41a000 <ferror@plt+0x18270>
  402408:	add	x24, x0, #0x288
  40240c:	add	x1, sp, #0xc8
  402410:	ldr	x0, [x0, #648]
  402414:	bl	405f98 <ferror@plt+0x4208>
  402418:	tbnz	w0, #31, 402df4 <ferror@plt+0x1064>
  40241c:	ldr	x0, [sp, #200]
  402420:	udiv	x0, x0, x27
  402424:	str	x0, [sp, #320]
  402428:	b	401ea0 <ferror@plt+0x110>
  40242c:	cmp	w0, #0x6e
  402430:	b.ne	402dc0 <ferror@plt+0x1030>  // b.any
  402434:	adrp	x3, 41a000 <ferror@plt+0x18270>
  402438:	mov	w2, #0x5                   	// #5
  40243c:	adrp	x1, 407000 <ferror@plt+0x5270>
  402440:	mov	x0, #0x0                   	// #0
  402444:	ldr	x24, [x3, #648]
  402448:	add	x1, x1, #0x510
  40244c:	bl	401cf0 <dcgettext@plt>
  402450:	mov	x1, x0
  402454:	mov	x0, x24
  402458:	bl	404958 <ferror@plt+0x2bc8>
  40245c:	str	w0, [sp, #292]
  402460:	b	401ea0 <ferror@plt+0x110>
  402464:	mov	w0, #0x20                  	// #32
  402468:	str	w0, [sp, #284]
  40246c:	b	4023dc <ferror@plt+0x64c>
  402470:	adrp	x0, 41a000 <ferror@plt+0x18270>
  402474:	add	x24, x0, #0x288
  402478:	add	x1, sp, #0xc8
  40247c:	ldr	x0, [x0, #648]
  402480:	bl	405f98 <ferror@plt+0x4208>
  402484:	tbnz	w0, #31, 402df4 <ferror@plt+0x1064>
  402488:	ldr	x0, [sp, #200]
  40248c:	udiv	x0, x0, x27
  402490:	str	x0, [sp, #328]
  402494:	b	401ea0 <ferror@plt+0x110>
  402498:	mov	w0, #0x2                   	// #2
  40249c:	str	w0, [sp, #344]
  4024a0:	b	401ea0 <ferror@plt+0x110>
  4024a4:	ldrb	w0, [sp, #280]
  4024a8:	orr	w0, w0, #0x2
  4024ac:	strb	w0, [sp, #280]
  4024b0:	b	401ea0 <ferror@plt+0x110>
  4024b4:	adrp	x0, 41a000 <ferror@plt+0x18270>
  4024b8:	add	x24, x0, #0x288
  4024bc:	add	x1, sp, #0xc8
  4024c0:	ldr	x0, [x0, #648]
  4024c4:	bl	405f98 <ferror@plt+0x4208>
  4024c8:	tbnz	w0, #31, 402df4 <ferror@plt+0x1064>
  4024cc:	ldr	x0, [sp, #200]
  4024d0:	udiv	x0, x0, x27
  4024d4:	str	x0, [sp, #336]
  4024d8:	b	401ea0 <ferror@plt+0x110>
  4024dc:	ldrb	w0, [sp, #280]
  4024e0:	orr	w0, w0, #0x10
  4024e4:	strb	w0, [sp, #280]
  4024e8:	b	401ea0 <ferror@plt+0x110>
  4024ec:	mov	w2, #0x5                   	// #5
  4024f0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4024f4:	mov	x0, #0x0                   	// #0
  4024f8:	add	x1, x1, #0x4e8
  4024fc:	bl	401cf0 <dcgettext@plt>
  402500:	ldr	x1, [x25, #672]
  402504:	adrp	x2, 407000 <ferror@plt+0x5270>
  402508:	add	x2, x2, #0x4f8
  40250c:	bl	401d20 <printf@plt>
  402510:	mov	w0, #0x0                   	// #0
  402514:	bl	401930 <exit@plt>
  402518:	ldr	x0, [sp, #104]
  40251c:	bl	402fb8 <ferror@plt+0x1228>
  402520:	str	x0, [sp, #96]
  402524:	b	401f1c <ferror@plt+0x18c>
  402528:	adrp	x0, 41a000 <ferror@plt+0x18270>
  40252c:	ldr	w0, [x0, #656]
  402530:	cmp	w0, w19
  402534:	b.ge	402540 <ferror@plt+0x7b0>  // b.tcont
  402538:	add	x0, x20, w0, sxtw #3
  40253c:	str	x0, [sp, #296]
  402540:	ldr	x0, [sp, #96]
  402544:	cbz	x0, 402d00 <ferror@plt+0xf70>
  402548:	ldr	x0, [sp, #112]
  40254c:	cbz	x0, 402798 <ferror@plt+0xa08>
  402550:	adrp	x22, 41a000 <ferror@plt+0x18270>
  402554:	adrp	x0, 403000 <ferror@plt+0x1270>
  402558:	add	x23, sp, #0x268
  40255c:	add	x0, x0, #0x48
  402560:	add	x22, x22, #0x2b0
  402564:	adrp	x1, 403000 <ferror@plt+0x1270>
  402568:	mov	x27, #0x0                   	// #0
  40256c:	add	x1, x1, #0xa0
  402570:	stp	x1, x0, [sp, #152]
  402574:	adrp	x0, 407000 <ferror@plt+0x5270>
  402578:	add	x0, x0, #0x5c0
  40257c:	str	x0, [sp, #144]
  402580:	add	x0, sp, #0x130
  402584:	bl	403d80 <ferror@plt+0x1ff0>
  402588:	ldr	x0, [sp, #96]
  40258c:	str	wzr, [sp, #196]
  402590:	ldr	x20, [x0, x27, lsl #3]
  402594:	add	x0, sp, #0xd8
  402598:	bl	401aa0 <time@plt>
  40259c:	ldr	x1, [sp, #152]
  4025a0:	mov	w0, #0x2                   	// #2
  4025a4:	ldr	x25, [sp, #216]
  4025a8:	str	x25, [x22]
  4025ac:	str	x25, [x22, #32]
  4025b0:	bl	401a70 <signal@plt>
  4025b4:	ldr	x1, [sp, #160]
  4025b8:	mov	w0, #0x3                   	// #3
  4025bc:	bl	401a70 <signal@plt>
  4025c0:	ldr	x1, [sp, #144]
  4025c4:	mov	x0, x20
  4025c8:	bl	401a90 <fopen@plt>
  4025cc:	mov	x19, x0
  4025d0:	cbz	x0, 402e34 <ferror@plt+0x10a4>
  4025d4:	mov	x3, #0x4000                	// #16384
  4025d8:	mov	w2, #0x0                   	// #0
  4025dc:	mov	x1, #0x0                   	// #0
  4025e0:	bl	401a10 <setvbuf@plt>
  4025e4:	mov	x3, x20
  4025e8:	add	x1, sp, #0x260
  4025ec:	mov	x0, x19
  4025f0:	mov	x2, #0x0                   	// #0
  4025f4:	bl	4030e8 <ferror@plt+0x1358>
  4025f8:	cmp	w0, #0x1
  4025fc:	b.ne	402b60 <ferror@plt+0xdd0>  // b.any
  402600:	ldr	x0, [sp, #952]
  402604:	str	x0, [sp, #224]
  402608:	mov	x3, x20
  40260c:	mov	x0, x19
  402610:	mov	x2, #0x0                   	// #0
  402614:	mov	x1, #0x0                   	// #0
  402618:	bl	4030e8 <ferror@plt+0x1358>
  40261c:	ldr	w0, [sp, #196]
  402620:	cbnz	w0, 402ca8 <ferror@plt+0xf18>
  402624:	adrp	x0, 407000 <ferror@plt+0x5270>
  402628:	mov	x28, #0x0                   	// #0
  40262c:	add	x0, x0, #0x658
  402630:	str	xzr, [sp, #104]
  402634:	str	wzr, [sp, #124]
  402638:	str	x0, [sp, #176]
  40263c:	nop
  402640:	mov	x3, x20
  402644:	add	x2, sp, #0xc4
  402648:	add	x1, sp, #0x260
  40264c:	mov	x0, x19
  402650:	bl	4030e8 <ferror@plt+0x1358>
  402654:	cmp	w0, #0x1
  402658:	b.ne	4026e8 <ferror@plt+0x958>  // b.any
  40265c:	ldr	x0, [sp, #320]
  402660:	ldr	x3, [sp, #952]
  402664:	cbz	x0, 402670 <ferror@plt+0x8e0>
  402668:	cmp	x3, x0
  40266c:	b.lt	4026e0 <ferror@plt+0x950>  // b.tstop
  402670:	ldr	x0, [sp, #328]
  402674:	cbz	x0, 402680 <ferror@plt+0x8f0>
  402678:	cmp	x3, x0
  40267c:	b.gt	4026e0 <ferror@plt+0x950>
  402680:	ldrb	w5, [sp, #280]
  402684:	str	x3, [x22]
  402688:	tbnz	w5, #0, 402ae8 <ferror@plt+0xd58>
  40268c:	ldrb	w2, [sp, #616]
  402690:	cmp	w2, #0x7e
  402694:	b.eq	4028f0 <ferror@plt+0xb60>  // b.none
  402698:	ldrsh	w24, [sp, #608]
  40269c:	ldrsb	w0, [sp, #652]
  4026a0:	cmp	w24, #0x8
  4026a4:	b.eq	4026b4 <ferror@plt+0x924>  // b.none
  4026a8:	cmp	w2, #0x0
  4026ac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4026b0:	b.ne	4027c4 <ferror@plt+0xa34>  // b.any
  4026b4:	cbnz	w0, 402a18 <ferror@plt+0xc88>
  4026b8:	mov	w0, #0x8                   	// #8
  4026bc:	ldr	w1, [sp, #652]
  4026c0:	strh	w0, [sp, #608]
  4026c4:	mov	w0, #0x6164                	// #24932
  4026c8:	movk	w0, #0x6574, lsl #16
  4026cc:	cmp	w1, w0
  4026d0:	b.eq	4029a4 <ferror@plt+0xc14>  // b.none
  4026d4:	ldrsb	w0, [sp, #616]
  4026d8:	cbnz	w0, 4028b8 <ferror@plt+0xb28>
  4026dc:	nop
  4026e0:	ldr	w0, [sp, #196]
  4026e4:	cbz	w0, 402640 <ferror@plt+0x8b0>
  4026e8:	ldr	w25, [sp, #344]
  4026ec:	cbz	w25, 402760 <ferror@plt+0x9d0>
  4026f0:	cbz	x20, 402e18 <ferror@plt+0x1088>
  4026f4:	mov	x0, x20
  4026f8:	bl	401b70 <strdup@plt>
  4026fc:	mov	x24, x0
  402700:	cbz	x0, 402e9c <ferror@plt+0x110c>
  402704:	mov	w25, w25
  402708:	mov	x0, #0x18                  	// #24
  40270c:	add	x3, sp, #0xe0
  402710:	add	x1, sp, #0x1e0
  402714:	mov	x2, #0x20                  	// #32
  402718:	madd	x25, x25, x0, x21
  40271c:	ldr	w0, [x25, #20]
  402720:	bl	403320 <ferror@plt+0x1590>
  402724:	tbnz	w0, #31, 402e7c <ferror@plt+0x10ec>
  402728:	adrp	x1, 407000 <ferror@plt+0x5270>
  40272c:	add	x1, x1, #0x6a0
  402730:	mov	w2, #0x5                   	// #5
  402734:	mov	x0, #0x0                   	// #0
  402738:	bl	401cf0 <dcgettext@plt>
  40273c:	mov	x25, x0
  402740:	mov	x0, x24
  402744:	bl	401b60 <__xpg_basename@plt>
  402748:	add	x2, sp, #0x1e0
  40274c:	mov	x1, x0
  402750:	mov	x0, x25
  402754:	bl	401d20 <printf@plt>
  402758:	mov	x0, x24
  40275c:	bl	401c50 <free@plt>
  402760:	mov	x0, x19
  402764:	bl	401a80 <fclose@plt>
  402768:	cbz	x28, 402780 <ferror@plt+0x9f0>
  40276c:	nop
  402770:	mov	x0, x28
  402774:	ldr	x28, [x28, #400]
  402778:	bl	401c50 <free@plt>
  40277c:	cbnz	x28, 402770 <ferror@plt+0x9e0>
  402780:	mov	x0, x20
  402784:	bl	401c50 <free@plt>
  402788:	ldr	x0, [sp, #112]
  40278c:	add	x27, x27, #0x1
  402790:	cmp	x0, x27
  402794:	b.ne	402580 <ferror@plt+0x7f0>  // b.any
  402798:	ldr	x0, [sp, #96]
  40279c:	bl	401c50 <free@plt>
  4027a0:	mov	w0, #0x0                   	// #0
  4027a4:	ldp	x29, x30, [sp]
  4027a8:	ldp	x19, x20, [sp, #16]
  4027ac:	ldp	x21, x22, [sp, #32]
  4027b0:	ldp	x23, x24, [sp, #48]
  4027b4:	ldp	x25, x26, [sp, #64]
  4027b8:	ldp	x27, x28, [sp, #80]
  4027bc:	add	sp, sp, #0x3f0
  4027c0:	ret
  4027c4:	add	x6, sp, #0x28c
  4027c8:	adrp	x1, 407000 <ferror@plt+0x5270>
  4027cc:	mov	x0, x6
  4027d0:	add	x1, x1, #0x618
  4027d4:	str	w5, [sp, #128]
  4027d8:	str	w2, [sp, #136]
  4027dc:	str	x3, [sp, #168]
  4027e0:	str	x6, [sp, #184]
  4027e4:	bl	401bf0 <strcmp@plt>
  4027e8:	ldr	w5, [sp, #128]
  4027ec:	ldr	w2, [sp, #136]
  4027f0:	ldr	x3, [sp, #168]
  4027f4:	cbz	w0, 402a18 <ferror@plt+0xc88>
  4027f8:	ldr	x6, [sp, #184]
  4027fc:	mov	w1, #0x7                   	// #7
  402800:	str	w5, [sp, #128]
  402804:	mov	x0, x6
  402808:	str	w2, [sp, #136]
  40280c:	strh	w1, [sp, #608]
  402810:	adrp	x1, 407000 <ferror@plt+0x5270>
  402814:	add	x1, x1, #0x620
  402818:	bl	401bf0 <strcmp@plt>
  40281c:	ldr	w5, [sp, #128]
  402820:	ldr	w2, [sp, #136]
  402824:	ldr	x3, [sp, #168]
  402828:	cbz	w0, 4029ac <ferror@plt+0xc1c>
  40282c:	nop
  402830:	str	x28, [sp, #128]
  402834:	mov	w24, #0x0                   	// #0
  402838:	cbz	x28, 402894 <ferror@plt+0xb04>
  40283c:	nop
  402840:	add	x0, x28, #0x8
  402844:	mov	x26, x28
  402848:	mov	x1, x23
  40284c:	mov	x2, #0x20                  	// #32
  402850:	bl	401ae0 <strncmp@plt>
  402854:	ldr	x28, [x28, #400]
  402858:	cbnz	w0, 402888 <ferror@plt+0xaf8>
  40285c:	mov	x1, x28
  402860:	cbz	w24, 402b10 <ferror@plt+0xd80>
  402864:	ldr	x0, [x26, #408]
  402868:	cbz	x1, 402874 <ferror@plt+0xae4>
  40286c:	str	x0, [x1, #408]
  402870:	ldr	x0, [x26, #408]
  402874:	cbz	x0, 402b30 <ferror@plt+0xda0>
  402878:	str	x1, [x0, #400]
  40287c:	mov	x0, x26
  402880:	mov	w24, #0x1                   	// #1
  402884:	bl	401c50 <free@plt>
  402888:	cbnz	x28, 402840 <ferror@plt+0xab0>
  40288c:	ldr	x28, [sp, #128]
  402890:	cbnz	w24, 4026d4 <ferror@plt+0x944>
  402894:	ldr	x0, [sp, #104]
  402898:	cbz	x0, 402c24 <ferror@plt+0xe94>
  40289c:	ldr	w3, [sp, #124]
  4028a0:	ldr	x2, [sp, #104]
  4028a4:	add	x1, sp, #0x260
  4028a8:	add	x0, sp, #0x118
  4028ac:	bl	403418 <ferror@plt+0x1688>
  4028b0:	str	w0, [sp, #196]
  4028b4:	b	4026d4 <ferror@plt+0x944>
  4028b8:	mov	x0, #0x1a0                 	// #416
  4028bc:	bl	401ab0 <malloc@plt>
  4028c0:	mov	x24, x0
  4028c4:	cbz	x0, 402e68 <ferror@plt+0x10d8>
  4028c8:	add	x1, sp, #0x260
  4028cc:	mov	x2, #0x190                 	// #400
  4028d0:	bl	4018e0 <memcpy@plt>
  4028d4:	stp	x28, xzr, [x24, #400]
  4028d8:	cbz	x28, 4028e0 <ferror@plt+0xb50>
  4028dc:	str	x24, [x28, #408]
  4028e0:	ldr	w0, [sp, #196]
  4028e4:	mov	x28, x24
  4028e8:	cbz	w0, 402640 <ferror@plt+0x8b0>
  4028ec:	b	4026e8 <ferror@plt+0x958>
  4028f0:	add	x0, sp, #0x260
  4028f4:	mov	x1, #0x6873                	// #26739
  4028f8:	movk	x1, #0x7475, lsl #16
  4028fc:	add	x2, sp, #0x28c
  402900:	movk	x1, #0x6f64, lsl #32
  402904:	ldur	x0, [x0, #44]
  402908:	movk	x1, #0x6e77, lsl #48
  40290c:	cmp	x0, x1
  402910:	b.eq	402b38 <ferror@plt+0xda8>  // b.none
  402914:	ldr	w1, [sp, #652]
  402918:	mov	w0, #0x6572                	// #25970
  40291c:	movk	w0, #0x6f62, lsl #16
  402920:	cmp	w1, w0
  402924:	b.eq	402b9c <ferror@plt+0xe0c>  // b.none
  402928:	add	x0, sp, #0x28c
  40292c:	adrp	x1, 407000 <ferror@plt+0x5270>
  402930:	mov	x2, #0x8                   	// #8
  402934:	add	x1, x1, #0x608
  402938:	str	w5, [sp, #128]
  40293c:	str	x3, [sp, #136]
  402940:	bl	401ae0 <strncmp@plt>
  402944:	ldr	w5, [sp, #128]
  402948:	ldr	x3, [sp, #136]
  40294c:	cbnz	w0, 402b08 <ferror@plt+0xd78>
  402950:	mov	w0, #0x1                   	// #1
  402954:	strh	w0, [sp, #608]
  402958:	ldrb	w24, [sp, #612]
  40295c:	tbnz	w5, #1, 402bf0 <ferror@plt+0xe60>
  402960:	cmp	w24, #0x30
  402964:	mov	w0, #0x36                  	// #54
  402968:	mov	x25, x3
  40296c:	ccmp	w24, w0, #0x4, ne  // ne = any
  402970:	b.ne	4026e0 <ferror@plt+0x950>  // b.any
  402974:	mov	w0, #0xfe                  	// #254
  402978:	mov	w1, #0x2                   	// #2
  40297c:	str	x3, [sp, #104]
  402980:	str	w1, [sp, #124]
  402984:	str	x3, [sp, #216]
  402988:	strh	w0, [sp, #608]
  40298c:	nop
  402990:	cbz	x28, 4026e0 <ferror@plt+0x950>
  402994:	mov	x0, x28
  402998:	ldr	x28, [x28, #400]
  40299c:	bl	401c50 <free@plt>
  4029a0:	b	402990 <ferror@plt+0xc00>
  4029a4:	ldrb	w0, [sp, #656]
  4029a8:	cbnz	w0, 4026d4 <ferror@plt+0x944>
  4029ac:	cmp	w2, #0x7c
  4029b0:	sxtb	w2, w2
  4029b4:	b.eq	402b50 <ferror@plt+0xdc0>  // b.none
  4029b8:	cmp	w2, #0x7b
  4029bc:	b.ne	402b08 <ferror@plt+0xd78>  // b.any
  4029c0:	mov	w0, #0x3                   	// #3
  4029c4:	strh	w0, [sp, #608]
  4029c8:	ldrsh	w0, [sp, #608]
  4029cc:	tbz	w5, #1, 4026e0 <ferror@plt+0x950>
  4029d0:	cmp	w0, #0x3
  4029d4:	adrp	x1, 406000 <ferror@plt+0x4270>
  4029d8:	adrp	x0, 406000 <ferror@plt+0x4270>
  4029dc:	add	x1, x1, #0xf98
  4029e0:	add	x0, x0, #0xf88
  4029e4:	mov	w3, #0x7                   	// #7
  4029e8:	csel	x0, x0, x1, eq  // eq = none
  4029ec:	add	x1, sp, #0x260
  4029f0:	ldr	x2, [sp, #216]
  4029f4:	ldr	x5, [x0]
  4029f8:	str	x5, [x23]
  4029fc:	ldrb	w5, [x0, #8]
  402a00:	add	x0, sp, #0x118
  402a04:	strb	w5, [x23, #8]
  402a08:	bl	403418 <ferror@plt+0x1688>
  402a0c:	str	w0, [sp, #196]
  402a10:	cbz	w0, 402640 <ferror@plt+0x8b0>
  402a14:	b	4026e8 <ferror@plt+0x958>
  402a18:	ldr	w1, [sp, #652]
  402a1c:	mov	w0, #0x6164                	// #24932
  402a20:	movk	w0, #0x6574, lsl #16
  402a24:	cmp	w1, w0
  402a28:	b.eq	402b90 <ferror@plt+0xe00>  // b.none
  402a2c:	cmp	w24, #0x6
  402a30:	mov	w0, w24
  402a34:	b.gt	402ac4 <ferror@plt+0xd34>
  402a38:	cmp	w24, #0x4
  402a3c:	b.gt	4026e0 <ferror@plt+0x950>
  402a40:	cmp	w24, #0x1
  402a44:	b.eq	402958 <ferror@plt+0xbc8>  // b.none
  402a48:	b.le	402aa4 <ferror@plt+0xd14>
  402a4c:	cmp	w24, #0x2
  402a50:	b.ne	4029cc <ferror@plt+0xc3c>  // b.any
  402a54:	adrp	x0, 407000 <ferror@plt+0x5270>
  402a58:	add	x0, x0, #0x638
  402a5c:	ldr	x2, [sp, #216]
  402a60:	mov	w3, #0x5                   	// #5
  402a64:	ldr	x1, [x0]
  402a68:	str	x1, [x23]
  402a6c:	ldr	w0, [x0, #8]
  402a70:	add	x1, sp, #0x260
  402a74:	str	w0, [x23, #8]
  402a78:	add	x0, sp, #0x118
  402a7c:	bl	403418 <ferror@plt+0x1688>
  402a80:	str	w0, [sp, #196]
  402a84:	ldr	x3, [sp, #952]
  402a88:	str	x3, [sp, #104]
  402a8c:	ldrsh	w0, [sp, #608]
  402a90:	cmp	w0, #0xfe
  402a94:	cset	w0, eq  // eq = none
  402a98:	add	w0, w0, #0x1
  402a9c:	str	w0, [sp, #124]
  402aa0:	b	402990 <ferror@plt+0xc00>
  402aa4:	cbz	w24, 4026e0 <ferror@plt+0x950>
  402aa8:	mov	w1, w24
  402aac:	adrp	x0, 407000 <ferror@plt+0x5270>
  402ab0:	add	x0, x0, #0x680
  402ab4:	bl	401cd0 <warnx@plt>
  402ab8:	ldr	w0, [sp, #196]
  402abc:	cbz	w0, 402640 <ferror@plt+0x8b0>
  402ac0:	b	4026e8 <ferror@plt+0x958>
  402ac4:	cmp	w24, #0x7
  402ac8:	b.eq	402830 <ferror@plt+0xaa0>  // b.none
  402acc:	cmp	w24, #0x9
  402ad0:	b.eq	4026e0 <ferror@plt+0x950>  // b.none
  402ad4:	cmp	w24, #0xfe
  402ad8:	b.eq	402b40 <ferror@plt+0xdb0>  // b.none
  402adc:	cmp	w24, #0x8
  402ae0:	b.ne	402aa8 <ferror@plt+0xd18>  // b.any
  402ae4:	b	4026d4 <ferror@plt+0x944>
  402ae8:	mov	x2, x3
  402aec:	add	x1, sp, #0x260
  402af0:	add	x0, sp, #0x118
  402af4:	mov	w3, #0x3                   	// #3
  402af8:	bl	403418 <ferror@plt+0x1688>
  402afc:	str	w0, [sp, #196]
  402b00:	cbz	w0, 402640 <ferror@plt+0x8b0>
  402b04:	b	4026e8 <ferror@plt+0x958>
  402b08:	ldrsh	w24, [sp, #608]
  402b0c:	b	402a2c <ferror@plt+0xc9c>
  402b10:	ldr	x2, [x26, #344]
  402b14:	add	x1, sp, #0x260
  402b18:	add	x0, sp, #0x118
  402b1c:	mov	w3, #0x3                   	// #3
  402b20:	bl	403418 <ferror@plt+0x1688>
  402b24:	str	w0, [sp, #196]
  402b28:	ldr	x1, [x26, #400]
  402b2c:	b	402864 <ferror@plt+0xad4>
  402b30:	str	x1, [sp, #128]
  402b34:	b	40287c <ferror@plt+0xaec>
  402b38:	mov	w0, #0xfe                  	// #254
  402b3c:	strh	w0, [sp, #608]
  402b40:	tbnz	w5, #1, 402bb8 <ferror@plt+0xe28>
  402b44:	mov	x25, x3
  402b48:	str	x3, [sp, #216]
  402b4c:	b	402a88 <ferror@plt+0xcf8>
  402b50:	mov	w0, #0x4                   	// #4
  402b54:	strh	w0, [sp, #608]
  402b58:	ldrsh	w0, [sp, #608]
  402b5c:	b	4029cc <ferror@plt+0xc3c>
  402b60:	mov	x0, x19
  402b64:	bl	401a50 <fileno@plt>
  402b68:	add	x2, sp, #0x160
  402b6c:	mov	w1, w0
  402b70:	mov	w0, #0x0                   	// #0
  402b74:	bl	401ce0 <__fxstat@plt>
  402b78:	cbnz	w0, 402e54 <ferror@plt+0x10c4>
  402b7c:	ldr	x0, [sp, #456]
  402b80:	mov	w1, #0x1                   	// #1
  402b84:	str	w1, [sp, #196]
  402b88:	str	x0, [sp, #224]
  402b8c:	b	402608 <ferror@plt+0x878>
  402b90:	ldrb	w0, [sp, #656]
  402b94:	cbnz	w0, 402a2c <ferror@plt+0xc9c>
  402b98:	b	4029ac <ferror@plt+0xc1c>
  402b9c:	ldrh	w1, [x2, #4]
  402ba0:	mov	w0, #0x746f                	// #29807
  402ba4:	cmp	w1, w0
  402ba8:	b.ne	402928 <ferror@plt+0xb98>  // b.any
  402bac:	mov	w0, #0x2                   	// #2
  402bb0:	strh	w0, [sp, #608]
  402bb4:	b	402a54 <ferror@plt+0xcc4>
  402bb8:	adrp	x0, 407000 <ferror@plt+0x5270>
  402bbc:	add	x0, x0, #0x628
  402bc0:	ldr	x2, [sp, #104]
  402bc4:	mov	w3, #0x3                   	// #3
  402bc8:	ldr	x5, [x0]
  402bcc:	str	x5, [x23]
  402bd0:	ldr	w5, [x0, #8]
  402bd4:	add	x1, sp, #0x260
  402bd8:	str	w5, [x23, #8]
  402bdc:	add	x0, sp, #0x118
  402be0:	bl	403418 <ferror@plt+0x1688>
  402be4:	str	w0, [sp, #196]
  402be8:	ldr	x3, [sp, #952]
  402bec:	b	402b44 <ferror@plt+0xdb4>
  402bf0:	mov	w2, w24
  402bf4:	mov	x0, x23
  402bf8:	adrp	x1, 407000 <ferror@plt+0x5270>
  402bfc:	add	x1, x1, #0x648
  402c00:	bl	4019a0 <sprintf@plt>
  402c04:	mov	w3, #0x3                   	// #3
  402c08:	mov	x2, x25
  402c0c:	add	x1, sp, #0x260
  402c10:	add	x0, sp, #0x118
  402c14:	bl	403418 <ferror@plt+0x1688>
  402c18:	str	w0, [sp, #196]
  402c1c:	ldr	x3, [sp, #952]
  402c20:	b	402960 <ferror@plt+0xbd0>
  402c24:	ldr	x1, [sp, #304]
  402c28:	ldr	x0, [sp, #952]
  402c2c:	cmp	x1, x0
  402c30:	b.gt	402ca0 <ferror@plt+0xf10>
  402c34:	add	x0, sp, #0x28c
  402c38:	strb	wzr, [sp, #683]
  402c3c:	bl	401b30 <getpwnam@plt>
  402c40:	mov	x24, x0
  402c44:	cbz	x0, 402ca0 <ferror@plt+0xf10>
  402c48:	ldr	w2, [sp, #612]
  402c4c:	add	x0, sp, #0xe8
  402c50:	ldr	x1, [sp, #176]
  402c54:	bl	4019a0 <sprintf@plt>
  402c58:	add	x0, sp, #0xe8
  402c5c:	mov	w1, #0x4                   	// #4
  402c60:	bl	401bc0 <access@plt>
  402c64:	cbnz	w0, 402d60 <ferror@plt+0xfd0>
  402c68:	ldr	x1, [sp, #144]
  402c6c:	add	x0, sp, #0xe8
  402c70:	bl	401a90 <fopen@plt>
  402c74:	str	x0, [sp, #128]
  402c78:	cbz	x0, 402ca0 <ferror@plt+0xf10>
  402c7c:	add	x2, sp, #0x1e0
  402c80:	adrp	x1, 407000 <ferror@plt+0x5270>
  402c84:	add	x1, x1, #0x670
  402c88:	bl	401ac0 <__isoc99_fscanf@plt>
  402c8c:	cmp	w0, #0x1
  402c90:	ldr	x3, [sp, #128]
  402c94:	b.eq	402da0 <ferror@plt+0x1010>  // b.none
  402c98:	mov	x0, x3
  402c9c:	bl	401a80 <fclose@plt>
  402ca0:	mov	w3, #0x6                   	// #6
  402ca4:	b	4028a0 <ferror@plt+0xb10>
  402ca8:	ldr	w25, [sp, #344]
  402cac:	cbz	w25, 402cb8 <ferror@plt+0xf28>
  402cb0:	mov	x28, #0x0                   	// #0
  402cb4:	b	4026f0 <ferror@plt+0x960>
  402cb8:	mov	x0, x19
  402cbc:	bl	401a80 <fclose@plt>
  402cc0:	b	402780 <ferror@plt+0x9f0>
  402cc4:	mov	x0, #0x0                   	// #0
  402cc8:	str	w0, [sp, #344]
  402ccc:	b	401ea0 <ferror@plt+0x110>
  402cd0:	sub	w0, w3, #0x21
  402cd4:	cmp	w0, #0x5d
  402cd8:	b.hi	401fe8 <ferror@plt+0x258>  // b.pmore
  402cdc:	ldr	x0, [x23, #640]
  402ce0:	mov	w2, w3
  402ce4:	adrp	x1, 407000 <ferror@plt+0x5270>
  402ce8:	add	x1, x1, #0x0
  402cec:	bl	401d60 <fprintf@plt>
  402cf0:	b	401fe8 <ferror@plt+0x258>
  402cf4:	mov	x0, #0x1                   	// #1
  402cf8:	str	w0, [sp, #344]
  402cfc:	b	401ea0 <ferror@plt+0x110>
  402d00:	mov	x0, #0x8                   	// #8
  402d04:	bl	402fb8 <ferror@plt+0x1228>
  402d08:	ldr	x2, [sp, #112]
  402d0c:	mov	x20, x0
  402d10:	ldrb	w1, [sp, #280]
  402d14:	adrp	x0, 406000 <ferror@plt+0x4270>
  402d18:	add	x0, x0, #0xf78
  402d1c:	add	x26, x2, #0x1
  402d20:	lsl	x19, x2, #3
  402d24:	str	x20, [sp, #96]
  402d28:	tst	x1, #0x1
  402d2c:	adrp	x1, 406000 <ferror@plt+0x4270>
  402d30:	add	x1, x1, #0xf68
  402d34:	str	x26, [sp, #112]
  402d38:	csel	x0, x1, x0, ne  // ne = any
  402d3c:	bl	402ff8 <ferror@plt+0x1268>
  402d40:	str	x0, [x20, x19]
  402d44:	b	402548 <ferror@plt+0x7b8>
  402d48:	mov	x0, #0x2                   	// #2
  402d4c:	str	w0, [sp, #344]
  402d50:	b	401ea0 <ferror@plt+0x110>
  402d54:	mov	x0, #0x3                   	// #3
  402d58:	str	w0, [sp, #344]
  402d5c:	b	401ea0 <ferror@plt+0x110>
  402d60:	mov	x2, x23
  402d64:	add	x0, sp, #0xe8
  402d68:	adrp	x1, 407000 <ferror@plt+0x5270>
  402d6c:	add	x1, x1, #0x678
  402d70:	bl	4019a0 <sprintf@plt>
  402d74:	add	x1, sp, #0xe8
  402d78:	add	x2, sp, #0x1e0
  402d7c:	mov	w0, #0x0                   	// #0
  402d80:	bl	401d50 <__xstat@plt>
  402d84:	cbnz	w0, 402ca0 <ferror@plt+0xf10>
  402d88:	ldr	w1, [x24, #16]
  402d8c:	ldr	w0, [sp, #504]
  402d90:	cmp	w1, w0
  402d94:	b.ne	402ca0 <ferror@plt+0xf10>  // b.any
  402d98:	mov	w3, #0x4                   	// #4
  402d9c:	b	4028a0 <ferror@plt+0xb10>
  402da0:	mov	x0, x3
  402da4:	bl	401a80 <fclose@plt>
  402da8:	ldr	w1, [x24, #16]
  402dac:	ldr	w0, [sp, #480]
  402db0:	cmp	w1, w0
  402db4:	b.eq	402d98 <ferror@plt+0x1008>  // b.none
  402db8:	mov	w3, #0x6                   	// #6
  402dbc:	b	4028a0 <ferror@plt+0xb10>
  402dc0:	adrp	x0, 41a000 <ferror@plt+0x18270>
  402dc4:	mov	w2, #0x5                   	// #5
  402dc8:	adrp	x1, 407000 <ferror@plt+0x5270>
  402dcc:	add	x1, x1, #0x578
  402dd0:	ldr	x19, [x0, #640]
  402dd4:	mov	x0, #0x0                   	// #0
  402dd8:	bl	401cf0 <dcgettext@plt>
  402ddc:	mov	x1, x0
  402de0:	ldr	x2, [x25, #672]
  402de4:	mov	x0, x19
  402de8:	bl	401d60 <fprintf@plt>
  402dec:	mov	w0, #0x1                   	// #1
  402df0:	bl	401930 <exit@plt>
  402df4:	mov	w2, #0x5                   	// #5
  402df8:	adrp	x1, 407000 <ferror@plt+0x5270>
  402dfc:	mov	x0, #0x0                   	// #0
  402e00:	add	x1, x1, #0x528
  402e04:	bl	401cf0 <dcgettext@plt>
  402e08:	mov	x1, x0
  402e0c:	ldr	x2, [x24]
  402e10:	mov	w0, #0x1                   	// #1
  402e14:	bl	401d00 <errx@plt>
  402e18:	adrp	x1, 406000 <ferror@plt+0x4270>
  402e1c:	adrp	x0, 406000 <ferror@plt+0x4270>
  402e20:	mov	x3, x21
  402e24:	add	x1, x1, #0xd68
  402e28:	add	x0, x0, #0xd80
  402e2c:	mov	w2, #0x4a                  	// #74
  402e30:	bl	401d30 <__assert_fail@plt>
  402e34:	adrp	x1, 407000 <ferror@plt+0x5270>
  402e38:	add	x1, x1, #0x5c8
  402e3c:	mov	w2, #0x5                   	// #5
  402e40:	bl	401cf0 <dcgettext@plt>
  402e44:	mov	x1, x0
  402e48:	mov	x2, x20
  402e4c:	mov	w0, #0x1                   	// #1
  402e50:	bl	401d70 <err@plt>
  402e54:	adrp	x1, 407000 <ferror@plt+0x5270>
  402e58:	mov	w2, #0x5                   	// #5
  402e5c:	add	x1, x1, #0x5d8
  402e60:	mov	x0, #0x0                   	// #0
  402e64:	b	402e40 <ferror@plt+0x10b0>
  402e68:	adrp	x1, 406000 <ferror@plt+0x4270>
  402e6c:	mov	x2, #0x1a0                 	// #416
  402e70:	add	x1, x1, #0xd48
  402e74:	mov	w0, #0x1                   	// #1
  402e78:	bl	401d70 <err@plt>
  402e7c:	mov	w2, #0x5                   	// #5
  402e80:	adrp	x1, 406000 <ferror@plt+0x4270>
  402e84:	mov	x0, #0x0                   	// #0
  402e88:	add	x1, x1, #0xe08
  402e8c:	bl	401cf0 <dcgettext@plt>
  402e90:	mov	x1, x0
  402e94:	mov	w0, #0x1                   	// #1
  402e98:	bl	401d00 <errx@plt>
  402e9c:	adrp	x1, 406000 <ferror@plt+0x4270>
  402ea0:	mov	w0, #0x1                   	// #1
  402ea4:	add	x1, x1, #0xd88
  402ea8:	bl	401d70 <err@plt>
  402eac:	mov	x29, #0x0                   	// #0
  402eb0:	mov	x30, #0x0                   	// #0
  402eb4:	mov	x5, x0
  402eb8:	ldr	x1, [sp]
  402ebc:	add	x2, sp, #0x8
  402ec0:	mov	x6, sp
  402ec4:	movz	x0, #0x0, lsl #48
  402ec8:	movk	x0, #0x0, lsl #32
  402ecc:	movk	x0, #0x40, lsl #16
  402ed0:	movk	x0, #0x1da0
  402ed4:	movz	x3, #0x0, lsl #48
  402ed8:	movk	x3, #0x0, lsl #32
  402edc:	movk	x3, #0x40, lsl #16
  402ee0:	movk	x3, #0x6c88
  402ee4:	movz	x4, #0x0, lsl #48
  402ee8:	movk	x4, #0x0, lsl #32
  402eec:	movk	x4, #0x40, lsl #16
  402ef0:	movk	x4, #0x6d08
  402ef4:	bl	401b00 <__libc_start_main@plt>
  402ef8:	bl	401bb0 <abort@plt>
  402efc:	adrp	x0, 419000 <ferror@plt+0x17270>
  402f00:	ldr	x0, [x0, #4064]
  402f04:	cbz	x0, 402f0c <ferror@plt+0x117c>
  402f08:	b	401b90 <__gmon_start__@plt>
  402f0c:	ret
  402f10:	adrp	x0, 41a000 <ferror@plt+0x18270>
  402f14:	add	x0, x0, #0x278
  402f18:	adrp	x1, 41a000 <ferror@plt+0x18270>
  402f1c:	add	x1, x1, #0x278
  402f20:	cmp	x1, x0
  402f24:	b.eq	402f3c <ferror@plt+0x11ac>  // b.none
  402f28:	adrp	x1, 406000 <ferror@plt+0x4270>
  402f2c:	ldr	x1, [x1, #3384]
  402f30:	cbz	x1, 402f3c <ferror@plt+0x11ac>
  402f34:	mov	x16, x1
  402f38:	br	x16
  402f3c:	ret
  402f40:	adrp	x0, 41a000 <ferror@plt+0x18270>
  402f44:	add	x0, x0, #0x278
  402f48:	adrp	x1, 41a000 <ferror@plt+0x18270>
  402f4c:	add	x1, x1, #0x278
  402f50:	sub	x1, x1, x0
  402f54:	lsr	x2, x1, #63
  402f58:	add	x1, x2, x1, asr #3
  402f5c:	cmp	xzr, x1, asr #1
  402f60:	asr	x1, x1, #1
  402f64:	b.eq	402f7c <ferror@plt+0x11ec>  // b.none
  402f68:	adrp	x2, 406000 <ferror@plt+0x4270>
  402f6c:	ldr	x2, [x2, #3392]
  402f70:	cbz	x2, 402f7c <ferror@plt+0x11ec>
  402f74:	mov	x16, x2
  402f78:	br	x16
  402f7c:	ret
  402f80:	stp	x29, x30, [sp, #-32]!
  402f84:	mov	x29, sp
  402f88:	str	x19, [sp, #16]
  402f8c:	adrp	x19, 41a000 <ferror@plt+0x18270>
  402f90:	ldrb	w0, [x19, #680]
  402f94:	cbnz	w0, 402fa4 <ferror@plt+0x1214>
  402f98:	bl	402f10 <ferror@plt+0x1180>
  402f9c:	mov	w0, #0x1                   	// #1
  402fa0:	strb	w0, [x19, #680]
  402fa4:	ldr	x19, [sp, #16]
  402fa8:	ldp	x29, x30, [sp], #32
  402fac:	ret
  402fb0:	b	402f40 <ferror@plt+0x11b0>
  402fb4:	nop
  402fb8:	stp	x29, x30, [sp, #-32]!
  402fbc:	mov	x29, sp
  402fc0:	str	x19, [sp, #16]
  402fc4:	mov	x19, x0
  402fc8:	bl	401ab0 <malloc@plt>
  402fcc:	cmp	x0, #0x0
  402fd0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402fd4:	b.ne	402fe4 <ferror@plt+0x1254>  // b.any
  402fd8:	ldr	x19, [sp, #16]
  402fdc:	ldp	x29, x30, [sp], #32
  402fe0:	ret
  402fe4:	adrp	x1, 406000 <ferror@plt+0x4270>
  402fe8:	mov	x2, x19
  402fec:	add	x1, x1, #0xd48
  402ff0:	mov	w0, #0x1                   	// #1
  402ff4:	bl	401d70 <err@plt>
  402ff8:	stp	x29, x30, [sp, #-16]!
  402ffc:	mov	x29, sp
  403000:	cbz	x0, 403014 <ferror@plt+0x1284>
  403004:	bl	401b70 <strdup@plt>
  403008:	cbz	x0, 403034 <ferror@plt+0x12a4>
  40300c:	ldp	x29, x30, [sp], #16
  403010:	ret
  403014:	adrp	x3, 407000 <ferror@plt+0x5270>
  403018:	adrp	x1, 406000 <ferror@plt+0x4270>
  40301c:	adrp	x0, 406000 <ferror@plt+0x4270>
  403020:	add	x3, x3, #0x750
  403024:	add	x1, x1, #0xd68
  403028:	add	x0, x0, #0xd80
  40302c:	mov	w2, #0x4a                  	// #74
  403030:	bl	401d30 <__assert_fail@plt>
  403034:	adrp	x1, 406000 <ferror@plt+0x4270>
  403038:	mov	w0, #0x1                   	// #1
  40303c:	add	x1, x1, #0xd88
  403040:	bl	401d70 <err@plt>
  403044:	nop
  403048:	stp	x29, x30, [sp, #-32]!
  40304c:	adrp	x1, 406000 <ferror@plt+0x4270>
  403050:	add	x1, x1, #0xda0
  403054:	mov	x29, sp
  403058:	mov	w2, #0x5                   	// #5
  40305c:	mov	x0, #0x0                   	// #0
  403060:	str	x19, [sp, #16]
  403064:	bl	401cf0 <dcgettext@plt>
  403068:	mov	x19, x0
  40306c:	adrp	x0, 41a000 <ferror@plt+0x18270>
  403070:	add	x0, x0, #0x2b0
  403074:	bl	401a00 <ctime@plt>
  403078:	mov	x1, x0
  40307c:	mov	x0, x19
  403080:	strb	wzr, [x1, #16]
  403084:	bl	401cd0 <warnx@plt>
  403088:	ldr	x19, [sp, #16]
  40308c:	adrp	x1, 403000 <ferror@plt+0x1270>
  403090:	ldp	x29, x30, [sp], #32
  403094:	add	x1, x1, #0x48
  403098:	mov	w0, #0x3                   	// #3
  40309c:	b	401a70 <signal@plt>
  4030a0:	stp	x29, x30, [sp, #-32]!
  4030a4:	adrp	x1, 406000 <ferror@plt+0x4270>
  4030a8:	add	x1, x1, #0xda0
  4030ac:	mov	x29, sp
  4030b0:	mov	w2, #0x5                   	// #5
  4030b4:	mov	x0, #0x0                   	// #0
  4030b8:	str	x19, [sp, #16]
  4030bc:	bl	401cf0 <dcgettext@plt>
  4030c0:	mov	x19, x0
  4030c4:	adrp	x0, 41a000 <ferror@plt+0x18270>
  4030c8:	add	x0, x0, #0x2b0
  4030cc:	bl	401a00 <ctime@plt>
  4030d0:	mov	x2, x0
  4030d4:	mov	x1, x19
  4030d8:	mov	w0, #0x1                   	// #1
  4030dc:	strb	wzr, [x2, #16]
  4030e0:	bl	401d00 <errx@plt>
  4030e4:	nop
  4030e8:	sub	sp, sp, #0x440
  4030ec:	cmp	x2, #0x0
  4030f0:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4030f4:	stp	x29, x30, [sp]
  4030f8:	mov	x29, sp
  4030fc:	stp	x19, x20, [sp, #16]
  403100:	mov	x19, x1
  403104:	stp	x23, x24, [sp, #48]
  403108:	mov	x23, x0
  40310c:	b.ne	4031d4 <ferror@plt+0x1444>  // b.any
  403110:	stp	x21, x22, [sp, #32]
  403114:	mov	x22, x3
  403118:	cbz	x1, 403284 <ferror@plt+0x14f4>
  40311c:	adrp	x20, 41a000 <ferror@plt+0x18270>
  403120:	add	x20, x20, #0x2b0
  403124:	ldr	w2, [x20, #24]
  403128:	ldr	w4, [x20, #8]
  40312c:	sub	w5, w2, w4
  403130:	str	w5, [x20, #24]
  403134:	tbz	w5, #31, 4031fc <ferror@plt+0x146c>
  403138:	ldr	x21, [x20, #16]
  40313c:	sub	x21, x21, #0x4, lsl #12
  403140:	str	x21, [x20, #16]
  403144:	tbnz	x21, #63, 4031b8 <ferror@plt+0x1428>
  403148:	sub	w4, w4, w2
  40314c:	add	x0, sp, #0x40
  403150:	adrp	x24, 41a000 <ferror@plt+0x18270>
  403154:	add	x24, x24, #0x2e0
  403158:	sxtw	x2, w2
  40315c:	mov	x1, x24
  403160:	add	x0, x0, w4, sxtw
  403164:	bl	4018e0 <memcpy@plt>
  403168:	mov	x1, x21
  40316c:	mov	x0, x23
  403170:	mov	w2, #0x0                   	// #0
  403174:	bl	401c30 <fseeko@plt>
  403178:	tbnz	w0, #31, 40330c <ferror@plt+0x157c>
  40317c:	mov	x3, x23
  403180:	mov	x0, x24
  403184:	mov	x2, #0x1                   	// #1
  403188:	mov	x1, #0x4000                	// #16384
  40318c:	bl	401c40 <fread@plt>
  403190:	mov	x21, x0
  403194:	cmp	x0, #0x1
  403198:	b.eq	403230 <ferror@plt+0x14a0>  // b.none
  40319c:	adrp	x1, 406000 <ferror@plt+0x4270>
  4031a0:	add	x1, x1, #0xdc8
  4031a4:	mov	w2, #0x5                   	// #5
  4031a8:	mov	x0, #0x0                   	// #0
  4031ac:	bl	401cf0 <dcgettext@plt>
  4031b0:	mov	x1, x22
  4031b4:	bl	401c00 <warn@plt>
  4031b8:	ldp	x21, x22, [sp, #32]
  4031bc:	mov	w0, #0x0                   	// #0
  4031c0:	ldp	x29, x30, [sp]
  4031c4:	ldp	x19, x20, [sp, #16]
  4031c8:	ldp	x23, x24, [sp, #48]
  4031cc:	add	sp, sp, #0x440
  4031d0:	ret
  4031d4:	mov	x3, x0
  4031d8:	mov	x2, #0x1                   	// #1
  4031dc:	mov	x0, x1
  4031e0:	mov	x1, #0x190                 	// #400
  4031e4:	bl	401c40 <fread@plt>
  4031e8:	ldp	x29, x30, [sp]
  4031ec:	ldp	x19, x20, [sp, #16]
  4031f0:	ldp	x23, x24, [sp, #48]
  4031f4:	add	sp, sp, #0x440
  4031f8:	ret
  4031fc:	adrp	x1, 41a000 <ferror@plt+0x18270>
  403200:	add	x1, x1, #0x2e0
  403204:	mov	x0, x19
  403208:	add	x1, x1, w5, sxtw
  40320c:	mov	x2, #0x190                 	// #400
  403210:	bl	4018e0 <memcpy@plt>
  403214:	mov	w0, #0x1                   	// #1
  403218:	ldp	x29, x30, [sp]
  40321c:	ldp	x19, x20, [sp, #16]
  403220:	ldp	x21, x22, [sp, #32]
  403224:	ldp	x23, x24, [sp, #48]
  403228:	add	sp, sp, #0x440
  40322c:	ret
  403230:	ldr	w22, [x20, #24]
  403234:	add	x0, sp, #0x40
  403238:	neg	w2, w22
  40323c:	sxtw	x1, w22
  403240:	add	w22, w22, #0x4, lsl #12
  403244:	add	x1, x1, #0x4, lsl #12
  403248:	sxtw	x2, w2
  40324c:	add	x1, x24, x1
  403250:	bl	4018e0 <memcpy@plt>
  403254:	add	x1, sp, #0x40
  403258:	mov	x0, x19
  40325c:	mov	x2, #0x190                 	// #400
  403260:	str	w22, [x20, #24]
  403264:	bl	4018e0 <memcpy@plt>
  403268:	mov	w0, w21
  40326c:	ldp	x29, x30, [sp]
  403270:	ldp	x19, x20, [sp, #16]
  403274:	ldp	x21, x22, [sp, #32]
  403278:	ldp	x23, x24, [sp, #48]
  40327c:	add	sp, sp, #0x440
  403280:	ret
  403284:	adrp	x19, 41a000 <ferror@plt+0x18270>
  403288:	add	x19, x19, #0x2b0
  40328c:	mov	w3, #0x190                 	// #400
  403290:	mov	w2, #0x2                   	// #2
  403294:	str	w3, [x19, #8]
  403298:	bl	401c30 <fseeko@plt>
  40329c:	mov	x0, x23
  4032a0:	bl	401cb0 <ftello@plt>
  4032a4:	str	x0, [x19, #16]
  4032a8:	cbz	x0, 4031b8 <ferror@plt+0x1428>
  4032ac:	mov	x1, #0x3ffe                	// #16382
  4032b0:	add	x20, x0, x1
  4032b4:	subs	x0, x0, #0x1
  4032b8:	mov	w2, #0x0                   	// #0
  4032bc:	csel	x0, x20, x0, mi  // mi = first
  4032c0:	and	x20, x0, #0xffffffffffffc000
  4032c4:	mov	x0, x23
  4032c8:	mov	x1, x20
  4032cc:	bl	401c30 <fseeko@plt>
  4032d0:	tbnz	w0, #31, 40330c <ferror@plt+0x157c>
  4032d4:	ldr	x1, [x19, #16]
  4032d8:	mov	x3, x23
  4032dc:	adrp	x0, 41a000 <ferror@plt+0x18270>
  4032e0:	mov	x2, #0x1                   	// #1
  4032e4:	sub	w1, w1, w20
  4032e8:	add	x0, x0, #0x2e0
  4032ec:	str	w1, [x19, #24]
  4032f0:	sxtw	x1, w1
  4032f4:	bl	401c40 <fread@plt>
  4032f8:	cmp	x0, #0x1
  4032fc:	b.ne	40319c <ferror@plt+0x140c>  // b.any
  403300:	ldp	x21, x22, [sp, #32]
  403304:	str	x20, [x19, #16]
  403308:	b	4031c0 <ferror@plt+0x1430>
  40330c:	adrp	x1, 406000 <ferror@plt+0x4270>
  403310:	mov	w2, #0x5                   	// #5
  403314:	add	x1, x1, #0xdb0
  403318:	mov	x0, #0x0                   	// #0
  40331c:	b	4031ac <ferror@plt+0x141c>
  403320:	stp	x29, x30, [sp, #-32]!
  403324:	mov	w4, w0
  403328:	cmp	w0, #0x3
  40332c:	mov	x29, sp
  403330:	stp	x19, x20, [sp, #16]
  403334:	mov	x0, x3
  403338:	mov	x19, x1
  40333c:	mov	x20, x2
  403340:	b.eq	4033ec <ferror@plt+0x165c>  // b.none
  403344:	b.gt	4033b4 <ferror@plt+0x1624>
  403348:	cbz	w4, 4033a0 <ferror@plt+0x1610>
  40334c:	cmp	w4, #0x2
  403350:	b.ne	403414 <ferror@plt+0x1684>  // b.any
  403354:	bl	401a00 <ctime@plt>
  403358:	mov	x3, x0
  40335c:	mov	x1, x20
  403360:	adrp	x2, 406000 <ferror@plt+0x4270>
  403364:	add	x2, x2, #0xde8
  403368:	mov	x0, x19
  40336c:	bl	401a30 <snprintf@plt>
  403370:	mov	x0, x19
  403374:	bl	401910 <strlen@plt>
  403378:	mov	x20, x0
  40337c:	cbz	x20, 4033a0 <ferror@plt+0x1610>
  403380:	bl	401c10 <__ctype_b_loc@plt>
  403384:	sub	x1, x20, #0x1
  403388:	ldr	x0, [x0]
  40338c:	ldrb	w2, [x19, x1]
  403390:	ldrh	w0, [x0, x2, lsl #1]
  403394:	tbz	w0, #13, 403404 <ferror@plt+0x1674>
  403398:	mov	x20, x1
  40339c:	cbnz	x20, 403380 <ferror@plt+0x15f0>
  4033a0:	mov	w0, #0x0                   	// #0
  4033a4:	strb	wzr, [x19]
  4033a8:	ldp	x19, x20, [sp, #16]
  4033ac:	ldp	x29, x30, [sp], #32
  4033b0:	ret
  4033b4:	cmp	w4, #0x4
  4033b8:	b.ne	403414 <ferror@plt+0x1684>  // b.any
  4033bc:	bl	401a60 <localtime@plt>
  4033c0:	mov	x3, x0
  4033c4:	mov	x1, x20
  4033c8:	mov	x0, x19
  4033cc:	adrp	x2, 406000 <ferror@plt+0x4270>
  4033d0:	add	x2, x2, #0xdd8
  4033d4:	ldp	w4, w3, [x3, #4]
  4033d8:	bl	401a30 <snprintf@plt>
  4033dc:	mov	w0, #0x0                   	// #0
  4033e0:	ldp	x19, x20, [sp, #16]
  4033e4:	ldp	x29, x30, [sp], #32
  4033e8:	ret
  4033ec:	ldp	x19, x20, [sp, #16]
  4033f0:	mov	x3, x2
  4033f4:	ldp	x29, x30, [sp], #32
  4033f8:	mov	x2, x1
  4033fc:	mov	w1, #0x27                  	// #39
  403400:	b	406940 <ferror@plt+0x4bb0>
  403404:	add	x19, x19, x20
  403408:	mov	w0, w20
  40340c:	strb	wzr, [x19]
  403410:	b	4033a8 <ferror@plt+0x1618>
  403414:	bl	401bb0 <abort@plt>
  403418:	sub	sp, sp, #0x450
  40341c:	stp	x29, x30, [sp, #64]
  403420:	add	x29, sp, #0x40
  403424:	stp	x21, x22, [sp, #96]
  403428:	mov	x21, x1
  40342c:	mov	x22, x0
  403430:	stp	x19, x20, [sp, #80]
  403434:	mov	w1, #0x7466                	// #29798
  403438:	stp	x23, x24, [sp, #112]
  40343c:	mov	w24, w3
  403440:	stp	x25, x26, [sp, #128]
  403444:	str	x2, [sp, #168]
  403448:	ldr	x2, [x21, #16]
  40344c:	str	x2, [sp, #304]
  403450:	add	x2, sp, #0x200
  403454:	strb	wzr, [sp, #328]
  403458:	ldr	x0, [x21, #8]
  40345c:	str	x0, [sp, #296]
  403460:	ldp	x4, x5, [x21, #24]
  403464:	stp	x4, x5, [x2, #-200]
  403468:	cmp	w1, w0, uxth
  40346c:	b.eq	403890 <ferror@plt+0x1b00>  // b.none
  403470:	ldr	w1, [sp, #296]
  403474:	mov	w0, #0x7575                	// #30069
  403478:	movk	w0, #0x7063, lsl #16
  40347c:	cmp	w1, w0
  403480:	b.eq	403874 <ferror@plt+0x1ae4>  // b.none
  403484:	ldr	x20, [x22, #16]
  403488:	cbz	x20, 4034f8 <ferror@plt+0x1768>
  40348c:	ldr	x19, [x20]
  403490:	add	x23, x21, #0x2c
  403494:	cbz	x19, 403854 <ferror@plt+0x1ac4>
  403498:	add	x26, sp, #0x12b
  40349c:	mov	w25, #0x7474                	// #29812
  4034a0:	b	4034ac <ferror@plt+0x171c>
  4034a4:	ldr	x19, [x20, #8]!
  4034a8:	cbz	x19, 403854 <ferror@plt+0x1ac4>
  4034ac:	mov	x1, x19
  4034b0:	mov	x0, x23
  4034b4:	mov	x2, #0x20                  	// #32
  4034b8:	bl	401ae0 <strncmp@plt>
  4034bc:	cbz	w0, 4034f8 <ferror@plt+0x1768>
  4034c0:	mov	x1, x19
  4034c4:	add	x0, sp, #0x128
  4034c8:	bl	401bf0 <strcmp@plt>
  4034cc:	cbz	w0, 4034f8 <ferror@plt+0x1768>
  4034d0:	ldrh	w0, [sp, #296]
  4034d4:	cmp	w0, w25
  4034d8:	b.ne	4034a4 <ferror@plt+0x1714>  // b.any
  4034dc:	ldrb	w0, [sp, #298]
  4034e0:	cmp	w0, #0x79
  4034e4:	b.ne	4034a4 <ferror@plt+0x1714>  // b.any
  4034e8:	mov	x1, x19
  4034ec:	mov	x0, x26
  4034f0:	bl	401bf0 <strcmp@plt>
  4034f4:	cbnz	w0, 4034a4 <ferror@plt+0x1714>
  4034f8:	ldr	x1, [x22, #56]
  4034fc:	ldr	x2, [x21, #344]
  403500:	str	x2, [sp, #176]
  403504:	ldr	w0, [x22, #64]
  403508:	cbz	x1, 403524 <ferror@plt+0x1794>
  40350c:	cmp	x2, x1
  403510:	b.gt	403854 <ferror@plt+0x1ac4>
  403514:	ldr	x2, [sp, #168]
  403518:	cmp	x2, #0x0
  40351c:	ccmp	x1, x2, #0x4, gt
  403520:	b.gt	403854 <ferror@plt+0x1ac4>
  403524:	mov	w19, w0
  403528:	adrp	x25, 407000 <ferror@plt+0x5270>
  40352c:	add	x0, x19, w0, uxtw #1
  403530:	add	x25, x25, #0x750
  403534:	add	x20, x25, #0x8
  403538:	add	x1, sp, #0xc8
  40353c:	add	x20, x20, x0, lsl #3
  403540:	add	x3, sp, #0xb0
  403544:	mov	x2, #0x20                  	// #32
  403548:	str	x27, [sp, #144]
  40354c:	ldr	w0, [x20, #12]
  403550:	bl	403320 <ferror@plt+0x1590>
  403554:	tbnz	w0, #31, 403c54 <ferror@plt+0x1ec4>
  403558:	adrp	x4, 406000 <ferror@plt+0x4270>
  40355c:	add	x4, x4, #0xe28
  403560:	ldr	w0, [x20, #20]
  403564:	add	x1, sp, #0xea
  403568:	add	x3, sp, #0xa8
  40356c:	mov	x2, #0x1e                  	// #30
  403570:	ldrh	w5, [x4]
  403574:	ldrb	w4, [x4, #2]
  403578:	strh	w5, [sp, #232]
  40357c:	strb	w4, [sp, #234]
  403580:	ldp	x26, x20, [sp, #168]
  403584:	bl	403320 <ferror@plt+0x1590>
  403588:	tbnz	w0, #31, 403c54 <ferror@plt+0x1ec4>
  40358c:	adrp	x23, 41a000 <ferror@plt+0x18270>
  403590:	add	x23, x23, #0x2b0
  403594:	ldr	x1, [sp, #168]
  403598:	ldr	x0, [x23, #32]
  40359c:	cmp	x1, x0
  4035a0:	b.eq	403808 <ferror@plt+0x1a78>  // b.none
  4035a4:	sub	x5, x26, x20
  4035a8:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  4035ac:	movk	x1, #0x8889
  4035b0:	mov	x4, #0x7c05                	// #31749
  4035b4:	movk	x4, #0x6af3, lsl #16
  4035b8:	asr	x6, x5, #63
  4035bc:	smulh	x3, x5, x1
  4035c0:	movk	x4, #0x59e2, lsl #32
  4035c4:	movk	x4, #0x48d1, lsl #48
  4035c8:	mov	x0, #0xaaab                	// #43691
  4035cc:	add	x3, x3, x5
  4035d0:	movk	x0, #0xaaaa, lsl #16
  4035d4:	smulh	x4, x5, x4
  4035d8:	mov	x2, #0x2957                	// #10583
  4035dc:	asr	x3, x3, #5
  4035e0:	movk	x0, #0xaaaa, lsl #32
  4035e4:	sub	x3, x3, x6
  4035e8:	movk	x2, #0xce51, lsl #16
  4035ec:	asr	x4, x4, #10
  4035f0:	movk	x0, #0x2aaa, lsl #48
  4035f4:	sub	x4, x4, x6
  4035f8:	movk	x2, #0xc8a0, lsl #32
  4035fc:	smulh	x1, x3, x1
  403600:	movk	x2, #0x1845, lsl #48
  403604:	add	x1, x1, x3
  403608:	smulh	x0, x4, x0
  40360c:	smulh	x2, x5, x2
  403610:	asr	x1, x1, #5
  403614:	sub	x1, x1, x3, asr #63
  403618:	asr	x0, x0, #2
  40361c:	asr	x2, x2, #13
  403620:	sub	x0, x0, x4, asr #63
  403624:	cmp	w2, w6
  403628:	sub	x2, x2, x6
  40362c:	lsl	x6, x1, #4
  403630:	add	x0, x0, x0, lsl #1
  403634:	sub	x1, x6, x1
  403638:	sub	x0, x4, x0, lsl #3
  40363c:	sub	x3, x3, x1, lsl #2
  403640:	b.ne	403b44 <ferror@plt+0x1db4>  // b.any
  403644:	cbnz	x0, 4038ec <ferror@plt+0x1b5c>
  403648:	tbnz	x5, #63, 403bbc <ferror@plt+0x1e2c>
  40364c:	add	x26, sp, #0x108
  403650:	adrp	x1, 406000 <ferror@plt+0x4270>
  403654:	mov	x0, x26
  403658:	add	x1, x1, #0xe50
  40365c:	mov	w2, #0x0                   	// #0
  403660:	bl	4019a0 <sprintf@plt>
  403664:	cmp	w24, #0x4
  403668:	b.eq	403bdc <ferror@plt+0x1e4c>  // b.none
  40366c:	cmp	w24, #0x4
  403670:	b.gt	403998 <ferror@plt+0x1c08>
  403674:	cmp	w24, #0x2
  403678:	b.eq	403ba0 <ferror@plt+0x1e10>  // b.none
  40367c:	cmp	w24, #0x3
  403680:	b.ne	403974 <ferror@plt+0x1be4>  // b.any
  403684:	add	x26, sp, #0x108
  403688:	ldrb	w24, [x22]
  40368c:	tst	w24, #0x30
  403690:	b.ne	4039d8 <ferror@plt+0x1c48>  // b.any
  403694:	add	x20, sp, #0x250
  403698:	add	x27, sp, #0x150
  40369c:	add	x19, x19, x19, lsl #1
  4036a0:	add	x25, x25, #0x8
  4036a4:	add	x1, x21, #0x4c
  4036a8:	mov	x0, x27
  4036ac:	add	x19, x25, x19, lsl #3
  4036b0:	mov	x2, #0xff                  	// #255
  4036b4:	bl	4018e0 <memcpy@plt>
  4036b8:	strb	wzr, [sp, #591]
  4036bc:	ldr	w3, [x22, #4]
  4036c0:	add	x4, x21, #0x2c
  4036c4:	ldr	w1, [x19, #8]
  4036c8:	ldr	w0, [x19, #16]
  4036cc:	tbz	w24, #2, 403a94 <ferror@plt+0x1d04>
  4036d0:	tbnz	w24, #3, 403ae0 <ferror@plt+0x1d50>
  4036d4:	ldr	w6, [x22, #8]
  4036d8:	mov	x7, x27
  4036dc:	str	w1, [sp]
  4036e0:	add	x5, sp, #0x128
  4036e4:	str	w1, [sp, #8]
  4036e8:	add	x1, sp, #0xc8
  4036ec:	str	x1, [sp, #16]
  4036f0:	adrp	x2, 406000 <ferror@plt+0x4270>
  4036f4:	str	w0, [sp, #24]
  4036f8:	add	x2, x2, #0xec0
  4036fc:	str	w0, [sp, #32]
  403700:	add	x0, sp, #0xe8
  403704:	str	x0, [sp, #40]
  403708:	mov	x1, #0x200                 	// #512
  40370c:	str	x26, [sp, #48]
  403710:	mov	x0, x20
  403714:	bl	401a30 <snprintf@plt>
  403718:	mov	w24, w0
  40371c:	ldrsb	w0, [sp, #592]
  403720:	mov	x19, x20
  403724:	cbnz	w0, 4038b8 <ferror@plt+0x1b28>
  403728:	mov	w0, #0xa                   	// #10
  40372c:	strh	w0, [x19]
  403730:	ldrsb	w19, [sp, #592]
  403734:	cbz	w19, 4037c4 <ferror@plt+0x1a34>
  403738:	adrp	x21, 41a000 <ferror@plt+0x18270>
  40373c:	adrp	x25, 406000 <ferror@plt+0x4270>
  403740:	bl	401c10 <__ctype_b_loc@plt>
  403744:	add	x21, x21, #0x298
  403748:	mov	x26, x0
  40374c:	add	x25, x25, #0xf48
  403750:	b	403790 <ferror@plt+0x1a00>
  403754:	cmp	w19, #0xd
  403758:	b.eq	4037b4 <ferror@plt+0x1a24>  // b.none
  40375c:	cmp	w19, #0x7f
  403760:	b.hi	4039c4 <ferror@plt+0x1c34>  // b.pmore
  403764:	mov	w0, #0x2a                  	// #42
  403768:	str	x1, [sp, #160]
  40376c:	bl	4019b0 <putc@plt>
  403770:	cmn	w0, #0x1
  403774:	b.eq	403784 <ferror@plt+0x19f4>  // b.none
  403778:	ldr	x1, [sp, #160]
  40377c:	eor	w0, w19, #0x40
  403780:	bl	4019b0 <putc@plt>
  403784:	ldrsb	w19, [x20, #1]!
  403788:	cbz	w19, 4037c4 <ferror@plt+0x1a34>
  40378c:	nop
  403790:	ldr	x2, [x26]
  403794:	ldr	x1, [x21]
  403798:	ldrh	w2, [x2, w19, sxtw #1]
  40379c:	tbnz	w2, #14, 4037b4 <ferror@plt+0x1a24>
  4037a0:	sub	w2, w19, #0x9
  4037a4:	and	w2, w2, #0xff
  4037a8:	cmp	w2, #0x1
  4037ac:	ccmp	w19, #0x7, #0x4, hi  // hi = pmore
  4037b0:	b.ne	403754 <ferror@plt+0x19c4>  // b.any
  4037b4:	mov	w0, w19
  4037b8:	bl	4019b0 <putc@plt>
  4037bc:	ldrsb	w19, [x20, #1]!
  4037c0:	cbnz	w19, 403790 <ferror@plt+0x1a00>
  4037c4:	cmp	w24, #0x1ff
  4037c8:	b.hi	403b24 <ferror@plt+0x1d94>  // b.pmore
  4037cc:	ldr	w1, [x22, #12]
  4037d0:	ldr	w0, [x23, #40]
  4037d4:	cmp	w1, #0x0
  4037d8:	add	w0, w0, #0x1
  4037dc:	ldr	x27, [sp, #144]
  4037e0:	str	w0, [x23, #40]
  4037e4:	ccmp	w0, w1, #0x0, ne  // ne = any
  4037e8:	cset	w0, cs  // cs = hs, nlast
  4037ec:	ldp	x29, x30, [sp, #64]
  4037f0:	ldp	x19, x20, [sp, #80]
  4037f4:	ldp	x21, x22, [sp, #96]
  4037f8:	ldp	x23, x24, [sp, #112]
  4037fc:	ldp	x25, x26, [sp, #128]
  403800:	add	sp, sp, #0x450
  403804:	ret
  403808:	ldr	w0, [x22, #64]
  40380c:	cmp	w0, #0x1
  403810:	b.ls	403910 <ferror@plt+0x1b80>  // b.plast
  403814:	adrp	x0, 406000 <ferror@plt+0x4270>
  403818:	add	x0, x0, #0xe30
  40381c:	strb	wzr, [sp, #264]
  403820:	add	x26, sp, #0x108
  403824:	cmp	w24, #0x4
  403828:	ldp	x0, x1, [x0]
  40382c:	stp	x0, x1, [sp, #232]
  403830:	b.ne	40366c <ferror@plt+0x18dc>  // b.any
  403834:	adrp	x0, 406000 <ferror@plt+0x4270>
  403838:	add	x0, x0, #0xe70
  40383c:	strb	wzr, [sp, #264]
  403840:	ldp	x2, x3, [x0]
  403844:	stp	x2, x3, [sp, #232]
  403848:	ldrh	w0, [x0, #16]
  40384c:	strh	w0, [sp, #248]
  403850:	b	403688 <ferror@plt+0x18f8>
  403854:	mov	w0, #0x0                   	// #0
  403858:	ldp	x29, x30, [sp, #64]
  40385c:	ldp	x19, x20, [sp, #80]
  403860:	ldp	x21, x22, [sp, #96]
  403864:	ldp	x23, x24, [sp, #112]
  403868:	ldp	x25, x26, [sp, #128]
  40386c:	add	sp, sp, #0x450
  403870:	ret
  403874:	bl	401c10 <__ctype_b_loc@plt>
  403878:	ldrsb	x1, [sp, #300]
  40387c:	ldr	x0, [x0]
  403880:	ldrh	w0, [x0, x1, lsl #1]
  403884:	tbz	w0, #11, 403484 <ferror@plt+0x16f4>
  403888:	strb	wzr, [sp, #300]
  40388c:	b	403484 <ferror@plt+0x16f4>
  403890:	ldrb	w0, [sp, #298]
  403894:	cmp	w0, #0x70
  403898:	b.ne	403470 <ferror@plt+0x16e0>  // b.any
  40389c:	bl	401c10 <__ctype_b_loc@plt>
  4038a0:	ldrsb	x1, [sp, #299]
  4038a4:	ldr	x0, [x0]
  4038a8:	ldrh	w0, [x0, x1, lsl #1]
  4038ac:	tbz	w0, #11, 403470 <ferror@plt+0x16e0>
  4038b0:	strb	wzr, [sp, #299]
  4038b4:	b	403470 <ferror@plt+0x16e0>
  4038b8:	ldrsb	w0, [x19, #1]!
  4038bc:	cbnz	w0, 4038b8 <ferror@plt+0x1b28>
  4038c0:	cmp	x19, x20
  4038c4:	b.ls	403728 <ferror@plt+0x1998>  // b.plast
  4038c8:	bl	401c10 <__ctype_b_loc@plt>
  4038cc:	ldursb	x2, [x19, #-1]
  4038d0:	sub	x1, x19, #0x1
  4038d4:	ldr	x0, [x0]
  4038d8:	ldrh	w0, [x0, x2, lsl #1]
  4038dc:	tbnz	w0, #13, 403ad8 <ferror@plt+0x1d48>
  4038e0:	cmp	x1, x20
  4038e4:	csel	x19, x19, x1, hi  // hi = pmore
  4038e8:	b	403728 <ferror@plt+0x1998>
  4038ec:	cmp	w3, #0x0
  4038f0:	add	x26, sp, #0x108
  4038f4:	mov	w2, w0
  4038f8:	cneg	w3, w3, lt  // lt = tstop
  4038fc:	mov	x0, x26
  403900:	adrp	x1, 406000 <ferror@plt+0x4270>
  403904:	add	x1, x1, #0xe50
  403908:	bl	4019a0 <sprintf@plt>
  40390c:	b	403664 <ferror@plt+0x18d4>
  403910:	mov	x0, #0x2020                	// #8224
  403914:	mov	x1, #0x7572                	// #30066
  403918:	movk	x0, #0x7473, lsl #16
  40391c:	movk	x1, #0x6e6e, lsl #16
  403920:	movk	x0, #0x6c69, lsl #32
  403924:	movk	x1, #0x6e69, lsl #32
  403928:	movk	x0, #0x6c, lsl #48
  40392c:	movk	x1, #0x67, lsl #48
  403930:	str	x0, [sp, #232]
  403934:	add	x26, sp, #0x108
  403938:	str	x1, [sp, #264]
  40393c:	cmp	w24, #0x4
  403940:	b.ne	40366c <ferror@plt+0x18dc>  // b.any
  403944:	mov	x1, #0x2020                	// #8224
  403948:	adrp	x0, 406000 <ferror@plt+0x4270>
  40394c:	movk	x1, #0x7473, lsl #16
  403950:	add	x0, x0, #0xe78
  403954:	movk	x1, #0x6c69, lsl #32
  403958:	movk	x1, #0x6c, lsl #48
  40395c:	str	x1, [sp, #232]
  403960:	ldr	x1, [x0]
  403964:	str	x1, [sp, #264]
  403968:	ldrh	w0, [x0, #8]
  40396c:	strh	w0, [sp, #272]
  403970:	b	403688 <ferror@plt+0x18f8>
  403974:	cmp	w24, #0x1
  403978:	b.ne	4039c0 <ferror@plt+0x1c30>  // b.any
  40397c:	mov	x0, #0x202d                	// #8237
  403980:	add	x26, sp, #0x108
  403984:	movk	x0, #0x7263, lsl #16
  403988:	movk	x0, #0x7361, lsl #32
  40398c:	movk	x0, #0x68, lsl #48
  403990:	str	x0, [sp, #232]
  403994:	b	403688 <ferror@plt+0x18f8>
  403998:	cmp	w24, #0x6
  40399c:	b.eq	403b6c <ferror@plt+0x1ddc>  // b.none
  4039a0:	cmp	w24, #0x7
  4039a4:	b.ne	4039b8 <ferror@plt+0x1c28>  // b.any
  4039a8:	add	x26, sp, #0x108
  4039ac:	strb	wzr, [sp, #232]
  4039b0:	strb	wzr, [sp, #264]
  4039b4:	b	403688 <ferror@plt+0x18f8>
  4039b8:	cmp	w24, #0x5
  4039bc:	b.eq	403684 <ferror@plt+0x18f4>  // b.none
  4039c0:	bl	401bb0 <abort@plt>
  4039c4:	and	w2, w19, #0xff
  4039c8:	mov	x0, x1
  4039cc:	mov	x1, x25
  4039d0:	bl	401d60 <fprintf@plt>
  4039d4:	b	403784 <ferror@plt+0x19f4>
  4039d8:	ldr	w0, [x21, #360]
  4039dc:	ubfx	x6, x24, #5, #1
  4039e0:	ldr	w1, [x21, #364]
  4039e4:	cbnz	w0, 403b38 <ferror@plt+0x1da8>
  4039e8:	cbnz	w1, 403a24 <ferror@plt+0x1c94>
  4039ec:	ldr	w1, [x21, #368]
  4039f0:	cmn	w1, #0x10, lsl #12
  4039f4:	b.eq	403bec <ferror@plt+0x1e5c>  // b.none
  4039f8:	cbnz	w1, 403a24 <ferror@plt+0x1c94>
  4039fc:	ldr	w1, [x21, #372]
  403a00:	cbnz	w1, 403a24 <ferror@plt+0x1c94>
  403a04:	mov	w2, w0
  403a08:	mov	w0, #0x2                   	// #2
  403a0c:	str	w0, [sp, #184]
  403a10:	add	x0, sp, #0xb8
  403a14:	add	x20, sp, #0x250
  403a18:	mov	w1, #0x10                  	// #16
  403a1c:	str	w2, [sp, #188]
  403a20:	b	403a54 <ferror@plt+0x1cc4>
  403a24:	add	x2, sp, #0x200
  403a28:	add	x1, x21, #0x200
  403a2c:	mov	w4, #0xa                   	// #10
  403a30:	add	x20, sp, #0x250
  403a34:	mov	x0, x20
  403a38:	stp	xzr, xzr, [x2, #80]
  403a3c:	strh	w4, [sp, #592]
  403a40:	add	x4, sp, #0x200
  403a44:	ldp	x2, x3, [x1, #-152]
  403a48:	mov	w1, #0x1c                  	// #28
  403a4c:	stp	x2, x3, [x4, #88]
  403a50:	str	wzr, [sp, #616]
  403a54:	add	x27, sp, #0x150
  403a58:	mov	w5, #0x0                   	// #0
  403a5c:	mov	x2, x27
  403a60:	mov	x4, #0x0                   	// #0
  403a64:	mov	w3, #0x100                 	// #256
  403a68:	bl	401960 <getnameinfo@plt>
  403a6c:	ldrb	w24, [x22]
  403a70:	tbnz	w0, #31, 40369c <ferror@plt+0x190c>
  403a74:	add	x19, x19, x19, lsl #1
  403a78:	add	x25, x25, #0x8
  403a7c:	ldr	w3, [x22, #4]
  403a80:	add	x4, x21, #0x2c
  403a84:	add	x19, x25, x19, lsl #3
  403a88:	ldr	w1, [x19, #8]
  403a8c:	ldr	w0, [x19, #16]
  403a90:	tbnz	w24, #2, 4036d0 <ferror@plt+0x1940>
  403a94:	add	x2, sp, #0xc8
  403a98:	str	x2, [sp]
  403a9c:	str	w0, [sp, #8]
  403aa0:	mov	w7, w1
  403aa4:	str	w0, [sp, #16]
  403aa8:	add	x0, sp, #0xe8
  403aac:	str	x0, [sp, #24]
  403ab0:	mov	w6, w1
  403ab4:	str	x26, [sp, #32]
  403ab8:	add	x5, sp, #0x128
  403abc:	mov	x0, x20
  403ac0:	mov	x1, #0x200                 	// #512
  403ac4:	adrp	x2, 406000 <ferror@plt+0x4270>
  403ac8:	add	x2, x2, #0xf20
  403acc:	bl	401a30 <snprintf@plt>
  403ad0:	mov	w24, w0
  403ad4:	b	40371c <ferror@plt+0x198c>
  403ad8:	mov	x19, x1
  403adc:	b	4038c0 <ferror@plt+0x1b30>
  403ae0:	add	x2, sp, #0xc8
  403ae4:	str	x2, [sp]
  403ae8:	str	w0, [sp, #8]
  403aec:	mov	w7, w1
  403af0:	str	w0, [sp, #16]
  403af4:	add	x0, sp, #0xe8
  403af8:	str	x0, [sp, #24]
  403afc:	mov	w6, w1
  403b00:	stp	x26, x27, [sp, #32]
  403b04:	add	x5, sp, #0x128
  403b08:	mov	x0, x20
  403b0c:	mov	x1, #0x200                 	// #512
  403b10:	adrp	x2, 406000 <ferror@plt+0x4270>
  403b14:	add	x2, x2, #0xef0
  403b18:	bl	401a30 <snprintf@plt>
  403b1c:	mov	w24, w0
  403b20:	b	40371c <ferror@plt+0x198c>
  403b24:	adrp	x1, 41a000 <ferror@plt+0x18270>
  403b28:	mov	w0, #0xa                   	// #10
  403b2c:	ldr	x1, [x1, #664]
  403b30:	bl	4019b0 <putc@plt>
  403b34:	b	4037cc <ferror@plt+0x1a3c>
  403b38:	cbnz	w1, 403a24 <ferror@plt+0x1c94>
  403b3c:	ldr	w1, [x21, #368]
  403b40:	b	4039f8 <ferror@plt+0x1c68>
  403b44:	cmp	w3, #0x0
  403b48:	add	x26, sp, #0x108
  403b4c:	cneg	w4, w3, lt  // lt = tstop
  403b50:	cmp	w0, #0x0
  403b54:	cneg	w3, w0, lt  // lt = tstop
  403b58:	adrp	x1, 406000 <ferror@plt+0x4270>
  403b5c:	mov	x0, x26
  403b60:	add	x1, x1, #0xe40
  403b64:	bl	4019a0 <sprintf@plt>
  403b68:	b	403664 <ferror@plt+0x18d4>
  403b6c:	ldr	w0, [x22, #64]
  403b70:	cmp	w0, #0x1
  403b74:	b.hi	403c30 <ferror@plt+0x1ea0>  // b.pmore
  403b78:	b.eq	403bfc <ferror@plt+0x1e6c>  // b.none
  403b7c:	adrp	x0, 406000 <ferror@plt+0x4270>
  403b80:	add	x0, x0, #0xeb0
  403b84:	add	x26, sp, #0x108
  403b88:	strb	wzr, [sp, #232]
  403b8c:	ldr	x1, [x0]
  403b90:	str	x1, [sp, #264]
  403b94:	ldrh	w0, [x0, #8]
  403b98:	strh	w0, [sp, #272]
  403b9c:	b	403688 <ferror@plt+0x18f8>
  403ba0:	mov	x0, #0x202d                	// #8237
  403ba4:	add	x26, sp, #0x108
  403ba8:	movk	x0, #0x6f64, lsl #16
  403bac:	movk	x0, #0x6e77, lsl #32
  403bb0:	movk	x0, #0x20, lsl #48
  403bb4:	str	x0, [sp, #232]
  403bb8:	b	403688 <ferror@plt+0x18f8>
  403bbc:	cmp	w3, #0x0
  403bc0:	add	x26, sp, #0x108
  403bc4:	cneg	w2, w3, lt  // lt = tstop
  403bc8:	mov	x0, x26
  403bcc:	adrp	x1, 406000 <ferror@plt+0x4270>
  403bd0:	add	x1, x1, #0xe60
  403bd4:	bl	4019a0 <sprintf@plt>
  403bd8:	b	403664 <ferror@plt+0x18d4>
  403bdc:	ldr	w0, [x22, #64]
  403be0:	cmp	w0, #0x1
  403be4:	b.hi	403834 <ferror@plt+0x1aa4>  // b.pmore
  403be8:	b	403944 <ferror@plt+0x1bb4>
  403bec:	mov	w0, #0x2                   	// #2
  403bf0:	ldr	w2, [x21, #372]
  403bf4:	str	w0, [sp, #184]
  403bf8:	b	403a10 <ferror@plt+0x1c80>
  403bfc:	mov	x1, #0x2020                	// #8224
  403c00:	adrp	x0, 406000 <ferror@plt+0x4270>
  403c04:	movk	x1, #0x6720, lsl #16
  403c08:	add	x0, x0, #0xea0
  403c0c:	movk	x1, #0x6e6f, lsl #32
  403c10:	add	x26, sp, #0x108
  403c14:	movk	x1, #0x65, lsl #48
  403c18:	str	x1, [sp, #232]
  403c1c:	ldr	x1, [x0]
  403c20:	str	x1, [sp, #264]
  403c24:	ldr	w0, [x0, #8]
  403c28:	str	w0, [sp, #272]
  403c2c:	b	403688 <ferror@plt+0x18f8>
  403c30:	adrp	x0, 406000 <ferror@plt+0x4270>
  403c34:	add	x0, x0, #0xe88
  403c38:	add	x26, sp, #0x108
  403c3c:	strb	wzr, [sp, #264]
  403c40:	ldp	x2, x3, [x0]
  403c44:	stp	x2, x3, [sp, #232]
  403c48:	ldur	w0, [x0, #15]
  403c4c:	stur	w0, [sp, #247]
  403c50:	b	403688 <ferror@plt+0x18f8>
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	adrp	x1, 406000 <ferror@plt+0x4270>
  403c5c:	mov	x0, #0x0                   	// #0
  403c60:	add	x1, x1, #0xe08
  403c64:	bl	401cf0 <dcgettext@plt>
  403c68:	mov	x1, x0
  403c6c:	mov	w0, #0x1                   	// #1
  403c70:	bl	401d00 <errx@plt>
  403c74:	nop
  403c78:	stp	x29, x30, [sp, #-32]!
  403c7c:	adrp	x0, 41a000 <ferror@plt+0x18270>
  403c80:	mov	x29, sp
  403c84:	stp	x19, x20, [sp, #16]
  403c88:	ldr	x20, [x0, #664]
  403c8c:	bl	401d40 <__errno_location@plt>
  403c90:	mov	x19, x0
  403c94:	mov	x0, x20
  403c98:	str	wzr, [x19]
  403c9c:	bl	401d90 <ferror@plt>
  403ca0:	cbz	w0, 403d40 <ferror@plt+0x1fb0>
  403ca4:	ldr	w0, [x19]
  403ca8:	cmp	w0, #0x9
  403cac:	b.ne	403cf0 <ferror@plt+0x1f60>  // b.any
  403cb0:	adrp	x0, 41a000 <ferror@plt+0x18270>
  403cb4:	ldr	x20, [x0, #640]
  403cb8:	str	wzr, [x19]
  403cbc:	mov	x0, x20
  403cc0:	bl	401d90 <ferror@plt>
  403cc4:	cbnz	w0, 403cd8 <ferror@plt+0x1f48>
  403cc8:	mov	x0, x20
  403ccc:	bl	401cc0 <fflush@plt>
  403cd0:	cbz	w0, 403d20 <ferror@plt+0x1f90>
  403cd4:	nop
  403cd8:	ldr	w0, [x19]
  403cdc:	cmp	w0, #0x9
  403ce0:	b.ne	403d18 <ferror@plt+0x1f88>  // b.any
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldp	x29, x30, [sp], #32
  403cec:	ret
  403cf0:	cmp	w0, #0x20
  403cf4:	b.eq	403cb0 <ferror@plt+0x1f20>  // b.none
  403cf8:	adrp	x1, 406000 <ferror@plt+0x4270>
  403cfc:	mov	w2, #0x5                   	// #5
  403d00:	add	x1, x1, #0xf50
  403d04:	cbz	w0, 403d6c <ferror@plt+0x1fdc>
  403d08:	mov	x0, #0x0                   	// #0
  403d0c:	bl	401cf0 <dcgettext@plt>
  403d10:	bl	401c00 <warn@plt>
  403d14:	nop
  403d18:	mov	w0, #0x1                   	// #1
  403d1c:	bl	4018f0 <_exit@plt>
  403d20:	mov	x0, x20
  403d24:	bl	401a50 <fileno@plt>
  403d28:	tbnz	w0, #31, 403cd8 <ferror@plt+0x1f48>
  403d2c:	bl	401940 <dup@plt>
  403d30:	tbnz	w0, #31, 403cd8 <ferror@plt+0x1f48>
  403d34:	bl	401b80 <close@plt>
  403d38:	cbz	w0, 403ce4 <ferror@plt+0x1f54>
  403d3c:	b	403cd8 <ferror@plt+0x1f48>
  403d40:	mov	x0, x20
  403d44:	bl	401cc0 <fflush@plt>
  403d48:	cbnz	w0, 403ca4 <ferror@plt+0x1f14>
  403d4c:	mov	x0, x20
  403d50:	bl	401a50 <fileno@plt>
  403d54:	tbnz	w0, #31, 403ca4 <ferror@plt+0x1f14>
  403d58:	bl	401940 <dup@plt>
  403d5c:	tbnz	w0, #31, 403ca4 <ferror@plt+0x1f14>
  403d60:	bl	401b80 <close@plt>
  403d64:	cbz	w0, 403cb0 <ferror@plt+0x1f20>
  403d68:	b	403ca4 <ferror@plt+0x1f14>
  403d6c:	mov	x0, #0x0                   	// #0
  403d70:	bl	401cf0 <dcgettext@plt>
  403d74:	bl	401cd0 <warnx@plt>
  403d78:	b	403d18 <ferror@plt+0x1f88>
  403d7c:	nop
  403d80:	stp	x29, x30, [sp, #-176]!
  403d84:	mov	x1, #0x0                   	// #0
  403d88:	mov	x29, sp
  403d8c:	str	x19, [sp, #16]
  403d90:	mov	x19, x0
  403d94:	add	x0, sp, #0x30
  403d98:	bl	401b20 <gettimeofday@plt>
  403d9c:	cbz	w0, 403db8 <ferror@plt+0x2028>
  403da0:	bl	401d40 <__errno_location@plt>
  403da4:	ldr	w0, [x0]
  403da8:	neg	w0, w0
  403dac:	ldr	x19, [sp, #16]
  403db0:	ldp	x29, x30, [sp], #176
  403db4:	ret
  403db8:	add	x1, sp, #0x20
  403dbc:	mov	w0, #0x7                   	// #7
  403dc0:	bl	4019f0 <clock_gettime@plt>
  403dc4:	cbnz	w0, 403e18 <ferror@plt+0x2088>
  403dc8:	ldp	x5, x4, [sp, #32]
  403dcc:	mov	x2, #0xf7cf                	// #63439
  403dd0:	movk	x2, #0xe353, lsl #16
  403dd4:	movk	x2, #0x9ba5, lsl #32
  403dd8:	movk	x2, #0x20c4, lsl #48
  403ddc:	ldp	x3, x1, [sp, #48]
  403de0:	smulh	x2, x4, x2
  403de4:	asr	x2, x2, #7
  403de8:	sub	x2, x2, x4, asr #63
  403dec:	sub	x3, x3, x5
  403df0:	sub	x1, x1, x2
  403df4:	stp	x3, x1, [x19]
  403df8:	tbz	x1, #63, 403dac <ferror@plt+0x201c>
  403dfc:	add	x1, x1, #0xf4, lsl #12
  403e00:	sub	x3, x3, #0x1
  403e04:	add	x1, x1, #0x240
  403e08:	stp	x3, x1, [x19]
  403e0c:	ldr	x19, [sp, #16]
  403e10:	ldp	x29, x30, [sp], #176
  403e14:	ret
  403e18:	add	x0, sp, #0x40
  403e1c:	bl	401980 <sysinfo@plt>
  403e20:	cbnz	w0, 403da0 <ferror@plt+0x2010>
  403e24:	ldr	x1, [sp, #48]
  403e28:	ldr	x2, [sp, #64]
  403e2c:	sub	x1, x1, x2
  403e30:	stp	x1, xzr, [x19]
  403e34:	ldr	x19, [sp, #16]
  403e38:	ldp	x29, x30, [sp], #176
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-48]!
  403e44:	mov	x29, sp
  403e48:	add	x1, sp, #0x20
  403e4c:	str	x19, [sp, #16]
  403e50:	mov	x19, x0
  403e54:	mov	w0, #0x4                   	// #4
  403e58:	bl	4019f0 <clock_gettime@plt>
  403e5c:	cbnz	w0, 403e84 <ferror@plt+0x20f4>
  403e60:	ldp	x3, x2, [sp, #32]
  403e64:	mov	x1, #0xf7cf                	// #63439
  403e68:	movk	x1, #0xe353, lsl #16
  403e6c:	movk	x1, #0x9ba5, lsl #32
  403e70:	movk	x1, #0x20c4, lsl #48
  403e74:	smulh	x1, x2, x1
  403e78:	asr	x1, x1, #7
  403e7c:	sub	x1, x1, x2, asr #63
  403e80:	stp	x3, x1, [x19]
  403e84:	ldr	x19, [sp, #16]
  403e88:	ldp	x29, x30, [sp], #48
  403e8c:	ret
  403e90:	stp	x29, x30, [sp, #-32]!
  403e94:	mov	x29, sp
  403e98:	stp	x19, x20, [sp, #16]
  403e9c:	mov	x19, x1
  403ea0:	mov	x20, x0
  403ea4:	bl	401d40 <__errno_location@plt>
  403ea8:	mov	x4, x0
  403eac:	adrp	x0, 41a000 <ferror@plt+0x18270>
  403eb0:	mov	w5, #0x22                  	// #34
  403eb4:	adrp	x1, 407000 <ferror@plt+0x5270>
  403eb8:	mov	x3, x20
  403ebc:	ldr	w0, [x0, #624]
  403ec0:	mov	x2, x19
  403ec4:	str	w5, [x4]
  403ec8:	add	x1, x1, #0xa40
  403ecc:	bl	401d70 <err@plt>
  403ed0:	adrp	x1, 41a000 <ferror@plt+0x18270>
  403ed4:	str	w0, [x1, #624]
  403ed8:	ret
  403edc:	nop
  403ee0:	stp	x29, x30, [sp, #-128]!
  403ee4:	mov	x29, sp
  403ee8:	stp	x19, x20, [sp, #16]
  403eec:	mov	x20, x0
  403ef0:	stp	x21, x22, [sp, #32]
  403ef4:	mov	x22, x1
  403ef8:	stp	x23, x24, [sp, #48]
  403efc:	mov	x23, x2
  403f00:	str	xzr, [x1]
  403f04:	bl	401d40 <__errno_location@plt>
  403f08:	mov	x21, x0
  403f0c:	cbz	x20, 4041a8 <ferror@plt+0x2418>
  403f10:	ldrsb	w19, [x20]
  403f14:	cbz	w19, 4041a8 <ferror@plt+0x2418>
  403f18:	bl	401c10 <__ctype_b_loc@plt>
  403f1c:	mov	x24, x0
  403f20:	ldr	x0, [x0]
  403f24:	ubfiz	x1, x19, #1, #8
  403f28:	ldrh	w1, [x0, x1]
  403f2c:	tbz	w1, #13, 403f48 <ferror@plt+0x21b8>
  403f30:	mov	x1, x20
  403f34:	nop
  403f38:	ldrsb	w19, [x1, #1]!
  403f3c:	ubfiz	x2, x19, #1, #8
  403f40:	ldrh	w2, [x0, x2]
  403f44:	tbnz	w2, #13, 403f38 <ferror@plt+0x21a8>
  403f48:	cmp	w19, #0x2d
  403f4c:	b.eq	4041a8 <ferror@plt+0x2418>  // b.none
  403f50:	stp	x25, x26, [sp, #64]
  403f54:	mov	x0, x20
  403f58:	mov	w3, #0x0                   	// #0
  403f5c:	stp	x27, x28, [sp, #80]
  403f60:	add	x27, sp, #0x78
  403f64:	mov	x1, x27
  403f68:	str	wzr, [x21]
  403f6c:	mov	w2, #0x0                   	// #0
  403f70:	str	xzr, [sp, #120]
  403f74:	bl	401b50 <__strtoul_internal@plt>
  403f78:	mov	x25, x0
  403f7c:	ldr	x28, [sp, #120]
  403f80:	ldr	w0, [x21]
  403f84:	cmp	x28, x20
  403f88:	b.eq	404198 <ferror@plt+0x2408>  // b.none
  403f8c:	cbnz	w0, 4041c8 <ferror@plt+0x2438>
  403f90:	cbz	x28, 40423c <ferror@plt+0x24ac>
  403f94:	ldrsb	w0, [x28]
  403f98:	mov	w20, #0x0                   	// #0
  403f9c:	mov	x26, #0x0                   	// #0
  403fa0:	cbz	w0, 40423c <ferror@plt+0x24ac>
  403fa4:	nop
  403fa8:	ldrsb	w0, [x28, #1]
  403fac:	cmp	w0, #0x69
  403fb0:	b.eq	40405c <ferror@plt+0x22cc>  // b.none
  403fb4:	and	w1, w0, #0xffffffdf
  403fb8:	cmp	w1, #0x42
  403fbc:	b.ne	40422c <ferror@plt+0x249c>  // b.any
  403fc0:	ldrsb	w0, [x28, #2]
  403fc4:	cbz	w0, 404274 <ferror@plt+0x24e4>
  403fc8:	bl	401a40 <localeconv@plt>
  403fcc:	cbz	x0, 4041a0 <ferror@plt+0x2410>
  403fd0:	ldr	x1, [x0]
  403fd4:	cbz	x1, 4041a0 <ferror@plt+0x2410>
  403fd8:	mov	x0, x1
  403fdc:	str	x1, [sp, #104]
  403fe0:	bl	401910 <strlen@plt>
  403fe4:	mov	x19, x0
  403fe8:	cbnz	x26, 4041a0 <ferror@plt+0x2410>
  403fec:	ldrsb	w0, [x28]
  403ff0:	cbz	w0, 4041a0 <ferror@plt+0x2410>
  403ff4:	ldr	x1, [sp, #104]
  403ff8:	mov	x2, x19
  403ffc:	mov	x0, x1
  404000:	mov	x1, x28
  404004:	bl	401ae0 <strncmp@plt>
  404008:	cbnz	w0, 4041a0 <ferror@plt+0x2410>
  40400c:	ldrsb	w4, [x28, x19]
  404010:	add	x1, x28, x19
  404014:	cmp	w4, #0x30
  404018:	b.ne	404250 <ferror@plt+0x24c0>  // b.any
  40401c:	add	w0, w20, #0x1
  404020:	mov	x19, x1
  404024:	nop
  404028:	sub	w3, w19, w1
  40402c:	ldrsb	w4, [x19, #1]!
  404030:	add	w20, w3, w0
  404034:	cmp	w4, #0x30
  404038:	b.eq	404028 <ferror@plt+0x2298>  // b.none
  40403c:	ldr	x0, [x24]
  404040:	ldrh	w0, [x0, w4, sxtw #1]
  404044:	tbnz	w0, #11, 4041dc <ferror@plt+0x244c>
  404048:	mov	x28, x19
  40404c:	str	x19, [sp, #120]
  404050:	ldrsb	w0, [x28, #1]
  404054:	cmp	w0, #0x69
  404058:	b.ne	403fb4 <ferror@plt+0x2224>  // b.any
  40405c:	ldrsb	w0, [x28, #2]
  404060:	and	w0, w0, #0xffffffdf
  404064:	cmp	w0, #0x42
  404068:	b.ne	403fc8 <ferror@plt+0x2238>  // b.any
  40406c:	ldrsb	w0, [x28, #3]
  404070:	cbnz	w0, 403fc8 <ferror@plt+0x2238>
  404074:	mov	x19, #0x400                 	// #1024
  404078:	ldrsb	w27, [x28]
  40407c:	adrp	x24, 407000 <ferror@plt+0x5270>
  404080:	add	x24, x24, #0xa50
  404084:	mov	x0, x24
  404088:	mov	w1, w27
  40408c:	bl	401ca0 <strchr@plt>
  404090:	cbz	x0, 40427c <ferror@plt+0x24ec>
  404094:	sub	x1, x0, x24
  404098:	add	w1, w1, #0x1
  40409c:	cbz	w1, 404298 <ferror@plt+0x2508>
  4040a0:	umulh	x0, x25, x19
  4040a4:	cbnz	x0, 404268 <ferror@plt+0x24d8>
  4040a8:	sub	w0, w1, #0x2
  4040ac:	b	4040bc <ferror@plt+0x232c>
  4040b0:	umulh	x2, x25, x19
  4040b4:	sub	w0, w0, #0x1
  4040b8:	cbnz	x2, 404268 <ferror@plt+0x24d8>
  4040bc:	mul	x25, x25, x19
  4040c0:	cmn	w0, #0x1
  4040c4:	b.ne	4040b0 <ferror@plt+0x2320>  // b.any
  4040c8:	mov	w0, #0x0                   	// #0
  4040cc:	cbz	x23, 4040d4 <ferror@plt+0x2344>
  4040d0:	str	w1, [x23]
  4040d4:	cmp	x26, #0x0
  4040d8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4040dc:	b.eq	404184 <ferror@plt+0x23f4>  // b.none
  4040e0:	sub	w1, w1, #0x2
  4040e4:	mov	x5, #0x1                   	// #1
  4040e8:	b	4040f8 <ferror@plt+0x2368>
  4040ec:	umulh	x2, x5, x19
  4040f0:	sub	w1, w1, #0x1
  4040f4:	cbnz	x2, 404104 <ferror@plt+0x2374>
  4040f8:	mul	x5, x5, x19
  4040fc:	cmn	w1, #0x1
  404100:	b.ne	4040ec <ferror@plt+0x235c>  // b.any
  404104:	cmp	x26, #0xa
  404108:	mov	x1, #0xa                   	// #10
  40410c:	b.ls	404120 <ferror@plt+0x2390>  // b.plast
  404110:	add	x1, x1, x1, lsl #2
  404114:	cmp	x26, x1, lsl #1
  404118:	lsl	x1, x1, #1
  40411c:	b.hi	404110 <ferror@plt+0x2380>  // b.pmore
  404120:	cbz	w20, 40413c <ferror@plt+0x23ac>
  404124:	mov	w2, #0x0                   	// #0
  404128:	add	x1, x1, x1, lsl #2
  40412c:	add	w2, w2, #0x1
  404130:	cmp	w20, w2
  404134:	lsl	x1, x1, #1
  404138:	b.ne	404128 <ferror@plt+0x2398>  // b.any
  40413c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404140:	mov	x4, #0x1                   	// #1
  404144:	movk	x8, #0xcccd
  404148:	umulh	x6, x26, x8
  40414c:	add	x7, x4, x4, lsl #2
  404150:	mov	x3, x4
  404154:	cmp	x26, #0x9
  404158:	lsl	x4, x7, #1
  40415c:	lsr	x2, x6, #3
  404160:	add	x2, x2, x2, lsl #2
  404164:	sub	x2, x26, x2, lsl #1
  404168:	lsr	x26, x6, #3
  40416c:	cbz	x2, 404180 <ferror@plt+0x23f0>
  404170:	udiv	x3, x1, x3
  404174:	udiv	x2, x3, x2
  404178:	udiv	x2, x5, x2
  40417c:	add	x25, x25, x2
  404180:	b.hi	404148 <ferror@plt+0x23b8>  // b.pmore
  404184:	str	x25, [x22]
  404188:	tbnz	w0, #31, 404258 <ferror@plt+0x24c8>
  40418c:	ldp	x25, x26, [sp, #64]
  404190:	ldp	x27, x28, [sp, #80]
  404194:	b	4041b4 <ferror@plt+0x2424>
  404198:	cbnz	w0, 4041d4 <ferror@plt+0x2444>
  40419c:	nop
  4041a0:	ldp	x25, x26, [sp, #64]
  4041a4:	ldp	x27, x28, [sp, #80]
  4041a8:	mov	w1, #0x16                  	// #22
  4041ac:	mov	w0, #0xffffffea            	// #-22
  4041b0:	str	w1, [x21]
  4041b4:	ldp	x19, x20, [sp, #16]
  4041b8:	ldp	x21, x22, [sp, #32]
  4041bc:	ldp	x23, x24, [sp, #48]
  4041c0:	ldp	x29, x30, [sp], #128
  4041c4:	ret
  4041c8:	sub	x1, x25, #0x1
  4041cc:	cmn	x1, #0x3
  4041d0:	b.ls	403f90 <ferror@plt+0x2200>  // b.plast
  4041d4:	neg	w0, w0
  4041d8:	b	404188 <ferror@plt+0x23f8>
  4041dc:	str	wzr, [x21]
  4041e0:	mov	x1, x27
  4041e4:	mov	x0, x19
  4041e8:	mov	w3, #0x0                   	// #0
  4041ec:	mov	w2, #0x0                   	// #0
  4041f0:	str	xzr, [sp, #120]
  4041f4:	bl	401b50 <__strtoul_internal@plt>
  4041f8:	mov	x26, x0
  4041fc:	ldr	x28, [sp, #120]
  404200:	ldr	w0, [x21]
  404204:	cmp	x28, x19
  404208:	b.eq	404198 <ferror@plt+0x2408>  // b.none
  40420c:	cbz	w0, 404234 <ferror@plt+0x24a4>
  404210:	sub	x1, x26, #0x1
  404214:	cmn	x1, #0x3
  404218:	b.hi	4041d4 <ferror@plt+0x2444>  // b.pmore
  40421c:	cbz	x28, 4041a0 <ferror@plt+0x2410>
  404220:	ldrsb	w0, [x28]
  404224:	cbnz	w0, 403fa8 <ferror@plt+0x2218>
  404228:	b	4041a0 <ferror@plt+0x2410>
  40422c:	cbnz	w0, 403fc8 <ferror@plt+0x2238>
  404230:	b	404074 <ferror@plt+0x22e4>
  404234:	cbnz	x26, 40421c <ferror@plt+0x248c>
  404238:	b	403fa8 <ferror@plt+0x2218>
  40423c:	mov	w0, #0x0                   	// #0
  404240:	ldp	x27, x28, [sp, #80]
  404244:	str	x25, [x22]
  404248:	ldp	x25, x26, [sp, #64]
  40424c:	b	4041b4 <ferror@plt+0x2424>
  404250:	mov	x19, x1
  404254:	b	40403c <ferror@plt+0x22ac>
  404258:	neg	w1, w0
  40425c:	ldp	x25, x26, [sp, #64]
  404260:	ldp	x27, x28, [sp, #80]
  404264:	b	4041b0 <ferror@plt+0x2420>
  404268:	mov	w0, #0xffffffde            	// #-34
  40426c:	cbnz	x23, 4040d0 <ferror@plt+0x2340>
  404270:	b	4040d4 <ferror@plt+0x2344>
  404274:	mov	x19, #0x3e8                 	// #1000
  404278:	b	404078 <ferror@plt+0x22e8>
  40427c:	adrp	x1, 407000 <ferror@plt+0x5270>
  404280:	add	x24, x1, #0xa60
  404284:	mov	x0, x24
  404288:	mov	w1, w27
  40428c:	bl	401ca0 <strchr@plt>
  404290:	cbnz	x0, 404094 <ferror@plt+0x2304>
  404294:	b	4041a0 <ferror@plt+0x2410>
  404298:	mov	w0, #0x0                   	// #0
  40429c:	cbnz	x23, 4040d0 <ferror@plt+0x2340>
  4042a0:	ldp	x27, x28, [sp, #80]
  4042a4:	str	x25, [x22]
  4042a8:	ldp	x25, x26, [sp, #64]
  4042ac:	b	4041b4 <ferror@plt+0x2424>
  4042b0:	mov	x2, #0x0                   	// #0
  4042b4:	b	403ee0 <ferror@plt+0x2150>
  4042b8:	stp	x29, x30, [sp, #-48]!
  4042bc:	mov	x29, sp
  4042c0:	stp	x21, x22, [sp, #32]
  4042c4:	mov	x22, x1
  4042c8:	cbz	x0, 404328 <ferror@plt+0x2598>
  4042cc:	mov	x21, x0
  4042d0:	stp	x19, x20, [sp, #16]
  4042d4:	mov	x20, x0
  4042d8:	b	4042f4 <ferror@plt+0x2564>
  4042dc:	bl	401c10 <__ctype_b_loc@plt>
  4042e0:	ubfiz	x19, x19, #1, #8
  4042e4:	ldr	x2, [x0]
  4042e8:	ldrh	w2, [x2, x19]
  4042ec:	tbz	w2, #11, 4042fc <ferror@plt+0x256c>
  4042f0:	add	x20, x20, #0x1
  4042f4:	ldrsb	w19, [x20]
  4042f8:	cbnz	w19, 4042dc <ferror@plt+0x254c>
  4042fc:	cbz	x22, 404304 <ferror@plt+0x2574>
  404300:	str	x20, [x22]
  404304:	cmp	x20, x21
  404308:	b.ls	404340 <ferror@plt+0x25b0>  // b.plast
  40430c:	ldrsb	w1, [x20]
  404310:	mov	w0, #0x1                   	// #1
  404314:	ldp	x19, x20, [sp, #16]
  404318:	cbnz	w1, 404330 <ferror@plt+0x25a0>
  40431c:	ldp	x21, x22, [sp, #32]
  404320:	ldp	x29, x30, [sp], #48
  404324:	ret
  404328:	cbz	x1, 404330 <ferror@plt+0x25a0>
  40432c:	str	xzr, [x1]
  404330:	mov	w0, #0x0                   	// #0
  404334:	ldp	x21, x22, [sp, #32]
  404338:	ldp	x29, x30, [sp], #48
  40433c:	ret
  404340:	mov	w0, #0x0                   	// #0
  404344:	ldp	x19, x20, [sp, #16]
  404348:	b	404334 <ferror@plt+0x25a4>
  40434c:	nop
  404350:	stp	x29, x30, [sp, #-48]!
  404354:	mov	x29, sp
  404358:	stp	x21, x22, [sp, #32]
  40435c:	mov	x22, x1
  404360:	cbz	x0, 4043c0 <ferror@plt+0x2630>
  404364:	mov	x21, x0
  404368:	stp	x19, x20, [sp, #16]
  40436c:	mov	x20, x0
  404370:	b	40438c <ferror@plt+0x25fc>
  404374:	bl	401c10 <__ctype_b_loc@plt>
  404378:	ubfiz	x19, x19, #1, #8
  40437c:	ldr	x2, [x0]
  404380:	ldrh	w2, [x2, x19]
  404384:	tbz	w2, #12, 404394 <ferror@plt+0x2604>
  404388:	add	x20, x20, #0x1
  40438c:	ldrsb	w19, [x20]
  404390:	cbnz	w19, 404374 <ferror@plt+0x25e4>
  404394:	cbz	x22, 40439c <ferror@plt+0x260c>
  404398:	str	x20, [x22]
  40439c:	cmp	x20, x21
  4043a0:	b.ls	4043d8 <ferror@plt+0x2648>  // b.plast
  4043a4:	ldrsb	w1, [x20]
  4043a8:	mov	w0, #0x1                   	// #1
  4043ac:	ldp	x19, x20, [sp, #16]
  4043b0:	cbnz	w1, 4043c8 <ferror@plt+0x2638>
  4043b4:	ldp	x21, x22, [sp, #32]
  4043b8:	ldp	x29, x30, [sp], #48
  4043bc:	ret
  4043c0:	cbz	x1, 4043c8 <ferror@plt+0x2638>
  4043c4:	str	xzr, [x1]
  4043c8:	mov	w0, #0x0                   	// #0
  4043cc:	ldp	x21, x22, [sp, #32]
  4043d0:	ldp	x29, x30, [sp], #48
  4043d4:	ret
  4043d8:	mov	w0, #0x0                   	// #0
  4043dc:	ldp	x19, x20, [sp, #16]
  4043e0:	b	4043cc <ferror@plt+0x263c>
  4043e4:	nop
  4043e8:	stp	x29, x30, [sp, #-128]!
  4043ec:	mov	x29, sp
  4043f0:	stp	x19, x20, [sp, #16]
  4043f4:	mov	x19, x0
  4043f8:	mov	x20, x1
  4043fc:	mov	w0, #0xffffffd0            	// #-48
  404400:	add	x1, sp, #0x50
  404404:	stp	x21, x22, [sp, #32]
  404408:	add	x21, sp, #0x80
  40440c:	stp	x21, x21, [sp, #48]
  404410:	str	x1, [sp, #64]
  404414:	stp	w0, wzr, [sp, #72]
  404418:	stp	x2, x3, [sp, #80]
  40441c:	stp	x4, x5, [sp, #96]
  404420:	stp	x6, x7, [sp, #112]
  404424:	b	40446c <ferror@plt+0x26dc>
  404428:	ldr	x1, [x0]
  40442c:	add	x2, x0, #0xf
  404430:	and	x2, x2, #0xfffffffffffffff8
  404434:	str	x2, [sp, #48]
  404438:	cbz	x1, 4044b8 <ferror@plt+0x2728>
  40443c:	add	x0, x2, #0xf
  404440:	and	x0, x0, #0xfffffffffffffff8
  404444:	str	x0, [sp, #48]
  404448:	ldr	x22, [x2]
  40444c:	cbz	x22, 4044b8 <ferror@plt+0x2728>
  404450:	mov	x0, x19
  404454:	bl	401bf0 <strcmp@plt>
  404458:	cbz	w0, 4044dc <ferror@plt+0x274c>
  40445c:	mov	x1, x22
  404460:	mov	x0, x19
  404464:	bl	401bf0 <strcmp@plt>
  404468:	cbz	w0, 4044e0 <ferror@plt+0x2750>
  40446c:	ldr	w3, [sp, #72]
  404470:	ldr	x0, [sp, #48]
  404474:	tbz	w3, #31, 404428 <ferror@plt+0x2698>
  404478:	add	w2, w3, #0x8
  40447c:	str	w2, [sp, #72]
  404480:	cmp	w2, #0x0
  404484:	b.gt	404428 <ferror@plt+0x2698>
  404488:	ldr	x1, [x21, w3, sxtw]
  40448c:	cbz	x1, 4044b8 <ferror@plt+0x2728>
  404490:	cbz	w2, 4044f0 <ferror@plt+0x2760>
  404494:	add	w3, w3, #0x10
  404498:	str	w3, [sp, #72]
  40449c:	cmp	w3, #0x0
  4044a0:	b.le	4044d4 <ferror@plt+0x2744>
  4044a4:	add	x3, x0, #0xf
  4044a8:	mov	x2, x0
  4044ac:	and	x0, x3, #0xfffffffffffffff8
  4044b0:	str	x0, [sp, #48]
  4044b4:	b	404448 <ferror@plt+0x26b8>
  4044b8:	adrp	x0, 41a000 <ferror@plt+0x18270>
  4044bc:	adrp	x1, 407000 <ferror@plt+0x5270>
  4044c0:	mov	x3, x19
  4044c4:	mov	x2, x20
  4044c8:	ldr	w0, [x0, #624]
  4044cc:	add	x1, x1, #0xa40
  4044d0:	bl	401d00 <errx@plt>
  4044d4:	add	x2, x21, w2, sxtw
  4044d8:	b	404448 <ferror@plt+0x26b8>
  4044dc:	mov	w0, #0x1                   	// #1
  4044e0:	ldp	x19, x20, [sp, #16]
  4044e4:	ldp	x21, x22, [sp, #32]
  4044e8:	ldp	x29, x30, [sp], #128
  4044ec:	ret
  4044f0:	mov	x2, x0
  4044f4:	b	40443c <ferror@plt+0x26ac>
  4044f8:	cbz	x1, 404524 <ferror@plt+0x2794>
  4044fc:	add	x3, x0, x1
  404500:	sxtb	w2, w2
  404504:	b	404518 <ferror@plt+0x2788>
  404508:	b.eq	404528 <ferror@plt+0x2798>  // b.none
  40450c:	add	x0, x0, #0x1
  404510:	cmp	x3, x0
  404514:	b.eq	404524 <ferror@plt+0x2794>  // b.none
  404518:	ldrsb	w1, [x0]
  40451c:	cmp	w2, w1
  404520:	cbnz	w1, 404508 <ferror@plt+0x2778>
  404524:	mov	x0, #0x0                   	// #0
  404528:	ret
  40452c:	nop
  404530:	stp	x29, x30, [sp, #-64]!
  404534:	mov	x29, sp
  404538:	stp	x19, x20, [sp, #16]
  40453c:	mov	x19, x0
  404540:	stp	x21, x22, [sp, #32]
  404544:	mov	x21, x1
  404548:	adrp	x22, 41a000 <ferror@plt+0x18270>
  40454c:	str	xzr, [sp, #56]
  404550:	bl	401d40 <__errno_location@plt>
  404554:	str	wzr, [x0]
  404558:	cbz	x19, 40456c <ferror@plt+0x27dc>
  40455c:	mov	x20, x0
  404560:	ldrsb	w0, [x19]
  404564:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404568:	cbnz	w0, 404584 <ferror@plt+0x27f4>
  40456c:	ldr	w0, [x22, #624]
  404570:	adrp	x1, 407000 <ferror@plt+0x5270>
  404574:	mov	x3, x19
  404578:	mov	x2, x21
  40457c:	add	x1, x1, #0xa40
  404580:	bl	401d00 <errx@plt>
  404584:	add	x1, sp, #0x38
  404588:	mov	x0, x19
  40458c:	mov	w3, #0x0                   	// #0
  404590:	mov	w2, #0xa                   	// #10
  404594:	bl	401b50 <__strtoul_internal@plt>
  404598:	ldr	w1, [x20]
  40459c:	cbnz	w1, 4045e0 <ferror@plt+0x2850>
  4045a0:	ldr	x1, [sp, #56]
  4045a4:	cmp	x19, x1
  4045a8:	b.eq	40456c <ferror@plt+0x27dc>  // b.none
  4045ac:	cbz	x1, 4045b8 <ferror@plt+0x2828>
  4045b0:	ldrsb	w1, [x1]
  4045b4:	cbnz	w1, 40456c <ferror@plt+0x27dc>
  4045b8:	mov	x1, #0xffffffff            	// #4294967295
  4045bc:	cmp	x0, x1
  4045c0:	b.hi	404600 <ferror@plt+0x2870>  // b.pmore
  4045c4:	mov	x1, #0xffff                	// #65535
  4045c8:	cmp	x0, x1
  4045cc:	b.hi	40460c <ferror@plt+0x287c>  // b.pmore
  4045d0:	ldp	x19, x20, [sp, #16]
  4045d4:	ldp	x21, x22, [sp, #32]
  4045d8:	ldp	x29, x30, [sp], #64
  4045dc:	ret
  4045e0:	ldr	w0, [x22, #624]
  4045e4:	cmp	w1, #0x22
  4045e8:	b.ne	40456c <ferror@plt+0x27dc>  // b.any
  4045ec:	adrp	x1, 407000 <ferror@plt+0x5270>
  4045f0:	mov	x3, x19
  4045f4:	mov	x2, x21
  4045f8:	add	x1, x1, #0xa40
  4045fc:	bl	401d70 <err@plt>
  404600:	mov	x1, x21
  404604:	mov	x0, x19
  404608:	bl	403e90 <ferror@plt+0x2100>
  40460c:	mov	x1, x21
  404610:	mov	x0, x19
  404614:	bl	403e90 <ferror@plt+0x2100>
  404618:	stp	x29, x30, [sp, #-64]!
  40461c:	mov	x29, sp
  404620:	stp	x19, x20, [sp, #16]
  404624:	mov	x19, x0
  404628:	stp	x21, x22, [sp, #32]
  40462c:	mov	x21, x1
  404630:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404634:	str	xzr, [sp, #56]
  404638:	bl	401d40 <__errno_location@plt>
  40463c:	str	wzr, [x0]
  404640:	cbz	x19, 404654 <ferror@plt+0x28c4>
  404644:	mov	x20, x0
  404648:	ldrsb	w0, [x19]
  40464c:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404650:	cbnz	w0, 40466c <ferror@plt+0x28dc>
  404654:	ldr	w0, [x22, #624]
  404658:	adrp	x1, 407000 <ferror@plt+0x5270>
  40465c:	mov	x3, x19
  404660:	mov	x2, x21
  404664:	add	x1, x1, #0xa40
  404668:	bl	401d00 <errx@plt>
  40466c:	add	x1, sp, #0x38
  404670:	mov	x0, x19
  404674:	mov	w3, #0x0                   	// #0
  404678:	mov	w2, #0x10                  	// #16
  40467c:	bl	401b50 <__strtoul_internal@plt>
  404680:	ldr	w1, [x20]
  404684:	cbnz	w1, 4046c8 <ferror@plt+0x2938>
  404688:	ldr	x1, [sp, #56]
  40468c:	cmp	x19, x1
  404690:	b.eq	404654 <ferror@plt+0x28c4>  // b.none
  404694:	cbz	x1, 4046a0 <ferror@plt+0x2910>
  404698:	ldrsb	w1, [x1]
  40469c:	cbnz	w1, 404654 <ferror@plt+0x28c4>
  4046a0:	mov	x1, #0xffffffff            	// #4294967295
  4046a4:	cmp	x0, x1
  4046a8:	b.hi	4046e8 <ferror@plt+0x2958>  // b.pmore
  4046ac:	mov	x1, #0xffff                	// #65535
  4046b0:	cmp	x0, x1
  4046b4:	b.hi	4046f4 <ferror@plt+0x2964>  // b.pmore
  4046b8:	ldp	x19, x20, [sp, #16]
  4046bc:	ldp	x21, x22, [sp, #32]
  4046c0:	ldp	x29, x30, [sp], #64
  4046c4:	ret
  4046c8:	ldr	w0, [x22, #624]
  4046cc:	cmp	w1, #0x22
  4046d0:	b.ne	404654 <ferror@plt+0x28c4>  // b.any
  4046d4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4046d8:	mov	x3, x19
  4046dc:	mov	x2, x21
  4046e0:	add	x1, x1, #0xa40
  4046e4:	bl	401d70 <err@plt>
  4046e8:	mov	x1, x21
  4046ec:	mov	x0, x19
  4046f0:	bl	403e90 <ferror@plt+0x2100>
  4046f4:	mov	x1, x21
  4046f8:	mov	x0, x19
  4046fc:	bl	403e90 <ferror@plt+0x2100>
  404700:	stp	x29, x30, [sp, #-64]!
  404704:	mov	x29, sp
  404708:	stp	x19, x20, [sp, #16]
  40470c:	mov	x19, x0
  404710:	stp	x21, x22, [sp, #32]
  404714:	mov	x21, x1
  404718:	adrp	x22, 41a000 <ferror@plt+0x18270>
  40471c:	str	xzr, [sp, #56]
  404720:	bl	401d40 <__errno_location@plt>
  404724:	str	wzr, [x0]
  404728:	cbz	x19, 40473c <ferror@plt+0x29ac>
  40472c:	mov	x20, x0
  404730:	ldrsb	w0, [x19]
  404734:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404738:	cbnz	w0, 404754 <ferror@plt+0x29c4>
  40473c:	ldr	w0, [x22, #624]
  404740:	adrp	x1, 407000 <ferror@plt+0x5270>
  404744:	mov	x3, x19
  404748:	mov	x2, x21
  40474c:	add	x1, x1, #0xa40
  404750:	bl	401d00 <errx@plt>
  404754:	add	x1, sp, #0x38
  404758:	mov	x0, x19
  40475c:	mov	w3, #0x0                   	// #0
  404760:	mov	w2, #0xa                   	// #10
  404764:	bl	401b50 <__strtoul_internal@plt>
  404768:	ldr	w1, [x20]
  40476c:	cbnz	w1, 4047a4 <ferror@plt+0x2a14>
  404770:	ldr	x1, [sp, #56]
  404774:	cmp	x19, x1
  404778:	b.eq	40473c <ferror@plt+0x29ac>  // b.none
  40477c:	cbz	x1, 404788 <ferror@plt+0x29f8>
  404780:	ldrsb	w1, [x1]
  404784:	cbnz	w1, 40473c <ferror@plt+0x29ac>
  404788:	mov	x1, #0xffffffff            	// #4294967295
  40478c:	cmp	x0, x1
  404790:	b.hi	4047c4 <ferror@plt+0x2a34>  // b.pmore
  404794:	ldp	x19, x20, [sp, #16]
  404798:	ldp	x21, x22, [sp, #32]
  40479c:	ldp	x29, x30, [sp], #64
  4047a0:	ret
  4047a4:	ldr	w0, [x22, #624]
  4047a8:	cmp	w1, #0x22
  4047ac:	b.ne	40473c <ferror@plt+0x29ac>  // b.any
  4047b0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4047b4:	mov	x3, x19
  4047b8:	mov	x2, x21
  4047bc:	add	x1, x1, #0xa40
  4047c0:	bl	401d70 <err@plt>
  4047c4:	mov	x1, x21
  4047c8:	mov	x0, x19
  4047cc:	bl	403e90 <ferror@plt+0x2100>
  4047d0:	stp	x29, x30, [sp, #-64]!
  4047d4:	mov	x29, sp
  4047d8:	stp	x19, x20, [sp, #16]
  4047dc:	mov	x19, x0
  4047e0:	stp	x21, x22, [sp, #32]
  4047e4:	mov	x21, x1
  4047e8:	adrp	x22, 41a000 <ferror@plt+0x18270>
  4047ec:	str	xzr, [sp, #56]
  4047f0:	bl	401d40 <__errno_location@plt>
  4047f4:	str	wzr, [x0]
  4047f8:	cbz	x19, 40480c <ferror@plt+0x2a7c>
  4047fc:	mov	x20, x0
  404800:	ldrsb	w0, [x19]
  404804:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404808:	cbnz	w0, 404824 <ferror@plt+0x2a94>
  40480c:	ldr	w0, [x22, #624]
  404810:	adrp	x1, 407000 <ferror@plt+0x5270>
  404814:	mov	x3, x19
  404818:	mov	x2, x21
  40481c:	add	x1, x1, #0xa40
  404820:	bl	401d00 <errx@plt>
  404824:	add	x1, sp, #0x38
  404828:	mov	x0, x19
  40482c:	mov	w3, #0x0                   	// #0
  404830:	mov	w2, #0x10                  	// #16
  404834:	bl	401b50 <__strtoul_internal@plt>
  404838:	ldr	w1, [x20]
  40483c:	cbnz	w1, 404874 <ferror@plt+0x2ae4>
  404840:	ldr	x1, [sp, #56]
  404844:	cmp	x19, x1
  404848:	b.eq	40480c <ferror@plt+0x2a7c>  // b.none
  40484c:	cbz	x1, 404858 <ferror@plt+0x2ac8>
  404850:	ldrsb	w1, [x1]
  404854:	cbnz	w1, 40480c <ferror@plt+0x2a7c>
  404858:	mov	x1, #0xffffffff            	// #4294967295
  40485c:	cmp	x0, x1
  404860:	b.hi	404894 <ferror@plt+0x2b04>  // b.pmore
  404864:	ldp	x19, x20, [sp, #16]
  404868:	ldp	x21, x22, [sp, #32]
  40486c:	ldp	x29, x30, [sp], #64
  404870:	ret
  404874:	ldr	w0, [x22, #624]
  404878:	cmp	w1, #0x22
  40487c:	b.ne	40480c <ferror@plt+0x2a7c>  // b.any
  404880:	adrp	x1, 407000 <ferror@plt+0x5270>
  404884:	mov	x3, x19
  404888:	mov	x2, x21
  40488c:	add	x1, x1, #0xa40
  404890:	bl	401d70 <err@plt>
  404894:	mov	x1, x21
  404898:	mov	x0, x19
  40489c:	bl	403e90 <ferror@plt+0x2100>
  4048a0:	stp	x29, x30, [sp, #-64]!
  4048a4:	mov	x29, sp
  4048a8:	stp	x19, x20, [sp, #16]
  4048ac:	mov	x19, x0
  4048b0:	stp	x21, x22, [sp, #32]
  4048b4:	mov	x21, x1
  4048b8:	adrp	x22, 41a000 <ferror@plt+0x18270>
  4048bc:	str	xzr, [sp, #56]
  4048c0:	bl	401d40 <__errno_location@plt>
  4048c4:	str	wzr, [x0]
  4048c8:	cbz	x19, 4048dc <ferror@plt+0x2b4c>
  4048cc:	mov	x20, x0
  4048d0:	ldrsb	w0, [x19]
  4048d4:	adrp	x22, 41a000 <ferror@plt+0x18270>
  4048d8:	cbnz	w0, 4048f4 <ferror@plt+0x2b64>
  4048dc:	ldr	w0, [x22, #624]
  4048e0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4048e4:	mov	x3, x19
  4048e8:	mov	x2, x21
  4048ec:	add	x1, x1, #0xa40
  4048f0:	bl	401d00 <errx@plt>
  4048f4:	add	x1, sp, #0x38
  4048f8:	mov	x0, x19
  4048fc:	mov	w3, #0x0                   	// #0
  404900:	mov	w2, #0xa                   	// #10
  404904:	bl	401ad0 <__strtol_internal@plt>
  404908:	ldr	w1, [x20]
  40490c:	cbnz	w1, 404938 <ferror@plt+0x2ba8>
  404910:	ldr	x1, [sp, #56]
  404914:	cmp	x1, x19
  404918:	b.eq	4048dc <ferror@plt+0x2b4c>  // b.none
  40491c:	cbz	x1, 404928 <ferror@plt+0x2b98>
  404920:	ldrsb	w1, [x1]
  404924:	cbnz	w1, 4048dc <ferror@plt+0x2b4c>
  404928:	ldp	x19, x20, [sp, #16]
  40492c:	ldp	x21, x22, [sp, #32]
  404930:	ldp	x29, x30, [sp], #64
  404934:	ret
  404938:	ldr	w0, [x22, #624]
  40493c:	cmp	w1, #0x22
  404940:	b.ne	4048dc <ferror@plt+0x2b4c>  // b.any
  404944:	adrp	x1, 407000 <ferror@plt+0x5270>
  404948:	mov	x3, x19
  40494c:	mov	x2, x21
  404950:	add	x1, x1, #0xa40
  404954:	bl	401d70 <err@plt>
  404958:	stp	x29, x30, [sp, #-32]!
  40495c:	mov	x29, sp
  404960:	stp	x19, x20, [sp, #16]
  404964:	mov	x19, x1
  404968:	mov	x20, x0
  40496c:	bl	4048a0 <ferror@plt+0x2b10>
  404970:	mov	x2, #0x80000000            	// #2147483648
  404974:	add	x2, x0, x2
  404978:	mov	x1, #0xffffffff            	// #4294967295
  40497c:	cmp	x2, x1
  404980:	b.hi	404990 <ferror@plt+0x2c00>  // b.pmore
  404984:	ldp	x19, x20, [sp, #16]
  404988:	ldp	x29, x30, [sp], #32
  40498c:	ret
  404990:	bl	401d40 <__errno_location@plt>
  404994:	mov	x4, x0
  404998:	adrp	x0, 41a000 <ferror@plt+0x18270>
  40499c:	mov	w5, #0x22                  	// #34
  4049a0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4049a4:	mov	x3, x20
  4049a8:	ldr	w0, [x0, #624]
  4049ac:	mov	x2, x19
  4049b0:	str	w5, [x4]
  4049b4:	add	x1, x1, #0xa40
  4049b8:	bl	401d70 <err@plt>
  4049bc:	nop
  4049c0:	stp	x29, x30, [sp, #-32]!
  4049c4:	mov	x29, sp
  4049c8:	stp	x19, x20, [sp, #16]
  4049cc:	mov	x19, x1
  4049d0:	mov	x20, x0
  4049d4:	bl	404958 <ferror@plt+0x2bc8>
  4049d8:	add	w2, w0, #0x8, lsl #12
  4049dc:	mov	w1, #0xffff                	// #65535
  4049e0:	cmp	w2, w1
  4049e4:	b.hi	4049f4 <ferror@plt+0x2c64>  // b.pmore
  4049e8:	ldp	x19, x20, [sp, #16]
  4049ec:	ldp	x29, x30, [sp], #32
  4049f0:	ret
  4049f4:	bl	401d40 <__errno_location@plt>
  4049f8:	mov	x4, x0
  4049fc:	adrp	x0, 41a000 <ferror@plt+0x18270>
  404a00:	mov	w5, #0x22                  	// #34
  404a04:	adrp	x1, 407000 <ferror@plt+0x5270>
  404a08:	mov	x3, x20
  404a0c:	ldr	w0, [x0, #624]
  404a10:	mov	x2, x19
  404a14:	str	w5, [x4]
  404a18:	add	x1, x1, #0xa40
  404a1c:	bl	401d70 <err@plt>
  404a20:	stp	x29, x30, [sp, #-64]!
  404a24:	mov	x29, sp
  404a28:	stp	x19, x20, [sp, #16]
  404a2c:	mov	x19, x0
  404a30:	stp	x21, x22, [sp, #32]
  404a34:	mov	x21, x1
  404a38:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404a3c:	str	xzr, [sp, #56]
  404a40:	bl	401d40 <__errno_location@plt>
  404a44:	str	wzr, [x0]
  404a48:	cbz	x19, 404a5c <ferror@plt+0x2ccc>
  404a4c:	mov	x20, x0
  404a50:	ldrsb	w0, [x19]
  404a54:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404a58:	cbnz	w0, 404a74 <ferror@plt+0x2ce4>
  404a5c:	ldr	w0, [x22, #624]
  404a60:	adrp	x1, 407000 <ferror@plt+0x5270>
  404a64:	mov	x3, x19
  404a68:	mov	x2, x21
  404a6c:	add	x1, x1, #0xa40
  404a70:	bl	401d00 <errx@plt>
  404a74:	add	x1, sp, #0x38
  404a78:	mov	x0, x19
  404a7c:	mov	w3, #0x0                   	// #0
  404a80:	mov	w2, #0xa                   	// #10
  404a84:	bl	401b50 <__strtoul_internal@plt>
  404a88:	ldr	w1, [x20]
  404a8c:	cbnz	w1, 404ab8 <ferror@plt+0x2d28>
  404a90:	ldr	x1, [sp, #56]
  404a94:	cmp	x19, x1
  404a98:	b.eq	404a5c <ferror@plt+0x2ccc>  // b.none
  404a9c:	cbz	x1, 404aa8 <ferror@plt+0x2d18>
  404aa0:	ldrsb	w1, [x1]
  404aa4:	cbnz	w1, 404a5c <ferror@plt+0x2ccc>
  404aa8:	ldp	x19, x20, [sp, #16]
  404aac:	ldp	x21, x22, [sp, #32]
  404ab0:	ldp	x29, x30, [sp], #64
  404ab4:	ret
  404ab8:	ldr	w0, [x22, #624]
  404abc:	cmp	w1, #0x22
  404ac0:	b.ne	404a5c <ferror@plt+0x2ccc>  // b.any
  404ac4:	adrp	x1, 407000 <ferror@plt+0x5270>
  404ac8:	mov	x3, x19
  404acc:	mov	x2, x21
  404ad0:	add	x1, x1, #0xa40
  404ad4:	bl	401d70 <err@plt>
  404ad8:	stp	x29, x30, [sp, #-64]!
  404adc:	mov	x29, sp
  404ae0:	stp	x19, x20, [sp, #16]
  404ae4:	mov	x19, x0
  404ae8:	stp	x21, x22, [sp, #32]
  404aec:	mov	x21, x1
  404af0:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404af4:	str	xzr, [sp, #56]
  404af8:	bl	401d40 <__errno_location@plt>
  404afc:	str	wzr, [x0]
  404b00:	cbz	x19, 404b14 <ferror@plt+0x2d84>
  404b04:	mov	x20, x0
  404b08:	ldrsb	w0, [x19]
  404b0c:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404b10:	cbnz	w0, 404b2c <ferror@plt+0x2d9c>
  404b14:	ldr	w0, [x22, #624]
  404b18:	adrp	x1, 407000 <ferror@plt+0x5270>
  404b1c:	mov	x3, x19
  404b20:	mov	x2, x21
  404b24:	add	x1, x1, #0xa40
  404b28:	bl	401d00 <errx@plt>
  404b2c:	add	x1, sp, #0x38
  404b30:	mov	x0, x19
  404b34:	mov	w3, #0x0                   	// #0
  404b38:	mov	w2, #0x10                  	// #16
  404b3c:	bl	401b50 <__strtoul_internal@plt>
  404b40:	ldr	w1, [x20]
  404b44:	cbnz	w1, 404b70 <ferror@plt+0x2de0>
  404b48:	ldr	x1, [sp, #56]
  404b4c:	cmp	x19, x1
  404b50:	b.eq	404b14 <ferror@plt+0x2d84>  // b.none
  404b54:	cbz	x1, 404b60 <ferror@plt+0x2dd0>
  404b58:	ldrsb	w1, [x1]
  404b5c:	cbnz	w1, 404b14 <ferror@plt+0x2d84>
  404b60:	ldp	x19, x20, [sp, #16]
  404b64:	ldp	x21, x22, [sp, #32]
  404b68:	ldp	x29, x30, [sp], #64
  404b6c:	ret
  404b70:	ldr	w0, [x22, #624]
  404b74:	cmp	w1, #0x22
  404b78:	b.ne	404b14 <ferror@plt+0x2d84>  // b.any
  404b7c:	adrp	x1, 407000 <ferror@plt+0x5270>
  404b80:	mov	x3, x19
  404b84:	mov	x2, x21
  404b88:	add	x1, x1, #0xa40
  404b8c:	bl	401d70 <err@plt>
  404b90:	stp	x29, x30, [sp, #-64]!
  404b94:	mov	x29, sp
  404b98:	stp	x19, x20, [sp, #16]
  404b9c:	mov	x19, x0
  404ba0:	stp	x21, x22, [sp, #32]
  404ba4:	mov	x21, x1
  404ba8:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404bac:	str	xzr, [sp, #56]
  404bb0:	bl	401d40 <__errno_location@plt>
  404bb4:	str	wzr, [x0]
  404bb8:	cbz	x19, 404bcc <ferror@plt+0x2e3c>
  404bbc:	mov	x20, x0
  404bc0:	ldrsb	w0, [x19]
  404bc4:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404bc8:	cbnz	w0, 404be4 <ferror@plt+0x2e54>
  404bcc:	ldr	w0, [x22, #624]
  404bd0:	adrp	x1, 407000 <ferror@plt+0x5270>
  404bd4:	mov	x3, x19
  404bd8:	mov	x2, x21
  404bdc:	add	x1, x1, #0xa40
  404be0:	bl	401d00 <errx@plt>
  404be4:	mov	x0, x19
  404be8:	add	x1, sp, #0x38
  404bec:	bl	401970 <strtod@plt>
  404bf0:	ldr	w0, [x20]
  404bf4:	cbnz	w0, 404c20 <ferror@plt+0x2e90>
  404bf8:	ldr	x0, [sp, #56]
  404bfc:	cmp	x0, x19
  404c00:	b.eq	404bcc <ferror@plt+0x2e3c>  // b.none
  404c04:	cbz	x0, 404c10 <ferror@plt+0x2e80>
  404c08:	ldrsb	w0, [x0]
  404c0c:	cbnz	w0, 404bcc <ferror@plt+0x2e3c>
  404c10:	ldp	x19, x20, [sp, #16]
  404c14:	ldp	x21, x22, [sp, #32]
  404c18:	ldp	x29, x30, [sp], #64
  404c1c:	ret
  404c20:	cmp	w0, #0x22
  404c24:	ldr	w0, [x22, #624]
  404c28:	b.ne	404bcc <ferror@plt+0x2e3c>  // b.any
  404c2c:	adrp	x1, 407000 <ferror@plt+0x5270>
  404c30:	mov	x3, x19
  404c34:	mov	x2, x21
  404c38:	add	x1, x1, #0xa40
  404c3c:	bl	401d70 <err@plt>
  404c40:	stp	x29, x30, [sp, #-64]!
  404c44:	mov	x29, sp
  404c48:	stp	x19, x20, [sp, #16]
  404c4c:	mov	x19, x0
  404c50:	stp	x21, x22, [sp, #32]
  404c54:	mov	x21, x1
  404c58:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404c5c:	str	xzr, [sp, #56]
  404c60:	bl	401d40 <__errno_location@plt>
  404c64:	str	wzr, [x0]
  404c68:	cbz	x19, 404c7c <ferror@plt+0x2eec>
  404c6c:	mov	x20, x0
  404c70:	ldrsb	w0, [x19]
  404c74:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404c78:	cbnz	w0, 404c94 <ferror@plt+0x2f04>
  404c7c:	ldr	w0, [x22, #624]
  404c80:	adrp	x1, 407000 <ferror@plt+0x5270>
  404c84:	mov	x3, x19
  404c88:	mov	x2, x21
  404c8c:	add	x1, x1, #0xa40
  404c90:	bl	401d00 <errx@plt>
  404c94:	add	x1, sp, #0x38
  404c98:	mov	x0, x19
  404c9c:	mov	w2, #0xa                   	// #10
  404ca0:	bl	401c20 <strtol@plt>
  404ca4:	ldr	w1, [x20]
  404ca8:	cbnz	w1, 404cd4 <ferror@plt+0x2f44>
  404cac:	ldr	x1, [sp, #56]
  404cb0:	cmp	x1, x19
  404cb4:	b.eq	404c7c <ferror@plt+0x2eec>  // b.none
  404cb8:	cbz	x1, 404cc4 <ferror@plt+0x2f34>
  404cbc:	ldrsb	w1, [x1]
  404cc0:	cbnz	w1, 404c7c <ferror@plt+0x2eec>
  404cc4:	ldp	x19, x20, [sp, #16]
  404cc8:	ldp	x21, x22, [sp, #32]
  404ccc:	ldp	x29, x30, [sp], #64
  404cd0:	ret
  404cd4:	ldr	w0, [x22, #624]
  404cd8:	cmp	w1, #0x22
  404cdc:	b.ne	404c7c <ferror@plt+0x2eec>  // b.any
  404ce0:	adrp	x1, 407000 <ferror@plt+0x5270>
  404ce4:	mov	x3, x19
  404ce8:	mov	x2, x21
  404cec:	add	x1, x1, #0xa40
  404cf0:	bl	401d70 <err@plt>
  404cf4:	nop
  404cf8:	stp	x29, x30, [sp, #-64]!
  404cfc:	mov	x29, sp
  404d00:	stp	x19, x20, [sp, #16]
  404d04:	mov	x19, x0
  404d08:	stp	x21, x22, [sp, #32]
  404d0c:	mov	x21, x1
  404d10:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404d14:	str	xzr, [sp, #56]
  404d18:	bl	401d40 <__errno_location@plt>
  404d1c:	str	wzr, [x0]
  404d20:	cbz	x19, 404d34 <ferror@plt+0x2fa4>
  404d24:	mov	x20, x0
  404d28:	ldrsb	w0, [x19]
  404d2c:	adrp	x22, 41a000 <ferror@plt+0x18270>
  404d30:	cbnz	w0, 404d4c <ferror@plt+0x2fbc>
  404d34:	ldr	w0, [x22, #624]
  404d38:	adrp	x1, 407000 <ferror@plt+0x5270>
  404d3c:	mov	x3, x19
  404d40:	mov	x2, x21
  404d44:	add	x1, x1, #0xa40
  404d48:	bl	401d00 <errx@plt>
  404d4c:	add	x1, sp, #0x38
  404d50:	mov	x0, x19
  404d54:	mov	w2, #0xa                   	// #10
  404d58:	bl	401900 <strtoul@plt>
  404d5c:	ldr	w1, [x20]
  404d60:	cbnz	w1, 404d8c <ferror@plt+0x2ffc>
  404d64:	ldr	x1, [sp, #56]
  404d68:	cmp	x1, x19
  404d6c:	b.eq	404d34 <ferror@plt+0x2fa4>  // b.none
  404d70:	cbz	x1, 404d7c <ferror@plt+0x2fec>
  404d74:	ldrsb	w1, [x1]
  404d78:	cbnz	w1, 404d34 <ferror@plt+0x2fa4>
  404d7c:	ldp	x19, x20, [sp, #16]
  404d80:	ldp	x21, x22, [sp, #32]
  404d84:	ldp	x29, x30, [sp], #64
  404d88:	ret
  404d8c:	ldr	w0, [x22, #624]
  404d90:	cmp	w1, #0x22
  404d94:	b.ne	404d34 <ferror@plt+0x2fa4>  // b.any
  404d98:	adrp	x1, 407000 <ferror@plt+0x5270>
  404d9c:	mov	x3, x19
  404da0:	mov	x2, x21
  404da4:	add	x1, x1, #0xa40
  404da8:	bl	401d70 <err@plt>
  404dac:	nop
  404db0:	stp	x29, x30, [sp, #-48]!
  404db4:	mov	x29, sp
  404db8:	stp	x19, x20, [sp, #16]
  404dbc:	mov	x19, x1
  404dc0:	mov	x20, x0
  404dc4:	add	x1, sp, #0x28
  404dc8:	bl	4042b0 <ferror@plt+0x2520>
  404dcc:	cbz	w0, 404e04 <ferror@plt+0x3074>
  404dd0:	bl	401d40 <__errno_location@plt>
  404dd4:	ldr	w1, [x0]
  404dd8:	adrp	x2, 41a000 <ferror@plt+0x18270>
  404ddc:	mov	x3, x20
  404de0:	ldr	w0, [x2, #624]
  404de4:	mov	x2, x19
  404de8:	cbz	w1, 404df8 <ferror@plt+0x3068>
  404dec:	adrp	x1, 407000 <ferror@plt+0x5270>
  404df0:	add	x1, x1, #0xa40
  404df4:	bl	401d70 <err@plt>
  404df8:	adrp	x1, 407000 <ferror@plt+0x5270>
  404dfc:	add	x1, x1, #0xa40
  404e00:	bl	401d00 <errx@plt>
  404e04:	ldp	x19, x20, [sp, #16]
  404e08:	ldr	x0, [sp, #40]
  404e0c:	ldp	x29, x30, [sp], #48
  404e10:	ret
  404e14:	nop
  404e18:	stp	x29, x30, [sp, #-32]!
  404e1c:	mov	x29, sp
  404e20:	str	x19, [sp, #16]
  404e24:	mov	x19, x1
  404e28:	mov	x1, x2
  404e2c:	bl	404b90 <ferror@plt+0x2e00>
  404e30:	fcvtzs	d2, d0
  404e34:	mov	x0, #0x848000000000        	// #145685290680320
  404e38:	movk	x0, #0x412e, lsl #48
  404e3c:	fmov	d1, x0
  404e40:	scvtf	d3, d2
  404e44:	fsub	d0, d0, d3
  404e48:	fmul	d0, d0, d1
  404e4c:	fcvtzs	d0, d0
  404e50:	stp	d2, d0, [x19]
  404e54:	ldr	x19, [sp, #16]
  404e58:	ldp	x29, x30, [sp], #32
  404e5c:	ret
  404e60:	mov	w2, w0
  404e64:	mov	x0, x1
  404e68:	and	w1, w2, #0xf000
  404e6c:	add	x14, x0, #0x1
  404e70:	cmp	w1, #0x4, lsl #12
  404e74:	add	x13, x0, #0x2
  404e78:	add	x12, x0, #0x3
  404e7c:	add	x11, x0, #0x4
  404e80:	add	x10, x0, #0x5
  404e84:	add	x9, x0, #0x6
  404e88:	add	x8, x0, #0x7
  404e8c:	add	x7, x0, #0x8
  404e90:	add	x6, x0, #0x9
  404e94:	b.eq	405000 <ferror@plt+0x3270>  // b.none
  404e98:	cmp	w1, #0xa, lsl #12
  404e9c:	b.eq	404ef4 <ferror@plt+0x3164>  // b.none
  404ea0:	cmp	w1, #0x2, lsl #12
  404ea4:	b.eq	405020 <ferror@plt+0x3290>  // b.none
  404ea8:	cmp	w1, #0x6, lsl #12
  404eac:	b.eq	405010 <ferror@plt+0x3280>  // b.none
  404eb0:	cmp	w1, #0xc, lsl #12
  404eb4:	b.eq	405030 <ferror@plt+0x32a0>  // b.none
  404eb8:	cmp	w1, #0x1, lsl #12
  404ebc:	b.eq	405040 <ferror@plt+0x32b0>  // b.none
  404ec0:	cmp	w1, #0x8, lsl #12
  404ec4:	b.eq	405050 <ferror@plt+0x32c0>  // b.none
  404ec8:	mov	x4, x6
  404ecc:	mov	x6, x7
  404ed0:	mov	x7, x8
  404ed4:	mov	x8, x9
  404ed8:	mov	x9, x10
  404edc:	mov	x10, x11
  404ee0:	mov	x11, x12
  404ee4:	mov	x12, x13
  404ee8:	mov	x13, x14
  404eec:	mov	x14, x0
  404ef0:	b	404f00 <ferror@plt+0x3170>
  404ef4:	mov	x4, x0
  404ef8:	mov	w1, #0x6c                  	// #108
  404efc:	strb	w1, [x4], #10
  404f00:	tst	x2, #0x100
  404f04:	mov	w5, #0x2d                  	// #45
  404f08:	mov	w3, #0x72                  	// #114
  404f0c:	csel	w3, w3, w5, ne  // ne = any
  404f10:	tst	x2, #0x80
  404f14:	strb	w3, [x14]
  404f18:	mov	w3, #0x77                  	// #119
  404f1c:	csel	w3, w3, w5, ne  // ne = any
  404f20:	strb	w3, [x13]
  404f24:	and	w1, w2, #0x40
  404f28:	tbz	w2, #11, 404fc8 <ferror@plt+0x3238>
  404f2c:	cmp	w1, #0x0
  404f30:	mov	w3, #0x53                  	// #83
  404f34:	mov	w1, #0x73                  	// #115
  404f38:	csel	w1, w1, w3, ne  // ne = any
  404f3c:	tst	x2, #0x20
  404f40:	strb	w1, [x12]
  404f44:	mov	w5, #0x2d                  	// #45
  404f48:	mov	w3, #0x72                  	// #114
  404f4c:	csel	w3, w3, w5, ne  // ne = any
  404f50:	tst	x2, #0x10
  404f54:	strb	w3, [x11]
  404f58:	mov	w3, #0x77                  	// #119
  404f5c:	csel	w3, w3, w5, ne  // ne = any
  404f60:	strb	w3, [x10]
  404f64:	and	w1, w2, #0x8
  404f68:	tbz	w2, #10, 404ff0 <ferror@plt+0x3260>
  404f6c:	cmp	w1, #0x0
  404f70:	mov	w3, #0x53                  	// #83
  404f74:	mov	w1, #0x73                  	// #115
  404f78:	csel	w1, w1, w3, ne  // ne = any
  404f7c:	tst	x2, #0x4
  404f80:	strb	w1, [x9]
  404f84:	mov	w5, #0x2d                  	// #45
  404f88:	mov	w3, #0x72                  	// #114
  404f8c:	csel	w3, w3, w5, ne  // ne = any
  404f90:	tst	x2, #0x2
  404f94:	strb	w3, [x8]
  404f98:	mov	w3, #0x77                  	// #119
  404f9c:	csel	w3, w3, w5, ne  // ne = any
  404fa0:	strb	w3, [x7]
  404fa4:	and	w1, w2, #0x1
  404fa8:	tbz	w2, #9, 404fd8 <ferror@plt+0x3248>
  404fac:	cmp	w1, #0x0
  404fb0:	mov	w2, #0x54                  	// #84
  404fb4:	mov	w1, #0x74                  	// #116
  404fb8:	csel	w1, w1, w2, ne  // ne = any
  404fbc:	strb	w1, [x6]
  404fc0:	strb	wzr, [x4]
  404fc4:	ret
  404fc8:	cmp	w1, #0x0
  404fcc:	mov	w1, #0x78                  	// #120
  404fd0:	csel	w1, w1, w5, ne  // ne = any
  404fd4:	b	404f3c <ferror@plt+0x31ac>
  404fd8:	cmp	w1, #0x0
  404fdc:	mov	w1, #0x78                  	// #120
  404fe0:	csel	w1, w1, w5, ne  // ne = any
  404fe4:	strb	w1, [x6]
  404fe8:	strb	wzr, [x4]
  404fec:	ret
  404ff0:	cmp	w1, #0x0
  404ff4:	mov	w1, #0x78                  	// #120
  404ff8:	csel	w1, w1, w5, ne  // ne = any
  404ffc:	b	404f7c <ferror@plt+0x31ec>
  405000:	mov	x4, x0
  405004:	mov	w1, #0x64                  	// #100
  405008:	strb	w1, [x4], #10
  40500c:	b	404f00 <ferror@plt+0x3170>
  405010:	mov	x4, x0
  405014:	mov	w1, #0x62                  	// #98
  405018:	strb	w1, [x4], #10
  40501c:	b	404f00 <ferror@plt+0x3170>
  405020:	mov	x4, x0
  405024:	mov	w1, #0x63                  	// #99
  405028:	strb	w1, [x4], #10
  40502c:	b	404f00 <ferror@plt+0x3170>
  405030:	mov	x4, x0
  405034:	mov	w1, #0x73                  	// #115
  405038:	strb	w1, [x4], #10
  40503c:	b	404f00 <ferror@plt+0x3170>
  405040:	mov	x4, x0
  405044:	mov	w1, #0x70                  	// #112
  405048:	strb	w1, [x4], #10
  40504c:	b	404f00 <ferror@plt+0x3170>
  405050:	mov	x4, x0
  405054:	mov	w1, #0x2d                  	// #45
  405058:	strb	w1, [x4], #10
  40505c:	b	404f00 <ferror@plt+0x3170>
  405060:	stp	x29, x30, [sp, #-96]!
  405064:	mov	x29, sp
  405068:	stp	x19, x20, [sp, #16]
  40506c:	add	x20, sp, #0x38
  405070:	mov	x4, x20
  405074:	stp	x21, x22, [sp, #32]
  405078:	tbz	w0, #1, 405088 <ferror@plt+0x32f8>
  40507c:	add	x4, x20, #0x1
  405080:	mov	w2, #0x20                  	// #32
  405084:	strb	w2, [sp, #56]
  405088:	cmp	x1, #0x3ff
  40508c:	b.ls	4051d4 <ferror@plt+0x3444>  // b.plast
  405090:	mov	x2, #0xfffff               	// #1048575
  405094:	cmp	x1, x2
  405098:	b.ls	405250 <ferror@plt+0x34c0>  // b.plast
  40509c:	mov	x2, #0x3fffffff            	// #1073741823
  4050a0:	cmp	x1, x2
  4050a4:	b.ls	40525c <ferror@plt+0x34cc>  // b.plast
  4050a8:	mov	x2, #0xffffffffff          	// #1099511627775
  4050ac:	cmp	x1, x2
  4050b0:	b.ls	405268 <ferror@plt+0x34d8>  // b.plast
  4050b4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4050b8:	cmp	x1, x2
  4050bc:	b.ls	405274 <ferror@plt+0x34e4>  // b.plast
  4050c0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4050c4:	cmp	x1, x2
  4050c8:	b.ls	405280 <ferror@plt+0x34f0>  // b.plast
  4050cc:	mov	w3, #0x3c                  	// #60
  4050d0:	mov	w6, #0x46                  	// #70
  4050d4:	mov	w7, #0xcccd                	// #52429
  4050d8:	adrp	x8, 407000 <ferror@plt+0x5270>
  4050dc:	movk	w7, #0xcccc, lsl #16
  4050e0:	add	x8, x8, #0xa70
  4050e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4050e8:	lsr	x22, x1, x3
  4050ec:	umull	x7, w3, w7
  4050f0:	lsl	x2, x2, x3
  4050f4:	bic	x2, x1, x2
  4050f8:	and	w5, w0, #0x1
  4050fc:	mov	w3, w22
  405100:	lsr	x7, x7, #35
  405104:	ldrsb	w1, [x8, w7, sxtw]
  405108:	strb	w1, [x4]
  40510c:	cmp	w1, #0x42
  405110:	add	x1, x4, #0x1
  405114:	csel	w5, w5, wzr, ne  // ne = any
  405118:	cbz	w5, 405128 <ferror@plt+0x3398>
  40511c:	add	x1, x4, #0x3
  405120:	mov	w5, #0x4269                	// #17001
  405124:	sturh	w5, [x4, #1]
  405128:	strb	wzr, [x1]
  40512c:	cbz	x2, 4051e0 <ferror@plt+0x3450>
  405130:	sub	w6, w6, #0x14
  405134:	lsr	x2, x2, x6
  405138:	tbz	w0, #2, 405214 <ferror@plt+0x3484>
  40513c:	add	x2, x2, #0x5
  405140:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405144:	movk	x0, #0xcccd
  405148:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40514c:	movk	x4, #0x1999, lsl #48
  405150:	umulh	x19, x2, x0
  405154:	lsr	x19, x19, #3
  405158:	mul	x1, x19, x0
  40515c:	umulh	x0, x19, x0
  405160:	ror	x1, x1, #1
  405164:	lsr	x0, x0, #3
  405168:	cmp	x1, x4
  40516c:	csel	x19, x19, x0, hi  // hi = pmore
  405170:	cbz	x19, 4051e0 <ferror@plt+0x3450>
  405174:	bl	401a40 <localeconv@plt>
  405178:	cbz	x0, 405244 <ferror@plt+0x34b4>
  40517c:	ldr	x4, [x0]
  405180:	cbz	x4, 405244 <ferror@plt+0x34b4>
  405184:	ldrsb	w1, [x4]
  405188:	adrp	x0, 407000 <ferror@plt+0x5270>
  40518c:	add	x0, x0, #0xc18
  405190:	cmp	w1, #0x0
  405194:	csel	x4, x0, x4, eq  // eq = none
  405198:	mov	x6, x20
  40519c:	mov	x5, x19
  4051a0:	mov	w3, w22
  4051a4:	adrp	x2, 407000 <ferror@plt+0x5270>
  4051a8:	add	x2, x2, #0xa78
  4051ac:	add	x21, sp, #0x40
  4051b0:	mov	x1, #0x20                  	// #32
  4051b4:	mov	x0, x21
  4051b8:	bl	401a30 <snprintf@plt>
  4051bc:	mov	x0, x21
  4051c0:	bl	401b70 <strdup@plt>
  4051c4:	ldp	x19, x20, [sp, #16]
  4051c8:	ldp	x21, x22, [sp, #32]
  4051cc:	ldp	x29, x30, [sp], #96
  4051d0:	ret
  4051d4:	mov	w3, w1
  4051d8:	mov	w0, #0x42                  	// #66
  4051dc:	strh	w0, [x4]
  4051e0:	mov	x4, x20
  4051e4:	adrp	x2, 407000 <ferror@plt+0x5270>
  4051e8:	add	x2, x2, #0xa88
  4051ec:	add	x21, sp, #0x40
  4051f0:	mov	x1, #0x20                  	// #32
  4051f4:	mov	x0, x21
  4051f8:	bl	401a30 <snprintf@plt>
  4051fc:	mov	x0, x21
  405200:	bl	401b70 <strdup@plt>
  405204:	ldp	x19, x20, [sp, #16]
  405208:	ldp	x21, x22, [sp, #32]
  40520c:	ldp	x29, x30, [sp], #96
  405210:	ret
  405214:	add	x2, x2, #0x32
  405218:	mov	x5, #0xf5c3                	// #62915
  40521c:	movk	x5, #0x5c28, lsl #16
  405220:	lsr	x19, x2, #2
  405224:	movk	x5, #0xc28f, lsl #32
  405228:	movk	x5, #0x28f5, lsl #48
  40522c:	umulh	x19, x19, x5
  405230:	lsr	x19, x19, #2
  405234:	cmp	x19, #0xa
  405238:	b.ne	405170 <ferror@plt+0x33e0>  // b.any
  40523c:	add	w3, w22, #0x1
  405240:	b	4051e0 <ferror@plt+0x3450>
  405244:	adrp	x4, 407000 <ferror@plt+0x5270>
  405248:	add	x4, x4, #0xc18
  40524c:	b	405198 <ferror@plt+0x3408>
  405250:	mov	w6, #0x14                  	// #20
  405254:	sub	w3, w6, #0xa
  405258:	b	4050d4 <ferror@plt+0x3344>
  40525c:	mov	w6, #0x1e                  	// #30
  405260:	sub	w3, w6, #0xa
  405264:	b	4050d4 <ferror@plt+0x3344>
  405268:	mov	w6, #0x28                  	// #40
  40526c:	sub	w3, w6, #0xa
  405270:	b	4050d4 <ferror@plt+0x3344>
  405274:	mov	w6, #0x32                  	// #50
  405278:	sub	w3, w6, #0xa
  40527c:	b	4050d4 <ferror@plt+0x3344>
  405280:	mov	w6, #0x3c                  	// #60
  405284:	sub	w3, w6, #0xa
  405288:	b	4050d4 <ferror@plt+0x3344>
  40528c:	nop
  405290:	cbz	x0, 40538c <ferror@plt+0x35fc>
  405294:	stp	x29, x30, [sp, #-64]!
  405298:	mov	x29, sp
  40529c:	stp	x19, x20, [sp, #16]
  4052a0:	mov	x20, x0
  4052a4:	ldrsb	w4, [x0]
  4052a8:	cbz	w4, 40537c <ferror@plt+0x35ec>
  4052ac:	cmp	x1, #0x0
  4052b0:	stp	x21, x22, [sp, #32]
  4052b4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4052b8:	stp	x23, x24, [sp, #48]
  4052bc:	mov	x21, x2
  4052c0:	mov	x23, x1
  4052c4:	mov	x22, x3
  4052c8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4052cc:	b.eq	405374 <ferror@plt+0x35e4>  // b.none
  4052d0:	mov	x19, #0x0                   	// #0
  4052d4:	nop
  4052d8:	cmp	w4, #0x2c
  4052dc:	ldrsb	w4, [x20, #1]
  4052e0:	b.eq	40530c <ferror@plt+0x357c>  // b.none
  4052e4:	cbz	w4, 405314 <ferror@plt+0x3584>
  4052e8:	add	x20, x20, #0x1
  4052ec:	cmp	x21, x19
  4052f0:	b.hi	4052d8 <ferror@plt+0x3548>  // b.pmore
  4052f4:	mov	w0, #0xfffffffe            	// #-2
  4052f8:	ldp	x19, x20, [sp, #16]
  4052fc:	ldp	x21, x22, [sp, #32]
  405300:	ldp	x23, x24, [sp, #48]
  405304:	ldp	x29, x30, [sp], #64
  405308:	ret
  40530c:	mov	x24, x20
  405310:	cbnz	w4, 405318 <ferror@plt+0x3588>
  405314:	add	x24, x20, #0x1
  405318:	cmp	x0, x24
  40531c:	b.cs	405374 <ferror@plt+0x35e4>  // b.hs, b.nlast
  405320:	sub	x1, x24, x0
  405324:	blr	x22
  405328:	cmn	w0, #0x1
  40532c:	b.eq	405374 <ferror@plt+0x35e4>  // b.none
  405330:	str	w0, [x23, x19, lsl #2]
  405334:	add	x19, x19, #0x1
  405338:	ldrsb	w0, [x24]
  40533c:	cbz	w0, 40535c <ferror@plt+0x35cc>
  405340:	mov	x0, x20
  405344:	ldrsb	w4, [x0, #1]!
  405348:	cbz	w4, 40535c <ferror@plt+0x35cc>
  40534c:	cmp	x21, x19
  405350:	b.ls	4052f4 <ferror@plt+0x3564>  // b.plast
  405354:	mov	x20, x0
  405358:	b	4052d8 <ferror@plt+0x3548>
  40535c:	mov	w0, w19
  405360:	ldp	x19, x20, [sp, #16]
  405364:	ldp	x21, x22, [sp, #32]
  405368:	ldp	x23, x24, [sp, #48]
  40536c:	ldp	x29, x30, [sp], #64
  405370:	ret
  405374:	ldp	x21, x22, [sp, #32]
  405378:	ldp	x23, x24, [sp, #48]
  40537c:	mov	w0, #0xffffffff            	// #-1
  405380:	ldp	x19, x20, [sp, #16]
  405384:	ldp	x29, x30, [sp], #64
  405388:	ret
  40538c:	mov	w0, #0xffffffff            	// #-1
  405390:	ret
  405394:	nop
  405398:	cbz	x0, 405414 <ferror@plt+0x3684>
  40539c:	stp	x29, x30, [sp, #-32]!
  4053a0:	mov	x29, sp
  4053a4:	str	x19, [sp, #16]
  4053a8:	mov	x19, x3
  4053ac:	mov	x3, x4
  4053b0:	cmp	x19, #0x0
  4053b4:	ldrsb	w4, [x0]
  4053b8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4053bc:	b.eq	40540c <ferror@plt+0x367c>  // b.none
  4053c0:	ldr	x5, [x19]
  4053c4:	cmp	x5, x2
  4053c8:	b.hi	40540c <ferror@plt+0x367c>  // b.pmore
  4053cc:	cmp	w4, #0x2b
  4053d0:	b.eq	4053fc <ferror@plt+0x366c>  // b.none
  4053d4:	str	xzr, [x19]
  4053d8:	bl	405290 <ferror@plt+0x3500>
  4053dc:	cmp	w0, #0x0
  4053e0:	b.le	4053f0 <ferror@plt+0x3660>
  4053e4:	ldr	x1, [x19]
  4053e8:	add	x1, x1, w0, sxtw
  4053ec:	str	x1, [x19]
  4053f0:	ldr	x19, [sp, #16]
  4053f4:	ldp	x29, x30, [sp], #32
  4053f8:	ret
  4053fc:	add	x0, x0, #0x1
  405400:	add	x1, x1, x5, lsl #2
  405404:	sub	x2, x2, x5
  405408:	b	4053d8 <ferror@plt+0x3648>
  40540c:	mov	w0, #0xffffffff            	// #-1
  405410:	b	4053f0 <ferror@plt+0x3660>
  405414:	mov	w0, #0xffffffff            	// #-1
  405418:	ret
  40541c:	nop
  405420:	cmp	x2, #0x0
  405424:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405428:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40542c:	b.eq	405508 <ferror@plt+0x3778>  // b.none
  405430:	stp	x29, x30, [sp, #-64]!
  405434:	mov	x29, sp
  405438:	stp	x19, x20, [sp, #16]
  40543c:	mov	x20, x2
  405440:	mov	x19, x0
  405444:	stp	x21, x22, [sp, #32]
  405448:	mov	w21, #0x1                   	// #1
  40544c:	str	x23, [sp, #48]
  405450:	mov	x23, x1
  405454:	ldrsb	w3, [x0]
  405458:	cbz	w3, 4054f0 <ferror@plt+0x3760>
  40545c:	nop
  405460:	cmp	w3, #0x2c
  405464:	ldrsb	w3, [x19, #1]
  405468:	b.eq	405480 <ferror@plt+0x36f0>  // b.none
  40546c:	cbz	w3, 4054cc <ferror@plt+0x373c>
  405470:	add	x19, x19, #0x1
  405474:	cmp	w3, #0x2c
  405478:	ldrsb	w3, [x19, #1]
  40547c:	b.ne	40546c <ferror@plt+0x36dc>  // b.any
  405480:	mov	x22, x19
  405484:	cbz	w3, 4054cc <ferror@plt+0x373c>
  405488:	cmp	x0, x22
  40548c:	b.cs	4054d8 <ferror@plt+0x3748>  // b.hs, b.nlast
  405490:	sub	x1, x22, x0
  405494:	blr	x20
  405498:	tbnz	w0, #31, 4054dc <ferror@plt+0x374c>
  40549c:	asr	w2, w0, #3
  4054a0:	and	w0, w0, #0x7
  4054a4:	lsl	w0, w21, w0
  4054a8:	ldrb	w1, [x23, w2, sxtw]
  4054ac:	orr	w0, w0, w1
  4054b0:	strb	w0, [x23, w2, sxtw]
  4054b4:	ldrsb	w0, [x22]
  4054b8:	cbz	w0, 4054f0 <ferror@plt+0x3760>
  4054bc:	ldrsb	w3, [x19, #1]!
  4054c0:	cbz	w3, 4054f0 <ferror@plt+0x3760>
  4054c4:	mov	x0, x19
  4054c8:	b	405460 <ferror@plt+0x36d0>
  4054cc:	add	x22, x19, #0x1
  4054d0:	cmp	x0, x22
  4054d4:	b.cc	405490 <ferror@plt+0x3700>  // b.lo, b.ul, b.last
  4054d8:	mov	w0, #0xffffffff            	// #-1
  4054dc:	ldp	x19, x20, [sp, #16]
  4054e0:	ldp	x21, x22, [sp, #32]
  4054e4:	ldr	x23, [sp, #48]
  4054e8:	ldp	x29, x30, [sp], #64
  4054ec:	ret
  4054f0:	mov	w0, #0x0                   	// #0
  4054f4:	ldp	x19, x20, [sp, #16]
  4054f8:	ldp	x21, x22, [sp, #32]
  4054fc:	ldr	x23, [sp, #48]
  405500:	ldp	x29, x30, [sp], #64
  405504:	ret
  405508:	mov	w0, #0xffffffea            	// #-22
  40550c:	ret
  405510:	cmp	x2, #0x0
  405514:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405518:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40551c:	b.eq	4055dc <ferror@plt+0x384c>  // b.none
  405520:	stp	x29, x30, [sp, #-48]!
  405524:	mov	x29, sp
  405528:	stp	x19, x20, [sp, #16]
  40552c:	mov	x19, x0
  405530:	stp	x21, x22, [sp, #32]
  405534:	mov	x21, x2
  405538:	mov	x22, x1
  40553c:	ldrsb	w3, [x0]
  405540:	cbz	w3, 4055c8 <ferror@plt+0x3838>
  405544:	nop
  405548:	cmp	w3, #0x2c
  40554c:	ldrsb	w3, [x19, #1]
  405550:	b.eq	405568 <ferror@plt+0x37d8>  // b.none
  405554:	cbz	w3, 4055a8 <ferror@plt+0x3818>
  405558:	add	x19, x19, #0x1
  40555c:	cmp	w3, #0x2c
  405560:	ldrsb	w3, [x19, #1]
  405564:	b.ne	405554 <ferror@plt+0x37c4>  // b.any
  405568:	mov	x20, x19
  40556c:	cbz	w3, 4055a8 <ferror@plt+0x3818>
  405570:	cmp	x0, x20
  405574:	b.cs	4055b4 <ferror@plt+0x3824>  // b.hs, b.nlast
  405578:	sub	x1, x20, x0
  40557c:	blr	x21
  405580:	tbnz	x0, #63, 4055b8 <ferror@plt+0x3828>
  405584:	ldr	x2, [x22]
  405588:	orr	x0, x2, x0
  40558c:	str	x0, [x22]
  405590:	ldrsb	w0, [x20]
  405594:	cbz	w0, 4055c8 <ferror@plt+0x3838>
  405598:	ldrsb	w3, [x19, #1]!
  40559c:	cbz	w3, 4055c8 <ferror@plt+0x3838>
  4055a0:	mov	x0, x19
  4055a4:	b	405548 <ferror@plt+0x37b8>
  4055a8:	add	x20, x19, #0x1
  4055ac:	cmp	x0, x20
  4055b0:	b.cc	405578 <ferror@plt+0x37e8>  // b.lo, b.ul, b.last
  4055b4:	mov	w0, #0xffffffff            	// #-1
  4055b8:	ldp	x19, x20, [sp, #16]
  4055bc:	ldp	x21, x22, [sp, #32]
  4055c0:	ldp	x29, x30, [sp], #48
  4055c4:	ret
  4055c8:	mov	w0, #0x0                   	// #0
  4055cc:	ldp	x19, x20, [sp, #16]
  4055d0:	ldp	x21, x22, [sp, #32]
  4055d4:	ldp	x29, x30, [sp], #48
  4055d8:	ret
  4055dc:	mov	w0, #0xffffffea            	// #-22
  4055e0:	ret
  4055e4:	nop
  4055e8:	stp	x29, x30, [sp, #-80]!
  4055ec:	mov	x29, sp
  4055f0:	str	xzr, [sp, #72]
  4055f4:	cbz	x0, 405688 <ferror@plt+0x38f8>
  4055f8:	stp	x19, x20, [sp, #16]
  4055fc:	mov	x19, x0
  405600:	mov	x20, x2
  405604:	stp	x21, x22, [sp, #32]
  405608:	mov	w21, w3
  40560c:	stp	x23, x24, [sp, #48]
  405610:	mov	x23, x1
  405614:	str	w3, [x1]
  405618:	str	w3, [x2]
  40561c:	bl	401d40 <__errno_location@plt>
  405620:	str	wzr, [x0]
  405624:	mov	x22, x0
  405628:	ldrsb	w0, [x19]
  40562c:	cmp	w0, #0x3a
  405630:	b.eq	405694 <ferror@plt+0x3904>  // b.none
  405634:	add	x24, sp, #0x48
  405638:	mov	x0, x19
  40563c:	mov	x1, x24
  405640:	mov	w2, #0xa                   	// #10
  405644:	bl	401c20 <strtol@plt>
  405648:	str	w0, [x23]
  40564c:	str	w0, [x20]
  405650:	ldr	w0, [x22]
  405654:	cbnz	w0, 4056cc <ferror@plt+0x393c>
  405658:	ldr	x2, [sp, #72]
  40565c:	cmp	x2, #0x0
  405660:	ccmp	x2, x19, #0x4, ne  // ne = any
  405664:	b.eq	4056cc <ferror@plt+0x393c>  // b.none
  405668:	ldrsb	w3, [x2]
  40566c:	cmp	w3, #0x3a
  405670:	b.eq	4056e0 <ferror@plt+0x3950>  // b.none
  405674:	cmp	w3, #0x2d
  405678:	b.eq	4056fc <ferror@plt+0x396c>  // b.none
  40567c:	ldp	x19, x20, [sp, #16]
  405680:	ldp	x21, x22, [sp, #32]
  405684:	ldp	x23, x24, [sp, #48]
  405688:	mov	w0, #0x0                   	// #0
  40568c:	ldp	x29, x30, [sp], #80
  405690:	ret
  405694:	add	x19, x19, #0x1
  405698:	add	x1, sp, #0x48
  40569c:	mov	x0, x19
  4056a0:	mov	w2, #0xa                   	// #10
  4056a4:	bl	401c20 <strtol@plt>
  4056a8:	str	w0, [x20]
  4056ac:	ldr	w0, [x22]
  4056b0:	cbnz	w0, 4056cc <ferror@plt+0x393c>
  4056b4:	ldr	x0, [sp, #72]
  4056b8:	cbz	x0, 4056cc <ferror@plt+0x393c>
  4056bc:	ldrsb	w1, [x0]
  4056c0:	cmp	w1, #0x0
  4056c4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4056c8:	b.ne	40567c <ferror@plt+0x38ec>  // b.any
  4056cc:	mov	w0, #0xffffffff            	// #-1
  4056d0:	ldp	x19, x20, [sp, #16]
  4056d4:	ldp	x21, x22, [sp, #32]
  4056d8:	ldp	x23, x24, [sp, #48]
  4056dc:	b	40568c <ferror@plt+0x38fc>
  4056e0:	ldrsb	w1, [x2, #1]
  4056e4:	cbnz	w1, 4056fc <ferror@plt+0x396c>
  4056e8:	ldp	x23, x24, [sp, #48]
  4056ec:	str	w21, [x20]
  4056f0:	ldp	x19, x20, [sp, #16]
  4056f4:	ldp	x21, x22, [sp, #32]
  4056f8:	b	40568c <ferror@plt+0x38fc>
  4056fc:	str	wzr, [x22]
  405700:	add	x19, x2, #0x1
  405704:	mov	x1, x24
  405708:	mov	x0, x19
  40570c:	mov	w2, #0xa                   	// #10
  405710:	str	xzr, [sp, #72]
  405714:	bl	401c20 <strtol@plt>
  405718:	str	w0, [x20]
  40571c:	ldr	w0, [x22]
  405720:	cbz	w0, 4056b4 <ferror@plt+0x3924>
  405724:	b	4056cc <ferror@plt+0x393c>
  405728:	cmp	x1, #0x0
  40572c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405730:	b.eq	4058bc <ferror@plt+0x3b2c>  // b.none
  405734:	stp	x29, x30, [sp, #-48]!
  405738:	mov	x29, sp
  40573c:	stp	x19, x20, [sp, #16]
  405740:	mov	x19, x0
  405744:	mov	x20, x1
  405748:	stp	x21, x22, [sp, #32]
  40574c:	ldrsb	w0, [x19]
  405750:	cmp	w0, #0x2f
  405754:	b.eq	405760 <ferror@plt+0x39d0>  // b.none
  405758:	b	405824 <ferror@plt+0x3a94>
  40575c:	add	x19, x19, #0x1
  405760:	ldrsb	w0, [x19, #1]
  405764:	cmp	w0, #0x2f
  405768:	b.eq	40575c <ferror@plt+0x39cc>  // b.none
  40576c:	ldrsb	w0, [x19, #1]
  405770:	mov	x21, #0x1                   	// #1
  405774:	cmp	w0, #0x2f
  405778:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40577c:	b.eq	405794 <ferror@plt+0x3a04>  // b.none
  405780:	add	x21, x21, #0x1
  405784:	ldrsb	w0, [x19, x21]
  405788:	cmp	w0, #0x2f
  40578c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405790:	b.ne	405780 <ferror@plt+0x39f0>  // b.any
  405794:	ldrsb	w0, [x20]
  405798:	cmp	w0, #0x2f
  40579c:	b.eq	4057a8 <ferror@plt+0x3a18>  // b.none
  4057a0:	b	405840 <ferror@plt+0x3ab0>
  4057a4:	add	x20, x20, #0x1
  4057a8:	ldrsb	w0, [x20, #1]
  4057ac:	cmp	w0, #0x2f
  4057b0:	b.eq	4057a4 <ferror@plt+0x3a14>  // b.none
  4057b4:	ldrsb	w0, [x20, #1]
  4057b8:	cmp	w0, #0x2f
  4057bc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4057c0:	b.eq	4058b0 <ferror@plt+0x3b20>  // b.none
  4057c4:	mov	x22, #0x1                   	// #1
  4057c8:	add	x22, x22, #0x1
  4057cc:	ldrsb	w0, [x20, x22]
  4057d0:	cmp	w0, #0x2f
  4057d4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4057d8:	b.ne	4057c8 <ferror@plt+0x3a38>  // b.any
  4057dc:	add	x0, x22, x21
  4057e0:	cbz	x0, 405858 <ferror@plt+0x3ac8>
  4057e4:	cmp	x0, #0x1
  4057e8:	b.eq	40586c <ferror@plt+0x3adc>  // b.none
  4057ec:	cmp	x20, #0x0
  4057f0:	ccmp	x21, x22, #0x0, ne  // ne = any
  4057f4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4057f8:	b.eq	40589c <ferror@plt+0x3b0c>  // b.none
  4057fc:	mov	x2, x21
  405800:	mov	x1, x20
  405804:	mov	x0, x19
  405808:	bl	401ae0 <strncmp@plt>
  40580c:	cbnz	w0, 40589c <ferror@plt+0x3b0c>
  405810:	add	x19, x19, x21
  405814:	add	x20, x20, x22
  405818:	ldrsb	w0, [x19]
  40581c:	cmp	w0, #0x2f
  405820:	b.eq	405760 <ferror@plt+0x39d0>  // b.none
  405824:	cbnz	w0, 40576c <ferror@plt+0x39dc>
  405828:	ldrsb	w0, [x20]
  40582c:	mov	x21, #0x0                   	// #0
  405830:	mov	x19, #0x0                   	// #0
  405834:	cmp	w0, #0x2f
  405838:	b.eq	4057a8 <ferror@plt+0x3a18>  // b.none
  40583c:	nop
  405840:	cbnz	w0, 4057b4 <ferror@plt+0x3a24>
  405844:	mov	x0, x21
  405848:	mov	x22, #0x0                   	// #0
  40584c:	mov	x20, #0x0                   	// #0
  405850:	cbnz	x0, 4057e4 <ferror@plt+0x3a54>
  405854:	nop
  405858:	mov	w0, #0x1                   	// #1
  40585c:	ldp	x19, x20, [sp, #16]
  405860:	ldp	x21, x22, [sp, #32]
  405864:	ldp	x29, x30, [sp], #48
  405868:	ret
  40586c:	cbz	x19, 40587c <ferror@plt+0x3aec>
  405870:	ldrsb	w1, [x19]
  405874:	cmp	w1, #0x2f
  405878:	b.eq	40585c <ferror@plt+0x3acc>  // b.none
  40587c:	cbz	x20, 40589c <ferror@plt+0x3b0c>
  405880:	ldrsb	w0, [x20]
  405884:	cmp	w0, #0x2f
  405888:	b.eq	405858 <ferror@plt+0x3ac8>  // b.none
  40588c:	cmp	x20, #0x0
  405890:	ccmp	x21, x22, #0x0, ne  // ne = any
  405894:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405898:	b.ne	4057fc <ferror@plt+0x3a6c>  // b.any
  40589c:	mov	w0, #0x0                   	// #0
  4058a0:	ldp	x19, x20, [sp, #16]
  4058a4:	ldp	x21, x22, [sp, #32]
  4058a8:	ldp	x29, x30, [sp], #48
  4058ac:	ret
  4058b0:	add	x0, x21, #0x1
  4058b4:	mov	x22, #0x1                   	// #1
  4058b8:	b	4057e0 <ferror@plt+0x3a50>
  4058bc:	mov	w0, #0x0                   	// #0
  4058c0:	ret
  4058c4:	nop
  4058c8:	stp	x29, x30, [sp, #-64]!
  4058cc:	mov	x29, sp
  4058d0:	stp	x19, x20, [sp, #16]
  4058d4:	mov	x19, x1
  4058d8:	orr	x1, x0, x1
  4058dc:	cbz	x1, 40595c <ferror@plt+0x3bcc>
  4058e0:	stp	x21, x22, [sp, #32]
  4058e4:	mov	x20, x0
  4058e8:	mov	x21, x2
  4058ec:	cbz	x0, 405970 <ferror@plt+0x3be0>
  4058f0:	cbz	x19, 405988 <ferror@plt+0x3bf8>
  4058f4:	stp	x23, x24, [sp, #48]
  4058f8:	bl	401910 <strlen@plt>
  4058fc:	mov	x23, x0
  405900:	mvn	x0, x0
  405904:	mov	x22, #0x0                   	// #0
  405908:	cmp	x21, x0
  40590c:	b.hi	405944 <ferror@plt+0x3bb4>  // b.pmore
  405910:	add	x24, x21, x23
  405914:	add	x0, x24, #0x1
  405918:	bl	401ab0 <malloc@plt>
  40591c:	mov	x22, x0
  405920:	cbz	x0, 405944 <ferror@plt+0x3bb4>
  405924:	mov	x1, x20
  405928:	mov	x2, x23
  40592c:	bl	4018e0 <memcpy@plt>
  405930:	mov	x2, x21
  405934:	mov	x1, x19
  405938:	add	x0, x22, x23
  40593c:	bl	4018e0 <memcpy@plt>
  405940:	strb	wzr, [x22, x24]
  405944:	mov	x0, x22
  405948:	ldp	x19, x20, [sp, #16]
  40594c:	ldp	x21, x22, [sp, #32]
  405950:	ldp	x23, x24, [sp, #48]
  405954:	ldp	x29, x30, [sp], #64
  405958:	ret
  40595c:	ldp	x19, x20, [sp, #16]
  405960:	adrp	x0, 407000 <ferror@plt+0x5270>
  405964:	ldp	x29, x30, [sp], #64
  405968:	add	x0, x0, #0x70
  40596c:	b	401b70 <strdup@plt>
  405970:	mov	x0, x19
  405974:	mov	x1, x2
  405978:	ldp	x19, x20, [sp, #16]
  40597c:	ldp	x21, x22, [sp, #32]
  405980:	ldp	x29, x30, [sp], #64
  405984:	b	401c80 <strndup@plt>
  405988:	ldp	x19, x20, [sp, #16]
  40598c:	ldp	x21, x22, [sp, #32]
  405990:	ldp	x29, x30, [sp], #64
  405994:	b	401b70 <strdup@plt>
  405998:	stp	x29, x30, [sp, #-32]!
  40599c:	mov	x2, #0x0                   	// #0
  4059a0:	mov	x29, sp
  4059a4:	stp	x19, x20, [sp, #16]
  4059a8:	mov	x20, x0
  4059ac:	mov	x19, x1
  4059b0:	cbz	x1, 4059c0 <ferror@plt+0x3c30>
  4059b4:	mov	x0, x1
  4059b8:	bl	401910 <strlen@plt>
  4059bc:	mov	x2, x0
  4059c0:	mov	x1, x19
  4059c4:	mov	x0, x20
  4059c8:	ldp	x19, x20, [sp, #16]
  4059cc:	ldp	x29, x30, [sp], #32
  4059d0:	b	4058c8 <ferror@plt+0x3b38>
  4059d4:	nop
  4059d8:	stp	x29, x30, [sp, #-288]!
  4059dc:	mov	w9, #0xffffffd0            	// #-48
  4059e0:	mov	w8, #0xffffff80            	// #-128
  4059e4:	mov	x29, sp
  4059e8:	add	x10, sp, #0xf0
  4059ec:	add	x11, sp, #0x120
  4059f0:	stp	x11, x11, [sp, #80]
  4059f4:	str	x10, [sp, #96]
  4059f8:	stp	w9, w8, [sp, #104]
  4059fc:	ldp	x10, x11, [sp, #80]
  405a00:	str	x19, [sp, #16]
  405a04:	ldp	x8, x9, [sp, #96]
  405a08:	mov	x19, x0
  405a0c:	add	x0, sp, #0x48
  405a10:	stp	x10, x11, [sp, #32]
  405a14:	stp	x8, x9, [sp, #48]
  405a18:	str	q0, [sp, #112]
  405a1c:	str	q1, [sp, #128]
  405a20:	str	q2, [sp, #144]
  405a24:	str	q3, [sp, #160]
  405a28:	str	q4, [sp, #176]
  405a2c:	str	q5, [sp, #192]
  405a30:	str	q6, [sp, #208]
  405a34:	str	q7, [sp, #224]
  405a38:	stp	x2, x3, [sp, #240]
  405a3c:	add	x2, sp, #0x20
  405a40:	stp	x4, x5, [sp, #256]
  405a44:	stp	x6, x7, [sp, #272]
  405a48:	bl	401c70 <vasprintf@plt>
  405a4c:	tbnz	w0, #31, 405a7c <ferror@plt+0x3cec>
  405a50:	ldr	x1, [sp, #72]
  405a54:	sxtw	x2, w0
  405a58:	mov	x0, x19
  405a5c:	bl	4058c8 <ferror@plt+0x3b38>
  405a60:	mov	x19, x0
  405a64:	ldr	x0, [sp, #72]
  405a68:	bl	401c50 <free@plt>
  405a6c:	mov	x0, x19
  405a70:	ldr	x19, [sp, #16]
  405a74:	ldp	x29, x30, [sp], #288
  405a78:	ret
  405a7c:	mov	x19, #0x0                   	// #0
  405a80:	mov	x0, x19
  405a84:	ldr	x19, [sp, #16]
  405a88:	ldp	x29, x30, [sp], #288
  405a8c:	ret
  405a90:	stp	x29, x30, [sp, #-96]!
  405a94:	mov	x29, sp
  405a98:	stp	x19, x20, [sp, #16]
  405a9c:	ldr	x19, [x0]
  405aa0:	stp	x21, x22, [sp, #32]
  405aa4:	stp	x23, x24, [sp, #48]
  405aa8:	mov	x23, x0
  405aac:	ldrsb	w0, [x19]
  405ab0:	cbz	w0, 405c08 <ferror@plt+0x3e78>
  405ab4:	mov	x24, x1
  405ab8:	mov	x22, x2
  405abc:	mov	x1, x2
  405ac0:	mov	x0, x19
  405ac4:	stp	x25, x26, [sp, #64]
  405ac8:	mov	w25, w3
  405acc:	bl	401c90 <strspn@plt>
  405ad0:	ldrsb	w20, [x19, x0]
  405ad4:	add	x21, x19, x0
  405ad8:	cbz	w20, 405bc4 <ferror@plt+0x3e34>
  405adc:	cbz	w25, 405b90 <ferror@plt+0x3e00>
  405ae0:	adrp	x0, 407000 <ferror@plt+0x5270>
  405ae4:	mov	w1, w20
  405ae8:	add	x0, x0, #0xa90
  405aec:	bl	401ca0 <strchr@plt>
  405af0:	cbz	x0, 405c24 <ferror@plt+0x3e94>
  405af4:	ldrsb	w1, [x21, #1]
  405af8:	add	x25, x21, #0x1
  405afc:	strb	w20, [sp, #88]
  405b00:	add	x26, sp, #0x58
  405b04:	strb	wzr, [sp, #89]
  405b08:	mov	w19, #0x0                   	// #0
  405b0c:	cbz	w1, 405cdc <ferror@plt+0x3f4c>
  405b10:	cmp	w1, #0x5c
  405b14:	b.eq	405be8 <ferror@plt+0x3e58>  // b.none
  405b18:	mov	x0, x26
  405b1c:	bl	401ca0 <strchr@plt>
  405b20:	cbnz	x0, 405cc8 <ferror@plt+0x3f38>
  405b24:	add	w19, w19, #0x1
  405b28:	sxtw	x0, w19
  405b2c:	ldrsb	w1, [x25, w19, sxtw]
  405b30:	cbnz	w1, 405b10 <ferror@plt+0x3d80>
  405b34:	add	x1, x0, #0x1
  405b38:	add	x1, x21, x1
  405b3c:	str	x0, [x24]
  405b40:	ldrsb	w1, [x1]
  405b44:	cmp	w1, #0x0
  405b48:	ccmp	w20, w1, #0x0, ne  // ne = any
  405b4c:	b.ne	405bc4 <ferror@plt+0x3e34>  // b.any
  405b50:	add	x0, x0, #0x2
  405b54:	add	x19, x21, x0
  405b58:	ldrsb	w1, [x21, x0]
  405b5c:	cbz	w1, 405b6c <ferror@plt+0x3ddc>
  405b60:	mov	x0, x22
  405b64:	bl	401ca0 <strchr@plt>
  405b68:	cbz	x0, 405bc4 <ferror@plt+0x3e34>
  405b6c:	mov	x21, x25
  405b70:	ldp	x25, x26, [sp, #64]
  405b74:	str	x19, [x23]
  405b78:	mov	x0, x21
  405b7c:	ldp	x19, x20, [sp, #16]
  405b80:	ldp	x21, x22, [sp, #32]
  405b84:	ldp	x23, x24, [sp, #48]
  405b88:	ldp	x29, x30, [sp], #96
  405b8c:	ret
  405b90:	mov	x1, x22
  405b94:	mov	x0, x21
  405b98:	bl	401d10 <strcspn@plt>
  405b9c:	ldp	x25, x26, [sp, #64]
  405ba0:	str	x0, [x24]
  405ba4:	add	x0, x21, x0
  405ba8:	str	x0, [x23]
  405bac:	mov	x0, x21
  405bb0:	ldp	x19, x20, [sp, #16]
  405bb4:	ldp	x21, x22, [sp, #32]
  405bb8:	ldp	x23, x24, [sp, #48]
  405bbc:	ldp	x29, x30, [sp], #96
  405bc0:	ret
  405bc4:	ldp	x25, x26, [sp, #64]
  405bc8:	str	x21, [x23]
  405bcc:	mov	x21, #0x0                   	// #0
  405bd0:	mov	x0, x21
  405bd4:	ldp	x19, x20, [sp, #16]
  405bd8:	ldp	x21, x22, [sp, #32]
  405bdc:	ldp	x23, x24, [sp, #48]
  405be0:	ldp	x29, x30, [sp], #96
  405be4:	ret
  405be8:	add	w0, w19, #0x1
  405bec:	ldrsb	w0, [x25, w0, sxtw]
  405bf0:	cbz	w0, 405cc8 <ferror@plt+0x3f38>
  405bf4:	add	w19, w19, #0x2
  405bf8:	sxtw	x0, w19
  405bfc:	ldrsb	w1, [x25, w19, sxtw]
  405c00:	cbnz	w1, 405b10 <ferror@plt+0x3d80>
  405c04:	b	405b34 <ferror@plt+0x3da4>
  405c08:	mov	x21, #0x0                   	// #0
  405c0c:	mov	x0, x21
  405c10:	ldp	x19, x20, [sp, #16]
  405c14:	ldp	x21, x22, [sp, #32]
  405c18:	ldp	x23, x24, [sp, #48]
  405c1c:	ldp	x29, x30, [sp], #96
  405c20:	ret
  405c24:	sub	x25, x21, #0x1
  405c28:	mov	w0, #0x0                   	// #0
  405c2c:	add	w19, w0, #0x1
  405c30:	cmp	w20, #0x5c
  405c34:	sxtw	x19, w19
  405c38:	sub	w26, w19, #0x1
  405c3c:	b.eq	405c70 <ferror@plt+0x3ee0>  // b.none
  405c40:	mov	w1, w20
  405c44:	mov	x0, x22
  405c48:	bl	401ca0 <strchr@plt>
  405c4c:	add	x1, x19, #0x1
  405c50:	cbnz	x0, 405cd0 <ferror@plt+0x3f40>
  405c54:	ldrsb	w20, [x25, x1]
  405c58:	add	x26, x21, x19
  405c5c:	cbz	w20, 405c90 <ferror@plt+0x3f00>
  405c60:	mov	x19, x1
  405c64:	cmp	w20, #0x5c
  405c68:	sub	w26, w19, #0x1
  405c6c:	b.ne	405c40 <ferror@plt+0x3eb0>  // b.any
  405c70:	ldrsb	w1, [x21, w19, sxtw]
  405c74:	cbz	w1, 405cd0 <ferror@plt+0x3f40>
  405c78:	add	w0, w19, #0x1
  405c7c:	sxtw	x19, w0
  405c80:	ldrsb	w20, [x21, w0, sxtw]
  405c84:	add	x26, x21, x19
  405c88:	cbnz	w20, 405c2c <ferror@plt+0x3e9c>
  405c8c:	nop
  405c90:	str	x19, [x24]
  405c94:	ldrsb	w1, [x26]
  405c98:	cbz	w1, 405ca8 <ferror@plt+0x3f18>
  405c9c:	mov	x0, x22
  405ca0:	bl	401ca0 <strchr@plt>
  405ca4:	cbz	x0, 405bc4 <ferror@plt+0x3e34>
  405ca8:	str	x26, [x23]
  405cac:	mov	x0, x21
  405cb0:	ldp	x19, x20, [sp, #16]
  405cb4:	ldp	x21, x22, [sp, #32]
  405cb8:	ldp	x23, x24, [sp, #48]
  405cbc:	ldp	x25, x26, [sp, #64]
  405cc0:	ldp	x29, x30, [sp], #96
  405cc4:	ret
  405cc8:	sxtw	x0, w19
  405ccc:	b	405b34 <ferror@plt+0x3da4>
  405cd0:	sxtw	x19, w26
  405cd4:	add	x26, x21, x19
  405cd8:	b	405c90 <ferror@plt+0x3f00>
  405cdc:	mov	x1, x25
  405ce0:	mov	x0, #0x0                   	// #0
  405ce4:	b	405b3c <ferror@plt+0x3dac>
  405ce8:	stp	x29, x30, [sp, #-32]!
  405cec:	mov	x29, sp
  405cf0:	str	x19, [sp, #16]
  405cf4:	mov	x19, x0
  405cf8:	b	405d04 <ferror@plt+0x3f74>
  405cfc:	cmp	w0, #0xa
  405d00:	b.eq	405d24 <ferror@plt+0x3f94>  // b.none
  405d04:	mov	x0, x19
  405d08:	bl	401b10 <fgetc@plt>
  405d0c:	cmn	w0, #0x1
  405d10:	b.ne	405cfc <ferror@plt+0x3f6c>  // b.any
  405d14:	mov	w0, #0x1                   	// #1
  405d18:	ldr	x19, [sp, #16]
  405d1c:	ldp	x29, x30, [sp], #32
  405d20:	ret
  405d24:	mov	w0, #0x0                   	// #0
  405d28:	ldr	x19, [sp, #16]
  405d2c:	ldp	x29, x30, [sp], #32
  405d30:	ret
  405d34:	nop
  405d38:	stp	x29, x30, [sp, #-144]!
  405d3c:	mov	x29, sp
  405d40:	stp	x19, x20, [sp, #16]
  405d44:	stp	x21, x22, [sp, #32]
  405d48:	stp	x23, x24, [sp, #48]
  405d4c:	stp	x25, x26, [sp, #64]
  405d50:	stp	x27, x28, [sp, #80]
  405d54:	str	x1, [sp, #120]
  405d58:	cbz	x0, 405f74 <ferror@plt+0x41e4>
  405d5c:	mov	x21, x0
  405d60:	adrp	x0, 419000 <ferror@plt+0x17270>
  405d64:	adrp	x26, 407000 <ferror@plt+0x5270>
  405d68:	add	x25, x0, #0xb48
  405d6c:	add	x26, x26, #0xaa8
  405d70:	add	x0, sp, #0x88
  405d74:	mov	x1, x26
  405d78:	stp	xzr, x0, [sp, #104]
  405d7c:	mov	x0, x21
  405d80:	bl	401c90 <strspn@plt>
  405d84:	add	x19, x21, x0
  405d88:	ldrsb	w0, [x21, x0]
  405d8c:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  405d90:	mov	w22, #0x0                   	// #0
  405d94:	movk	x24, #0xcccd
  405d98:	cbz	w0, 405e94 <ferror@plt+0x4104>
  405d9c:	nop
  405da0:	bl	401d40 <__errno_location@plt>
  405da4:	mov	x22, x0
  405da8:	ldr	x1, [sp, #112]
  405dac:	mov	x0, x19
  405db0:	str	wzr, [x22]
  405db4:	mov	w2, #0xa                   	// #10
  405db8:	bl	401950 <strtoll@plt>
  405dbc:	str	x0, [sp, #96]
  405dc0:	ldr	w1, [x22]
  405dc4:	cmp	w1, #0x0
  405dc8:	b.gt	405f34 <ferror@plt+0x41a4>
  405dcc:	tbnz	x0, #63, 405f54 <ferror@plt+0x41c4>
  405dd0:	ldr	x21, [sp, #136]
  405dd4:	ldrsb	w0, [x21]
  405dd8:	cmp	w0, #0x2e
  405ddc:	b.eq	405ef4 <ferror@plt+0x4164>  // b.none
  405de0:	cmp	x19, x21
  405de4:	b.eq	405ed4 <ferror@plt+0x4144>  // b.none
  405de8:	mov	w22, #0x0                   	// #0
  405dec:	mov	x20, #0x0                   	// #0
  405df0:	adrp	x2, 419000 <ferror@plt+0x17270>
  405df4:	mov	x0, x21
  405df8:	mov	x1, x26
  405dfc:	add	x19, x2, #0xb48
  405e00:	mov	w28, #0x0                   	// #0
  405e04:	bl	401c90 <strspn@plt>
  405e08:	add	x21, x21, x0
  405e0c:	str	x21, [sp, #136]
  405e10:	ldr	x23, [x19]
  405e14:	cbz	x23, 405ec4 <ferror@plt+0x4134>
  405e18:	mov	x0, x23
  405e1c:	bl	401910 <strlen@plt>
  405e20:	mov	x27, x0
  405e24:	cbz	x0, 405ec4 <ferror@plt+0x4134>
  405e28:	mov	x2, x0
  405e2c:	mov	x1, x23
  405e30:	mov	x0, x21
  405e34:	bl	401ae0 <strncmp@plt>
  405e38:	cbnz	w0, 405ec4 <ferror@plt+0x4134>
  405e3c:	ubfiz	x3, x28, #4, #32
  405e40:	add	x3, x25, x3
  405e44:	ldr	x0, [x3, #8]
  405e48:	mul	x20, x20, x0
  405e4c:	cbz	w22, 405e60 <ferror@plt+0x40d0>
  405e50:	umulh	x20, x20, x24
  405e54:	subs	w22, w22, #0x1
  405e58:	lsr	x20, x20, #3
  405e5c:	b.ne	405e50 <ferror@plt+0x40c0>  // b.any
  405e60:	ldr	x1, [sp, #96]
  405e64:	add	x21, x21, x27
  405e68:	mov	w22, #0x1                   	// #1
  405e6c:	madd	x20, x1, x0, x20
  405e70:	mov	x1, x26
  405e74:	ldr	x0, [sp, #104]
  405e78:	add	x0, x0, x20
  405e7c:	str	x0, [sp, #104]
  405e80:	mov	x0, x21
  405e84:	bl	401c90 <strspn@plt>
  405e88:	add	x19, x21, x0
  405e8c:	ldrsb	w0, [x21, x0]
  405e90:	cbnz	w0, 405da0 <ferror@plt+0x4010>
  405e94:	cbz	w22, 405ed4 <ferror@plt+0x4144>
  405e98:	ldr	x1, [sp, #120]
  405e9c:	mov	w0, #0x0                   	// #0
  405ea0:	ldr	x2, [sp, #104]
  405ea4:	str	x2, [x1]
  405ea8:	ldp	x19, x20, [sp, #16]
  405eac:	ldp	x21, x22, [sp, #32]
  405eb0:	ldp	x23, x24, [sp, #48]
  405eb4:	ldp	x25, x26, [sp, #64]
  405eb8:	ldp	x27, x28, [sp, #80]
  405ebc:	ldp	x29, x30, [sp], #144
  405ec0:	ret
  405ec4:	add	w28, w28, #0x1
  405ec8:	add	x19, x19, #0x10
  405ecc:	cmp	w28, #0x1c
  405ed0:	b.ne	405e10 <ferror@plt+0x4080>  // b.any
  405ed4:	mov	w0, #0xffffffea            	// #-22
  405ed8:	ldp	x19, x20, [sp, #16]
  405edc:	ldp	x21, x22, [sp, #32]
  405ee0:	ldp	x23, x24, [sp, #48]
  405ee4:	ldp	x25, x26, [sp, #64]
  405ee8:	ldp	x27, x28, [sp, #80]
  405eec:	ldp	x29, x30, [sp], #144
  405ef0:	ret
  405ef4:	ldr	x1, [sp, #112]
  405ef8:	str	wzr, [x22]
  405efc:	add	x19, x21, #0x1
  405f00:	mov	w2, #0xa                   	// #10
  405f04:	mov	x0, x19
  405f08:	bl	401950 <strtoll@plt>
  405f0c:	mov	x20, x0
  405f10:	ldr	w1, [x22]
  405f14:	cmp	w1, #0x0
  405f18:	b.gt	405f34 <ferror@plt+0x41a4>
  405f1c:	tbnz	x0, #63, 405f54 <ferror@plt+0x41c4>
  405f20:	ldr	x21, [sp, #136]
  405f24:	cmp	x19, x21
  405f28:	b.eq	405ed4 <ferror@plt+0x4144>  // b.none
  405f2c:	sub	w22, w21, w19
  405f30:	b	405df0 <ferror@plt+0x4060>
  405f34:	neg	w0, w1
  405f38:	ldp	x19, x20, [sp, #16]
  405f3c:	ldp	x21, x22, [sp, #32]
  405f40:	ldp	x23, x24, [sp, #48]
  405f44:	ldp	x25, x26, [sp, #64]
  405f48:	ldp	x27, x28, [sp, #80]
  405f4c:	ldp	x29, x30, [sp], #144
  405f50:	ret
  405f54:	mov	w0, #0xffffffde            	// #-34
  405f58:	ldp	x19, x20, [sp, #16]
  405f5c:	ldp	x21, x22, [sp, #32]
  405f60:	ldp	x23, x24, [sp, #48]
  405f64:	ldp	x25, x26, [sp, #64]
  405f68:	ldp	x27, x28, [sp, #80]
  405f6c:	ldp	x29, x30, [sp], #144
  405f70:	ret
  405f74:	adrp	x3, 407000 <ferror@plt+0x5270>
  405f78:	adrp	x1, 407000 <ferror@plt+0x5270>
  405f7c:	adrp	x0, 406000 <ferror@plt+0x4270>
  405f80:	add	x3, x3, #0xd80
  405f84:	add	x1, x1, #0xa98
  405f88:	add	x0, x0, #0xeb8
  405f8c:	mov	w2, #0x4d                  	// #77
  405f90:	bl	401d30 <__assert_fail@plt>
  405f94:	nop
  405f98:	stp	x29, x30, [sp, #-224]!
  405f9c:	mov	x29, sp
  405fa0:	stp	x19, x20, [sp, #16]
  405fa4:	stp	xzr, xzr, [sp, #96]
  405fa8:	cbz	x0, 4064bc <ferror@plt+0x472c>
  405fac:	stp	x21, x22, [sp, #32]
  405fb0:	mov	x20, x1
  405fb4:	cbz	x1, 4064ec <ferror@plt+0x475c>
  405fb8:	mov	x19, x0
  405fbc:	mov	x0, #0x0                   	// #0
  405fc0:	bl	401aa0 <time@plt>
  405fc4:	mov	x2, x0
  405fc8:	add	x21, sp, #0x70
  405fcc:	add	x0, sp, #0x58
  405fd0:	mov	x1, x21
  405fd4:	str	x2, [sp, #88]
  405fd8:	bl	401990 <localtime_r@plt>
  405fdc:	mov	w2, #0xffffffff            	// #-1
  405fe0:	adrp	x1, 407000 <ferror@plt+0x5270>
  405fe4:	mov	x0, x19
  405fe8:	add	x1, x1, #0xab8
  405fec:	str	w2, [sp, #144]
  405ff0:	bl	401bf0 <strcmp@plt>
  405ff4:	cbz	w0, 406098 <ferror@plt+0x4308>
  405ff8:	adrp	x1, 407000 <ferror@plt+0x5270>
  405ffc:	mov	x0, x19
  406000:	add	x1, x1, #0xac0
  406004:	bl	401bf0 <strcmp@plt>
  406008:	cbz	w0, 4060b0 <ferror@plt+0x4320>
  40600c:	adrp	x1, 407000 <ferror@plt+0x5270>
  406010:	mov	x0, x19
  406014:	add	x1, x1, #0xac8
  406018:	bl	401bf0 <strcmp@plt>
  40601c:	cbz	w0, 406128 <ferror@plt+0x4398>
  406020:	adrp	x1, 407000 <ferror@plt+0x5270>
  406024:	mov	x0, x19
  406028:	add	x1, x1, #0xad8
  40602c:	bl	401bf0 <strcmp@plt>
  406030:	cbz	w0, 406100 <ferror@plt+0x4370>
  406034:	ldrsb	w0, [x19]
  406038:	cmp	w0, #0x2b
  40603c:	b.eq	40613c <ferror@plt+0x43ac>  // b.none
  406040:	cmp	w0, #0x2d
  406044:	b.eq	406498 <ferror@plt+0x4708>  // b.none
  406048:	mov	x0, x19
  40604c:	bl	401910 <strlen@plt>
  406050:	cmp	x0, #0x3
  406054:	b.ls	406154 <ferror@plt+0x43c4>  // b.plast
  406058:	sub	x1, x0, #0x4
  40605c:	mov	w0, #0x6120                	// #24864
  406060:	movk	w0, #0x6f67, lsl #16
  406064:	ldr	w2, [x19, x1]
  406068:	cmp	w2, w0
  40606c:	b.ne	406154 <ferror@plt+0x43c4>  // b.any
  406070:	mov	x0, x19
  406074:	bl	401c80 <strndup@plt>
  406078:	mov	x22, x0
  40607c:	cbz	x0, 406518 <ferror@plt+0x4788>
  406080:	add	x1, sp, #0x68
  406084:	bl	405d38 <ferror@plt+0x3fa8>
  406088:	mov	w19, w0
  40608c:	mov	x0, x22
  406090:	bl	401c50 <free@plt>
  406094:	tbnz	w19, #31, 4060ec <ferror@plt+0x435c>
  406098:	mov	x0, x21
  40609c:	bl	401ba0 <mktime@plt>
  4060a0:	cmn	x0, #0x1
  4060a4:	b.ne	4060c8 <ferror@plt+0x4338>  // b.any
  4060a8:	mov	w19, #0xffffffea            	// #-22
  4060ac:	b	4060ec <ferror@plt+0x435c>
  4060b0:	mov	x0, x21
  4060b4:	str	xzr, [sp, #112]
  4060b8:	str	wzr, [sp, #120]
  4060bc:	bl	401ba0 <mktime@plt>
  4060c0:	cmn	x0, #0x1
  4060c4:	b.eq	4060a8 <ferror@plt+0x4318>  // b.none
  4060c8:	ldp	x2, x1, [sp, #96]
  4060cc:	mov	x3, #0x4240                	// #16960
  4060d0:	movk	x3, #0xf, lsl #16
  4060d4:	mov	w19, #0x0                   	// #0
  4060d8:	madd	x0, x0, x3, x2
  4060dc:	cmp	x1, x0
  4060e0:	sub	x0, x0, x1
  4060e4:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  4060e8:	str	x0, [x20]
  4060ec:	mov	w0, w19
  4060f0:	ldp	x19, x20, [sp, #16]
  4060f4:	ldp	x21, x22, [sp, #32]
  4060f8:	ldp	x29, x30, [sp], #224
  4060fc:	ret
  406100:	ldr	w1, [sp, #124]
  406104:	mov	x0, x21
  406108:	str	xzr, [sp, #112]
  40610c:	add	w1, w1, #0x1
  406110:	stp	wzr, w1, [sp, #120]
  406114:	bl	401ba0 <mktime@plt>
  406118:	cmn	x0, #0x1
  40611c:	b.ne	4060c8 <ferror@plt+0x4338>  // b.any
  406120:	mov	w19, #0xffffffea            	// #-22
  406124:	b	4060ec <ferror@plt+0x435c>
  406128:	ldr	w1, [sp, #124]
  40612c:	mov	x0, x21
  406130:	str	xzr, [sp, #112]
  406134:	sub	w1, w1, #0x1
  406138:	b	406110 <ferror@plt+0x4380>
  40613c:	add	x0, x19, #0x1
  406140:	add	x1, sp, #0x60
  406144:	bl	405d38 <ferror@plt+0x3fa8>
  406148:	mov	w19, w0
  40614c:	tbz	w0, #31, 406098 <ferror@plt+0x4308>
  406150:	b	4060ec <ferror@plt+0x435c>
  406154:	stp	x25, x26, [sp, #64]
  406158:	adrp	x26, 419000 <ferror@plt+0x17270>
  40615c:	add	x25, x26, #0xb48
  406160:	add	x25, x25, #0x1c0
  406164:	stp	x23, x24, [sp, #48]
  406168:	mov	w23, #0x0                   	// #0
  40616c:	ldr	x24, [x25]
  406170:	cbz	x24, 406480 <ferror@plt+0x46f0>
  406174:	mov	x0, x24
  406178:	bl	401910 <strlen@plt>
  40617c:	mov	x22, x0
  406180:	cbz	x0, 406480 <ferror@plt+0x46f0>
  406184:	mov	x2, x0
  406188:	mov	x1, x24
  40618c:	mov	x0, x19
  406190:	bl	401c60 <strncasecmp@plt>
  406194:	cbnz	w0, 406480 <ferror@plt+0x46f0>
  406198:	ldrsb	w0, [x19, x22]
  40619c:	cmp	w0, #0x20
  4061a0:	b.ne	406480 <ferror@plt+0x46f0>  // b.any
  4061a4:	add	x26, x26, #0xb48
  4061a8:	ubfiz	x23, x23, #4, #32
  4061ac:	add	x23, x26, x23
  4061b0:	add	x22, x22, #0x1
  4061b4:	add	x19, x19, x22
  4061b8:	ldr	w22, [x23, #456]
  4061bc:	ldp	x8, x9, [sp, #112]
  4061c0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4061c4:	ldp	x6, x7, [sp, #128]
  4061c8:	add	x1, x1, #0xae8
  4061cc:	ldp	x4, x5, [sp, #144]
  4061d0:	mov	x2, x21
  4061d4:	ldr	x3, [sp, #160]
  4061d8:	mov	x0, x19
  4061dc:	stp	x8, x9, [sp, #168]
  4061e0:	stp	x6, x7, [sp, #184]
  4061e4:	stp	x4, x5, [sp, #200]
  4061e8:	str	x3, [sp, #216]
  4061ec:	bl	401a20 <strptime@plt>
  4061f0:	cbz	x0, 4061fc <ferror@plt+0x446c>
  4061f4:	ldrsb	w0, [x0]
  4061f8:	cbz	w0, 406444 <ferror@plt+0x46b4>
  4061fc:	ldp	x8, x9, [sp, #168]
  406200:	adrp	x1, 407000 <ferror@plt+0x5270>
  406204:	ldp	x6, x7, [sp, #184]
  406208:	add	x1, x1, #0xb00
  40620c:	ldp	x4, x5, [sp, #200]
  406210:	mov	x2, x21
  406214:	ldr	x3, [sp, #216]
  406218:	mov	x0, x19
  40621c:	stp	x8, x9, [sp, #112]
  406220:	stp	x6, x7, [sp, #128]
  406224:	stp	x4, x5, [sp, #144]
  406228:	str	x3, [sp, #160]
  40622c:	bl	401a20 <strptime@plt>
  406230:	cbz	x0, 40623c <ferror@plt+0x44ac>
  406234:	ldrsb	w0, [x0]
  406238:	cbz	w0, 406444 <ferror@plt+0x46b4>
  40623c:	ldp	x8, x9, [sp, #168]
  406240:	adrp	x1, 407000 <ferror@plt+0x5270>
  406244:	ldp	x6, x7, [sp, #184]
  406248:	add	x1, x1, #0xb18
  40624c:	ldp	x4, x5, [sp, #200]
  406250:	mov	x2, x21
  406254:	ldr	x3, [sp, #216]
  406258:	mov	x0, x19
  40625c:	stp	x8, x9, [sp, #112]
  406260:	stp	x6, x7, [sp, #128]
  406264:	stp	x4, x5, [sp, #144]
  406268:	str	x3, [sp, #160]
  40626c:	bl	401a20 <strptime@plt>
  406270:	cbz	x0, 40627c <ferror@plt+0x44ec>
  406274:	ldrsb	w0, [x0]
  406278:	cbz	w0, 406444 <ferror@plt+0x46b4>
  40627c:	ldp	x6, x7, [sp, #168]
  406280:	adrp	x1, 407000 <ferror@plt+0x5270>
  406284:	ldp	x4, x5, [sp, #184]
  406288:	add	x1, x1, #0xb30
  40628c:	ldp	x8, x9, [sp, #200]
  406290:	mov	x2, x21
  406294:	ldr	x3, [sp, #216]
  406298:	mov	x0, x19
  40629c:	stp	x6, x7, [sp, #112]
  4062a0:	stp	x4, x5, [sp, #128]
  4062a4:	stp	x8, x9, [sp, #144]
  4062a8:	str	x3, [sp, #160]
  4062ac:	bl	401a20 <strptime@plt>
  4062b0:	cbz	x0, 4062bc <ferror@plt+0x452c>
  4062b4:	ldrsb	w0, [x0]
  4062b8:	cbz	w0, 406440 <ferror@plt+0x46b0>
  4062bc:	ldp	x6, x7, [sp, #168]
  4062c0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4062c4:	ldp	x4, x5, [sp, #184]
  4062c8:	add	x1, x1, #0xb40
  4062cc:	ldp	x8, x9, [sp, #200]
  4062d0:	mov	x2, x21
  4062d4:	ldr	x3, [sp, #216]
  4062d8:	mov	x0, x19
  4062dc:	stp	x6, x7, [sp, #112]
  4062e0:	stp	x4, x5, [sp, #128]
  4062e4:	stp	x8, x9, [sp, #144]
  4062e8:	str	x3, [sp, #160]
  4062ec:	bl	401a20 <strptime@plt>
  4062f0:	cbz	x0, 4062fc <ferror@plt+0x456c>
  4062f4:	ldrsb	w0, [x0]
  4062f8:	cbz	w0, 406440 <ferror@plt+0x46b0>
  4062fc:	ldp	x6, x7, [sp, #168]
  406300:	adrp	x1, 407000 <ferror@plt+0x5270>
  406304:	ldp	x4, x5, [sp, #184]
  406308:	add	x1, x1, #0xb50
  40630c:	ldp	x8, x9, [sp, #200]
  406310:	mov	x2, x21
  406314:	ldr	x3, [sp, #216]
  406318:	mov	x0, x19
  40631c:	stp	x6, x7, [sp, #112]
  406320:	stp	x4, x5, [sp, #128]
  406324:	stp	x8, x9, [sp, #144]
  406328:	str	x3, [sp, #160]
  40632c:	bl	401a20 <strptime@plt>
  406330:	cbz	x0, 40633c <ferror@plt+0x45ac>
  406334:	ldrsb	w0, [x0]
  406338:	cbz	w0, 4064b0 <ferror@plt+0x4720>
  40633c:	ldp	x6, x7, [sp, #168]
  406340:	adrp	x1, 407000 <ferror@plt+0x5270>
  406344:	ldp	x4, x5, [sp, #184]
  406348:	add	x1, x1, #0xb60
  40634c:	ldp	x8, x9, [sp, #200]
  406350:	mov	x2, x21
  406354:	ldr	x3, [sp, #216]
  406358:	mov	x0, x19
  40635c:	stp	x6, x7, [sp, #112]
  406360:	stp	x4, x5, [sp, #128]
  406364:	stp	x8, x9, [sp, #144]
  406368:	str	x3, [sp, #160]
  40636c:	bl	401a20 <strptime@plt>
  406370:	cbz	x0, 40637c <ferror@plt+0x45ec>
  406374:	ldrsb	w0, [x0]
  406378:	cbz	w0, 4064b0 <ferror@plt+0x4720>
  40637c:	ldp	x6, x7, [sp, #168]
  406380:	adrp	x1, 407000 <ferror@plt+0x5270>
  406384:	ldp	x4, x5, [sp, #184]
  406388:	add	x1, x1, #0xb70
  40638c:	ldp	x8, x9, [sp, #200]
  406390:	mov	x2, x21
  406394:	ldr	x3, [sp, #216]
  406398:	mov	x0, x19
  40639c:	stp	x6, x7, [sp, #112]
  4063a0:	stp	x4, x5, [sp, #128]
  4063a4:	stp	x8, x9, [sp, #144]
  4063a8:	str	x3, [sp, #160]
  4063ac:	bl	401a20 <strptime@plt>
  4063b0:	cbz	x0, 4063bc <ferror@plt+0x462c>
  4063b4:	ldrsb	w0, [x0]
  4063b8:	cbz	w0, 406444 <ferror@plt+0x46b4>
  4063bc:	ldp	x6, x7, [sp, #168]
  4063c0:	adrp	x1, 407000 <ferror@plt+0x5270>
  4063c4:	ldp	x4, x5, [sp, #184]
  4063c8:	add	x1, x1, #0xb80
  4063cc:	ldp	x8, x9, [sp, #200]
  4063d0:	mov	x2, x21
  4063d4:	ldr	x3, [sp, #216]
  4063d8:	mov	x0, x19
  4063dc:	stp	x6, x7, [sp, #112]
  4063e0:	stp	x4, x5, [sp, #128]
  4063e4:	stp	x8, x9, [sp, #144]
  4063e8:	str	x3, [sp, #160]
  4063ec:	bl	401a20 <strptime@plt>
  4063f0:	cbz	x0, 4063fc <ferror@plt+0x466c>
  4063f4:	ldrsb	w0, [x0]
  4063f8:	cbz	w0, 406440 <ferror@plt+0x46b0>
  4063fc:	ldp	x6, x7, [sp, #168]
  406400:	adrp	x1, 407000 <ferror@plt+0x5270>
  406404:	ldp	x4, x5, [sp, #184]
  406408:	mov	x0, x19
  40640c:	ldp	x8, x9, [sp, #200]
  406410:	add	x1, x1, #0xb88
  406414:	ldr	x3, [sp, #216]
  406418:	mov	x2, x21
  40641c:	stp	x6, x7, [sp, #112]
  406420:	stp	x4, x5, [sp, #128]
  406424:	stp	x8, x9, [sp, #144]
  406428:	str	x3, [sp, #160]
  40642c:	bl	401a20 <strptime@plt>
  406430:	cbz	x0, 406470 <ferror@plt+0x46e0>
  406434:	ldrsb	w0, [x0]
  406438:	cbnz	w0, 406470 <ferror@plt+0x46e0>
  40643c:	nop
  406440:	str	wzr, [sp, #112]
  406444:	mov	x0, x21
  406448:	bl	401ba0 <mktime@plt>
  40644c:	cmn	x0, #0x1
  406450:	b.eq	406470 <ferror@plt+0x46e0>  // b.none
  406454:	tbnz	w22, #31, 406464 <ferror@plt+0x46d4>
  406458:	ldr	w1, [sp, #136]
  40645c:	cmp	w1, w22
  406460:	b.ne	406470 <ferror@plt+0x46e0>  // b.any
  406464:	ldp	x23, x24, [sp, #48]
  406468:	ldp	x25, x26, [sp, #64]
  40646c:	b	4060c8 <ferror@plt+0x4338>
  406470:	mov	w19, #0xffffffea            	// #-22
  406474:	ldp	x23, x24, [sp, #48]
  406478:	ldp	x25, x26, [sp, #64]
  40647c:	b	4060ec <ferror@plt+0x435c>
  406480:	add	w23, w23, #0x1
  406484:	add	x25, x25, #0x10
  406488:	cmp	w23, #0xe
  40648c:	b.ne	40616c <ferror@plt+0x43dc>  // b.any
  406490:	mov	w22, #0xffffffff            	// #-1
  406494:	b	4061bc <ferror@plt+0x442c>
  406498:	add	x0, x19, #0x1
  40649c:	add	x1, sp, #0x68
  4064a0:	bl	405d38 <ferror@plt+0x3fa8>
  4064a4:	mov	w19, w0
  4064a8:	tbz	w0, #31, 406098 <ferror@plt+0x4308>
  4064ac:	b	4060ec <ferror@plt+0x435c>
  4064b0:	str	xzr, [sp, #112]
  4064b4:	str	wzr, [sp, #120]
  4064b8:	b	406444 <ferror@plt+0x46b4>
  4064bc:	adrp	x3, 407000 <ferror@plt+0x5270>
  4064c0:	add	x3, x3, #0xd80
  4064c4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4064c8:	adrp	x0, 406000 <ferror@plt+0x4270>
  4064cc:	add	x3, x3, #0x10
  4064d0:	add	x1, x1, #0xa98
  4064d4:	add	x0, x0, #0xeb8
  4064d8:	mov	w2, #0xc4                  	// #196
  4064dc:	stp	x21, x22, [sp, #32]
  4064e0:	stp	x23, x24, [sp, #48]
  4064e4:	stp	x25, x26, [sp, #64]
  4064e8:	bl	401d30 <__assert_fail@plt>
  4064ec:	adrp	x3, 407000 <ferror@plt+0x5270>
  4064f0:	add	x3, x3, #0xd80
  4064f4:	adrp	x1, 407000 <ferror@plt+0x5270>
  4064f8:	adrp	x0, 407000 <ferror@plt+0x5270>
  4064fc:	add	x3, x3, #0x10
  406500:	add	x1, x1, #0xa98
  406504:	add	x0, x0, #0xab0
  406508:	mov	w2, #0xc5                  	// #197
  40650c:	stp	x23, x24, [sp, #48]
  406510:	stp	x25, x26, [sp, #64]
  406514:	bl	401d30 <__assert_fail@plt>
  406518:	mov	w19, #0xfffffff4            	// #-12
  40651c:	b	4060ec <ferror@plt+0x435c>
  406520:	ldr	w1, [x0, #32]
  406524:	tbnz	w1, #31, 406530 <ferror@plt+0x47a0>
  406528:	ldr	w0, [x0, #40]
  40652c:	ret
  406530:	mov	w0, #0x0                   	// #0
  406534:	ret
  406538:	stp	x29, x30, [sp, #-128]!
  40653c:	mov	x29, sp
  406540:	stp	x19, x20, [sp, #16]
  406544:	mov	w19, w1
  406548:	mov	x20, x3
  40654c:	stp	x21, x22, [sp, #32]
  406550:	mov	x21, x2
  406554:	mov	x22, x0
  406558:	str	x23, [sp, #48]
  40655c:	add	x23, sp, #0x48
  406560:	mov	x1, x23
  406564:	tbz	w19, #6, 4065ac <ferror@plt+0x481c>
  406568:	bl	401b40 <gmtime_r@plt>
  40656c:	cbz	x0, 406730 <ferror@plt+0x49a0>
  406570:	ldr	x22, [x22, #8]
  406574:	tbnz	w19, #0, 4066f0 <ferror@plt+0x4960>
  406578:	and	w0, w19, #0x3
  40657c:	cmp	w0, #0x3
  406580:	b.eq	4065b4 <ferror@plt+0x4824>  // b.none
  406584:	tbnz	w19, #1, 4065d4 <ferror@plt+0x4844>
  406588:	tbnz	w19, #3, 40660c <ferror@plt+0x487c>
  40658c:	tbnz	w19, #4, 4066b8 <ferror@plt+0x4928>
  406590:	tbnz	w19, #2, 406648 <ferror@plt+0x48b8>
  406594:	mov	w0, #0x0                   	// #0
  406598:	ldp	x19, x20, [sp, #16]
  40659c:	ldp	x21, x22, [sp, #32]
  4065a0:	ldr	x23, [sp, #48]
  4065a4:	ldp	x29, x30, [sp], #128
  4065a8:	ret
  4065ac:	bl	401990 <localtime_r@plt>
  4065b0:	b	40656c <ferror@plt+0x47dc>
  4065b4:	cbz	x20, 406628 <ferror@plt+0x4898>
  4065b8:	tst	x19, #0x20
  4065bc:	mov	w0, #0x54                  	// #84
  4065c0:	mov	w1, #0x20                  	// #32
  4065c4:	csel	w0, w0, w1, ne  // ne = any
  4065c8:	strb	w0, [x21], #1
  4065cc:	sub	x20, x20, #0x1
  4065d0:	tbz	w19, #1, 406588 <ferror@plt+0x47f8>
  4065d4:	ldp	w5, w4, [sp, #72]
  4065d8:	adrp	x2, 407000 <ferror@plt+0x5270>
  4065dc:	ldr	w3, [sp, #80]
  4065e0:	add	x2, x2, #0xbd0
  4065e4:	mov	x1, x20
  4065e8:	mov	x0, x21
  4065ec:	bl	401a30 <snprintf@plt>
  4065f0:	tbnz	w0, #31, 406628 <ferror@plt+0x4898>
  4065f4:	cmp	x20, w0, sxtw
  4065f8:	sxtw	x0, w0
  4065fc:	b.cc	406628 <ferror@plt+0x4898>  // b.lo, b.ul, b.last
  406600:	sub	x20, x20, x0
  406604:	add	x21, x21, x0
  406608:	tbz	w19, #3, 40658c <ferror@plt+0x47fc>
  40660c:	adrp	x2, 407000 <ferror@plt+0x5270>
  406610:	mov	x3, x22
  406614:	mov	x1, x20
  406618:	add	x2, x2, #0xbe0
  40661c:	mov	x0, x21
  406620:	bl	401a30 <snprintf@plt>
  406624:	tbz	w0, #31, 4066d4 <ferror@plt+0x4944>
  406628:	adrp	x1, 407000 <ferror@plt+0x5270>
  40662c:	add	x1, x1, #0xba8
  406630:	mov	w2, #0x5                   	// #5
  406634:	mov	x0, #0x0                   	// #0
  406638:	bl	401cf0 <dcgettext@plt>
  40663c:	bl	401cd0 <warnx@plt>
  406640:	mov	w0, #0xffffffff            	// #-1
  406644:	b	406598 <ferror@plt+0x4808>
  406648:	mov	x0, x23
  40664c:	bl	406520 <ferror@plt+0x4790>
  406650:	mov	w3, #0x8889                	// #34953
  406654:	mov	w4, w0
  406658:	movk	w3, #0x8888, lsl #16
  40665c:	adrp	x2, 407000 <ferror@plt+0x5270>
  406660:	mov	x0, x21
  406664:	mov	x1, x20
  406668:	smull	x5, w4, w3
  40666c:	add	x2, x2, #0xbf0
  406670:	lsr	x5, x5, #32
  406674:	add	w5, w4, w5
  406678:	asr	w5, w5, #5
  40667c:	sub	w4, w5, w4, asr #31
  406680:	smull	x3, w4, w3
  406684:	lsr	x3, x3, #32
  406688:	add	w3, w4, w3
  40668c:	asr	w3, w3, #5
  406690:	sub	w3, w3, w4, asr #31
  406694:	lsl	w5, w3, #4
  406698:	sub	w5, w5, w3
  40669c:	subs	w4, w4, w5, lsl #2
  4066a0:	cneg	w4, w4, mi  // mi = first
  4066a4:	bl	401a30 <snprintf@plt>
  4066a8:	tbnz	w0, #31, 406628 <ferror@plt+0x4898>
  4066ac:	cmp	x20, w0, sxtw
  4066b0:	b.cs	406594 <ferror@plt+0x4804>  // b.hs, b.nlast
  4066b4:	b	406628 <ferror@plt+0x4898>
  4066b8:	adrp	x2, 407000 <ferror@plt+0x5270>
  4066bc:	mov	x3, x22
  4066c0:	mov	x1, x20
  4066c4:	add	x2, x2, #0xbe8
  4066c8:	mov	x0, x21
  4066cc:	bl	401a30 <snprintf@plt>
  4066d0:	tbnz	w0, #31, 406628 <ferror@plt+0x4898>
  4066d4:	cmp	x20, w0, sxtw
  4066d8:	sxtw	x0, w0
  4066dc:	b.cc	406628 <ferror@plt+0x4898>  // b.lo, b.ul, b.last
  4066e0:	sub	x20, x20, x0
  4066e4:	add	x21, x21, x0
  4066e8:	tbz	w19, #2, 406594 <ferror@plt+0x4804>
  4066ec:	b	406648 <ferror@plt+0x48b8>
  4066f0:	ldp	w5, w4, [sp, #84]
  4066f4:	adrp	x2, 407000 <ferror@plt+0x5270>
  4066f8:	ldrsw	x3, [sp, #92]
  4066fc:	add	x2, x2, #0xb98
  406700:	mov	x1, x20
  406704:	mov	x0, x21
  406708:	add	x3, x3, #0x76c
  40670c:	add	w4, w4, #0x1
  406710:	bl	401a30 <snprintf@plt>
  406714:	tbnz	w0, #31, 406628 <ferror@plt+0x4898>
  406718:	cmp	x20, w0, sxtw
  40671c:	sxtw	x0, w0
  406720:	b.cc	406628 <ferror@plt+0x4898>  // b.lo, b.ul, b.last
  406724:	sub	x20, x20, x0
  406728:	add	x21, x21, x0
  40672c:	b	406578 <ferror@plt+0x47e8>
  406730:	mov	w2, #0x5                   	// #5
  406734:	adrp	x1, 407000 <ferror@plt+0x5270>
  406738:	mov	x0, #0x0                   	// #0
  40673c:	add	x1, x1, #0xc00
  406740:	bl	401cf0 <dcgettext@plt>
  406744:	ldr	x1, [x22]
  406748:	bl	401cd0 <warnx@plt>
  40674c:	mov	w0, #0xffffffff            	// #-1
  406750:	b	406598 <ferror@plt+0x4808>
  406754:	nop
  406758:	stp	x29, x30, [sp, #-48]!
  40675c:	mov	x29, sp
  406760:	stp	x19, x20, [sp, #16]
  406764:	mov	w20, w1
  406768:	mov	x19, x3
  40676c:	stp	x21, x22, [sp, #32]
  406770:	mov	x22, x0
  406774:	mov	x21, x2
  406778:	tbnz	w20, #0, 406900 <ferror@plt+0x4b70>
  40677c:	and	w0, w20, #0x3
  406780:	cmp	w0, #0x3
  406784:	b.eq	4067ac <ferror@plt+0x4a1c>  // b.none
  406788:	tbnz	w20, #1, 4067cc <ferror@plt+0x4a3c>
  40678c:	tbnz	w20, #3, 406804 <ferror@plt+0x4a74>
  406790:	tbnz	w20, #4, 4068c8 <ferror@plt+0x4b38>
  406794:	tbnz	w20, #2, 406838 <ferror@plt+0x4aa8>
  406798:	mov	w0, #0x0                   	// #0
  40679c:	ldp	x19, x20, [sp, #16]
  4067a0:	ldp	x21, x22, [sp, #32]
  4067a4:	ldp	x29, x30, [sp], #48
  4067a8:	ret
  4067ac:	cbz	x19, 4068a8 <ferror@plt+0x4b18>
  4067b0:	tst	x20, #0x20
  4067b4:	mov	w0, #0x54                  	// #84
  4067b8:	mov	w1, #0x20                  	// #32
  4067bc:	csel	w0, w0, w1, ne  // ne = any
  4067c0:	strb	w0, [x21], #1
  4067c4:	sub	x19, x19, #0x1
  4067c8:	tbz	w20, #1, 40678c <ferror@plt+0x49fc>
  4067cc:	ldp	w5, w4, [x22]
  4067d0:	mov	x1, x19
  4067d4:	ldr	w3, [x22, #8]
  4067d8:	mov	x0, x21
  4067dc:	adrp	x2, 407000 <ferror@plt+0x5270>
  4067e0:	add	x2, x2, #0xbd0
  4067e4:	bl	401a30 <snprintf@plt>
  4067e8:	sxtw	x1, w0
  4067ec:	tbnz	w1, #31, 4068a8 <ferror@plt+0x4b18>
  4067f0:	cmp	x19, w1, sxtw
  4067f4:	b.cc	4068a8 <ferror@plt+0x4b18>  // b.lo, b.ul, b.last
  4067f8:	sub	x19, x19, x1
  4067fc:	add	x21, x21, x1
  406800:	tbz	w20, #3, 406790 <ferror@plt+0x4a00>
  406804:	mov	x1, x19
  406808:	mov	x0, x21
  40680c:	adrp	x2, 407000 <ferror@plt+0x5270>
  406810:	mov	x3, #0x0                   	// #0
  406814:	add	x2, x2, #0xbe0
  406818:	bl	401a30 <snprintf@plt>
  40681c:	sxtw	x1, w0
  406820:	tbnz	w1, #31, 4068a8 <ferror@plt+0x4b18>
  406824:	cmp	x19, w1, sxtw
  406828:	b.cc	4068a8 <ferror@plt+0x4b18>  // b.lo, b.ul, b.last
  40682c:	sub	x19, x19, x1
  406830:	add	x21, x21, x1
  406834:	tbz	w20, #2, 406798 <ferror@plt+0x4a08>
  406838:	mov	x0, x22
  40683c:	bl	406520 <ferror@plt+0x4790>
  406840:	mov	w3, #0x8889                	// #34953
  406844:	mov	w4, w0
  406848:	movk	w3, #0x8888, lsl #16
  40684c:	adrp	x2, 407000 <ferror@plt+0x5270>
  406850:	mov	x0, x21
  406854:	mov	x1, x19
  406858:	smull	x5, w4, w3
  40685c:	add	x2, x2, #0xbf0
  406860:	lsr	x5, x5, #32
  406864:	add	w5, w4, w5
  406868:	asr	w5, w5, #5
  40686c:	sub	w4, w5, w4, asr #31
  406870:	smull	x3, w4, w3
  406874:	lsr	x3, x3, #32
  406878:	add	w3, w4, w3
  40687c:	asr	w3, w3, #5
  406880:	sub	w3, w3, w4, asr #31
  406884:	lsl	w5, w3, #4
  406888:	sub	w5, w5, w3
  40688c:	subs	w4, w4, w5, lsl #2
  406890:	cneg	w4, w4, mi  // mi = first
  406894:	bl	401a30 <snprintf@plt>
  406898:	tbnz	w0, #31, 4068a8 <ferror@plt+0x4b18>
  40689c:	cmp	x19, w0, sxtw
  4068a0:	b.cs	406798 <ferror@plt+0x4a08>  // b.hs, b.nlast
  4068a4:	nop
  4068a8:	adrp	x1, 407000 <ferror@plt+0x5270>
  4068ac:	add	x1, x1, #0xba8
  4068b0:	mov	w2, #0x5                   	// #5
  4068b4:	mov	x0, #0x0                   	// #0
  4068b8:	bl	401cf0 <dcgettext@plt>
  4068bc:	bl	401cd0 <warnx@plt>
  4068c0:	mov	w0, #0xffffffff            	// #-1
  4068c4:	b	40679c <ferror@plt+0x4a0c>
  4068c8:	adrp	x2, 407000 <ferror@plt+0x5270>
  4068cc:	mov	x1, x19
  4068d0:	add	x2, x2, #0xbe8
  4068d4:	mov	x0, x21
  4068d8:	mov	x3, #0x0                   	// #0
  4068dc:	bl	401a30 <snprintf@plt>
  4068e0:	tbnz	w0, #31, 4068a8 <ferror@plt+0x4b18>
  4068e4:	cmp	x19, w0, sxtw
  4068e8:	sxtw	x0, w0
  4068ec:	b.cc	4068a8 <ferror@plt+0x4b18>  // b.lo, b.ul, b.last
  4068f0:	sub	x19, x19, x0
  4068f4:	add	x21, x21, x0
  4068f8:	tbz	w20, #2, 406798 <ferror@plt+0x4a08>
  4068fc:	b	406838 <ferror@plt+0x4aa8>
  406900:	ldp	w5, w4, [x22, #12]
  406904:	mov	x1, x3
  406908:	ldrsw	x3, [x22, #20]
  40690c:	mov	x0, x21
  406910:	add	w4, w4, #0x1
  406914:	adrp	x2, 407000 <ferror@plt+0x5270>
  406918:	add	x3, x3, #0x76c
  40691c:	add	x2, x2, #0xb98
  406920:	bl	401a30 <snprintf@plt>
  406924:	sxtw	x1, w0
  406928:	tbnz	w1, #31, 4068a8 <ferror@plt+0x4b18>
  40692c:	cmp	x19, w1, sxtw
  406930:	b.cc	4068a8 <ferror@plt+0x4b18>  // b.lo, b.ul, b.last
  406934:	sub	x19, x19, x1
  406938:	add	x21, x21, x1
  40693c:	b	40677c <ferror@plt+0x49ec>
  406940:	stp	x29, x30, [sp, #-128]!
  406944:	mov	x29, sp
  406948:	stp	x19, x20, [sp, #16]
  40694c:	mov	w19, w1
  406950:	mov	x20, x3
  406954:	stp	x21, x22, [sp, #32]
  406958:	mov	x21, x2
  40695c:	mov	x22, x0
  406960:	str	x23, [sp, #48]
  406964:	add	x23, sp, #0x48
  406968:	mov	x1, x23
  40696c:	tbz	w19, #6, 4069b0 <ferror@plt+0x4c20>
  406970:	bl	401b40 <gmtime_r@plt>
  406974:	cbz	x0, 406b38 <ferror@plt+0x4da8>
  406978:	tbnz	w19, #0, 406af8 <ferror@plt+0x4d68>
  40697c:	and	w0, w19, #0x3
  406980:	cmp	w0, #0x3
  406984:	b.eq	4069b8 <ferror@plt+0x4c28>  // b.none
  406988:	tbnz	w19, #1, 4069d8 <ferror@plt+0x4c48>
  40698c:	tbnz	w19, #3, 406a10 <ferror@plt+0x4c80>
  406990:	tbnz	w19, #4, 406ac0 <ferror@plt+0x4d30>
  406994:	tbnz	w19, #2, 406a50 <ferror@plt+0x4cc0>
  406998:	mov	w0, #0x0                   	// #0
  40699c:	ldp	x19, x20, [sp, #16]
  4069a0:	ldp	x21, x22, [sp, #32]
  4069a4:	ldr	x23, [sp, #48]
  4069a8:	ldp	x29, x30, [sp], #128
  4069ac:	ret
  4069b0:	bl	401990 <localtime_r@plt>
  4069b4:	b	406974 <ferror@plt+0x4be4>
  4069b8:	cbz	x20, 406a30 <ferror@plt+0x4ca0>
  4069bc:	tst	x19, #0x20
  4069c0:	mov	w0, #0x54                  	// #84
  4069c4:	mov	w1, #0x20                  	// #32
  4069c8:	csel	w0, w0, w1, ne  // ne = any
  4069cc:	strb	w0, [x21], #1
  4069d0:	sub	x20, x20, #0x1
  4069d4:	tbz	w19, #1, 40698c <ferror@plt+0x4bfc>
  4069d8:	ldp	w5, w4, [sp, #72]
  4069dc:	adrp	x2, 407000 <ferror@plt+0x5270>
  4069e0:	ldr	w3, [sp, #80]
  4069e4:	add	x2, x2, #0xbd0
  4069e8:	mov	x1, x20
  4069ec:	mov	x0, x21
  4069f0:	bl	401a30 <snprintf@plt>
  4069f4:	tbnz	w0, #31, 406a30 <ferror@plt+0x4ca0>
  4069f8:	cmp	x20, w0, sxtw
  4069fc:	sxtw	x0, w0
  406a00:	b.cc	406a30 <ferror@plt+0x4ca0>  // b.lo, b.ul, b.last
  406a04:	sub	x20, x20, x0
  406a08:	add	x21, x21, x0
  406a0c:	tbz	w19, #3, 406990 <ferror@plt+0x4c00>
  406a10:	adrp	x2, 407000 <ferror@plt+0x5270>
  406a14:	mov	x1, x20
  406a18:	add	x2, x2, #0xbe0
  406a1c:	mov	x0, x21
  406a20:	mov	x3, #0x0                   	// #0
  406a24:	bl	401a30 <snprintf@plt>
  406a28:	tbz	w0, #31, 406adc <ferror@plt+0x4d4c>
  406a2c:	nop
  406a30:	adrp	x1, 407000 <ferror@plt+0x5270>
  406a34:	add	x1, x1, #0xba8
  406a38:	mov	w2, #0x5                   	// #5
  406a3c:	mov	x0, #0x0                   	// #0
  406a40:	bl	401cf0 <dcgettext@plt>
  406a44:	bl	401cd0 <warnx@plt>
  406a48:	mov	w0, #0xffffffff            	// #-1
  406a4c:	b	40699c <ferror@plt+0x4c0c>
  406a50:	mov	x0, x23
  406a54:	bl	406520 <ferror@plt+0x4790>
  406a58:	mov	w3, #0x8889                	// #34953
  406a5c:	mov	w4, w0
  406a60:	movk	w3, #0x8888, lsl #16
  406a64:	adrp	x2, 407000 <ferror@plt+0x5270>
  406a68:	mov	x0, x21
  406a6c:	mov	x1, x20
  406a70:	smull	x5, w4, w3
  406a74:	add	x2, x2, #0xbf0
  406a78:	lsr	x5, x5, #32
  406a7c:	add	w5, w4, w5
  406a80:	asr	w5, w5, #5
  406a84:	sub	w4, w5, w4, asr #31
  406a88:	smull	x3, w4, w3
  406a8c:	lsr	x3, x3, #32
  406a90:	add	w3, w4, w3
  406a94:	asr	w3, w3, #5
  406a98:	sub	w3, w3, w4, asr #31
  406a9c:	lsl	w5, w3, #4
  406aa0:	sub	w5, w5, w3
  406aa4:	subs	w4, w4, w5, lsl #2
  406aa8:	cneg	w4, w4, mi  // mi = first
  406aac:	bl	401a30 <snprintf@plt>
  406ab0:	tbnz	w0, #31, 406a30 <ferror@plt+0x4ca0>
  406ab4:	cmp	x20, w0, sxtw
  406ab8:	b.cs	406998 <ferror@plt+0x4c08>  // b.hs, b.nlast
  406abc:	b	406a30 <ferror@plt+0x4ca0>
  406ac0:	adrp	x2, 407000 <ferror@plt+0x5270>
  406ac4:	mov	x1, x20
  406ac8:	add	x2, x2, #0xbe8
  406acc:	mov	x0, x21
  406ad0:	mov	x3, #0x0                   	// #0
  406ad4:	bl	401a30 <snprintf@plt>
  406ad8:	tbnz	w0, #31, 406a30 <ferror@plt+0x4ca0>
  406adc:	cmp	x20, w0, sxtw
  406ae0:	sxtw	x0, w0
  406ae4:	b.cc	406a30 <ferror@plt+0x4ca0>  // b.lo, b.ul, b.last
  406ae8:	sub	x20, x20, x0
  406aec:	add	x21, x21, x0
  406af0:	tbz	w19, #2, 406998 <ferror@plt+0x4c08>
  406af4:	b	406a50 <ferror@plt+0x4cc0>
  406af8:	ldp	w5, w4, [sp, #84]
  406afc:	adrp	x2, 407000 <ferror@plt+0x5270>
  406b00:	ldrsw	x3, [sp, #92]
  406b04:	add	x2, x2, #0xb98
  406b08:	mov	x1, x20
  406b0c:	mov	x0, x21
  406b10:	add	x3, x3, #0x76c
  406b14:	add	w4, w4, #0x1
  406b18:	bl	401a30 <snprintf@plt>
  406b1c:	tbnz	w0, #31, 406a30 <ferror@plt+0x4ca0>
  406b20:	cmp	x20, w0, sxtw
  406b24:	sxtw	x0, w0
  406b28:	b.cc	406a30 <ferror@plt+0x4ca0>  // b.lo, b.ul, b.last
  406b2c:	sub	x20, x20, x0
  406b30:	add	x21, x21, x0
  406b34:	b	40697c <ferror@plt+0x4bec>
  406b38:	mov	w2, #0x5                   	// #5
  406b3c:	adrp	x1, 407000 <ferror@plt+0x5270>
  406b40:	mov	x0, #0x0                   	// #0
  406b44:	add	x1, x1, #0xc00
  406b48:	bl	401cf0 <dcgettext@plt>
  406b4c:	mov	x1, x22
  406b50:	bl	401cd0 <warnx@plt>
  406b54:	mov	w0, #0xffffffff            	// #-1
  406b58:	b	40699c <ferror@plt+0x4c0c>
  406b5c:	nop
  406b60:	stp	x29, x30, [sp, #-176]!
  406b64:	mov	x29, sp
  406b68:	stp	x21, x22, [sp, #32]
  406b6c:	mov	x21, x0
  406b70:	mov	x22, x3
  406b74:	ldr	x0, [x1]
  406b78:	stp	x19, x20, [sp, #16]
  406b7c:	mov	x19, x1
  406b80:	stp	x23, x24, [sp, #48]
  406b84:	mov	x20, x4
  406b88:	mov	w23, w2
  406b8c:	cbz	x0, 406c28 <ferror@plt+0x4e98>
  406b90:	add	x24, sp, #0x40
  406b94:	mov	x0, x21
  406b98:	mov	x1, x24
  406b9c:	bl	401990 <localtime_r@plt>
  406ba0:	add	x1, sp, #0x78
  406ba4:	mov	x0, x19
  406ba8:	bl	401990 <localtime_r@plt>
  406bac:	ldr	w0, [sp, #92]
  406bb0:	ldr	w1, [sp, #148]
  406bb4:	cmp	w1, w0
  406bb8:	ldr	w1, [sp, #84]
  406bbc:	ldr	w0, [sp, #140]
  406bc0:	b.eq	406c04 <ferror@plt+0x4e74>  // b.none
  406bc4:	cmp	w1, w0
  406bc8:	b.ne	406c0c <ferror@plt+0x4e7c>  // b.any
  406bcc:	mov	x3, x24
  406bd0:	mov	x1, x20
  406bd4:	mov	x0, x22
  406bd8:	tbz	w23, #1, 406c38 <ferror@plt+0x4ea8>
  406bdc:	adrp	x2, 407000 <ferror@plt+0x5270>
  406be0:	add	x2, x2, #0xc20
  406be4:	bl	4019c0 <strftime@plt>
  406be8:	cmp	w0, #0x0
  406bec:	csetm	w0, le
  406bf0:	ldp	x19, x20, [sp, #16]
  406bf4:	ldp	x21, x22, [sp, #32]
  406bf8:	ldp	x23, x24, [sp, #48]
  406bfc:	ldp	x29, x30, [sp], #176
  406c00:	ret
  406c04:	cmp	w1, w0
  406c08:	b.eq	406c48 <ferror@plt+0x4eb8>  // b.none
  406c0c:	mov	x3, x24
  406c10:	mov	x1, x20
  406c14:	mov	x0, x22
  406c18:	adrp	x2, 407000 <ferror@plt+0x5270>
  406c1c:	add	x2, x2, #0xc38
  406c20:	bl	4019c0 <strftime@plt>
  406c24:	b	406be8 <ferror@plt+0x4e58>
  406c28:	mov	x0, x19
  406c2c:	mov	x1, #0x0                   	// #0
  406c30:	bl	401b20 <gettimeofday@plt>
  406c34:	b	406b90 <ferror@plt+0x4e00>
  406c38:	adrp	x2, 407000 <ferror@plt+0x5270>
  406c3c:	add	x2, x2, #0xc30
  406c40:	bl	4019c0 <strftime@plt>
  406c44:	b	406be8 <ferror@plt+0x4e58>
  406c48:	ldp	w4, w3, [sp, #68]
  406c4c:	adrp	x2, 406000 <ferror@plt+0x4270>
  406c50:	mov	x0, x22
  406c54:	mov	x1, x20
  406c58:	add	x2, x2, #0xdd8
  406c5c:	bl	401a30 <snprintf@plt>
  406c60:	tbnz	w0, #31, 406c80 <ferror@plt+0x4ef0>
  406c64:	cmp	x20, w0, sxtw
  406c68:	csetm	w0, cc  // cc = lo, ul, last
  406c6c:	ldp	x19, x20, [sp, #16]
  406c70:	ldp	x21, x22, [sp, #32]
  406c74:	ldp	x23, x24, [sp, #48]
  406c78:	ldp	x29, x30, [sp], #176
  406c7c:	ret
  406c80:	mov	w0, #0xffffffff            	// #-1
  406c84:	b	406bf0 <ferror@plt+0x4e60>
  406c88:	stp	x29, x30, [sp, #-64]!
  406c8c:	mov	x29, sp
  406c90:	stp	x19, x20, [sp, #16]
  406c94:	adrp	x20, 419000 <ferror@plt+0x17270>
  406c98:	add	x20, x20, #0xb40
  406c9c:	stp	x21, x22, [sp, #32]
  406ca0:	adrp	x21, 419000 <ferror@plt+0x17270>
  406ca4:	add	x21, x21, #0xb38
  406ca8:	sub	x20, x20, x21
  406cac:	mov	w22, w0
  406cb0:	stp	x23, x24, [sp, #48]
  406cb4:	mov	x23, x1
  406cb8:	mov	x24, x2
  406cbc:	bl	4018a0 <memcpy@plt-0x40>
  406cc0:	cmp	xzr, x20, asr #3
  406cc4:	b.eq	406cf0 <ferror@plt+0x4f60>  // b.none
  406cc8:	asr	x20, x20, #3
  406ccc:	mov	x19, #0x0                   	// #0
  406cd0:	ldr	x3, [x21, x19, lsl #3]
  406cd4:	mov	x2, x24
  406cd8:	add	x19, x19, #0x1
  406cdc:	mov	x1, x23
  406ce0:	mov	w0, w22
  406ce4:	blr	x3
  406ce8:	cmp	x20, x19
  406cec:	b.ne	406cd0 <ferror@plt+0x4f40>  // b.any
  406cf0:	ldp	x19, x20, [sp, #16]
  406cf4:	ldp	x21, x22, [sp, #32]
  406cf8:	ldp	x23, x24, [sp, #48]
  406cfc:	ldp	x29, x30, [sp], #64
  406d00:	ret
  406d04:	nop
  406d08:	ret
  406d0c:	nop
  406d10:	adrp	x2, 41a000 <ferror@plt+0x18270>
  406d14:	mov	x1, #0x0                   	// #0
  406d18:	ldr	x2, [x2, #616]
  406d1c:	b	4019d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406d20 <.fini>:
  406d20:	stp	x29, x30, [sp, #-16]!
  406d24:	mov	x29, sp
  406d28:	ldp	x29, x30, [sp], #16
  406d2c:	ret
