m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog
T_opt
!s110 1610045937
VAdBUU]IWDz<H]@Rc_Q4O_1
Z1 04 3 4 work top fast 0
=1-005056b17221-5ff759f1-43e2f-2ff4
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7d;67
T_opt1
!s110 1610044101
V[181bn[MzXhefT7ohonk^1
R1
=1-005056b17221-5ff752c4-c5882-7d7e
o-quiet -auto_acc_if_foreign -work work
R2
n@_opt1
R3
R0
valu
Z4 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z5 DXx4 work 8 typedefs 0 22 <7]g?SS^k1[TZQE^KO1[72
!s110 1609589207
!i10b 1
!s100 z`kY8DR`:f?odY`Gl<Cfi0
Z6 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGWje]Dn4IkL9SL8NgYgI90
Z7 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1609589195
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv
!i122 22
L0 1 30
Z8 OV;L;2020.1_3;71
r1
!s85 0
31
!s108 1609589207.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu.sv|
!i113 1
Z9 o-work work
R2
valu_test
R4
R5
DXx4 work 16 alu_test_sv_unit 0 22 e^@h8^eJh;>e@I`eJWUC83
Z10 !s110 1609588947
R7
r1
!s85 0
!i10b 1
!s100 9IFcQdPoannT=d_ajO8R21
IMLL>=[0RmDF:8b03m8:l;1
!s105 alu_test_sv_unit
S1
R0
Z11 w1518181990
Z12 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
Z13 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv
!i122 18
L0 16 67
R8
31
Z14 !s108 1609588947.000000
Z15 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
Z16 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/alu_test.sv|
!i113 1
R9
R2
Xalu_test_sv_unit
R4
R5
R10
Ve^@h8^eJh;>e@I`eJWUC83
r1
!s85 0
!i10b 1
!s100 KoiGkVMdkKZ14klY]@78@0
Ie^@h8^eJh;>e@I`eJWUC83
!i103 1
S1
R0
R11
R12
R13
!i122 18
Z17 L0 14 0
R8
31
R14
R15
R16
!i113 1
R9
R2
Ybus
Z18 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z19 !s110 1610044202
!i10b 1
!s100 NC8WdmJgF5W^aAg256=;Y2
I2EPieadO2TZS2V6BLhYge2
R7
!s105 intf_sv_unit
S1
Z20 d/home/phanq/Cadence/system_verilog/SystemVerilog
Z21 w1610043391
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv
L0 2
Z22 OL;L;10.7d;67
r1
!s85 0
31
Z23 !s108 1610044202.000000
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/intf.sv|
!i113 0
R9
R2
vcontrol
R4
Z24 DXx4 work 8 typedefs 0 22 dFnEYllo]ldWfSShQnONk1
!s110 1609588133
!i10b 1
!s100 I1Y9438]82`iA4mQ3bLgh0
R6
IdEILcJ0Vnjiojb5:2F6_A0
R7
S1
R0
w1609588098
Z25 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
Z26 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv
!i122 16
L0 15 76
R8
r1
!s85 0
31
!s108 1609588133.000000
Z27 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
Z28 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control.sv|
!i113 1
R9
R2
Xcontrol_sv_unit
R4
R24
!s110 1609585054
VmCDjTUUMJmclUHhZP^zU52
r1
!s85 0
!i10b 1
!s100 2SJElMzl6Q?`9XkT4A@Zd3
ImCDjTUUMJmclUHhZP^zU52
!i103 1
S1
R0
w1609585033
R25
R26
!i122 15
R17
R8
31
!s108 1609585054.000000
R27
R28
!i113 1
R9
R2
vcontrol_test
R4
R24
!s110 1609584819
!i10b 1
!s100 ngoBVKJ;1KOCl73oP?W>G3
R6
I7d_EIcSU<g_GoV[SG?lGD0
R7
S1
R0
w1609584806
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv
!i122 14
L0 13 91
R8
r1
!s85 0
31
!s108 1609584819.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab04-ctrl/control_test.sv|
!i113 1
R9
R2
vcounter
R4
Z29 !s110 1609535699
!i10b 1
!s100 C54S2@FY6CM<>ELD:9VhI1
R6
I;;[3D6`GBlgIl0EgVoiFg3
R7
S1
R0
w1609535683
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv
!i122 4
L0 1 22
R8
r1
!s85 0
31
Z30 !s108 1609535699.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter.sv|
!i113 1
R9
R2
vcounter_test
R4
R29
!i10b 1
!s100 aZ2kV9]HVP19B[Cb9BEDN0
R6
I]SIjb^b@iTKM`B1I]=?OI0
R7
S1
R0
R11
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv
!i122 5
L0 13 74
R8
r1
!s85 0
31
R30
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab03-count/counter_test.sv|
!i113 1
R9
R2
vcounterclass
R4
!s110 1609964557
!i10b 1
!s100 Cj507O_zK4_8ea]V@NeXZ1
R6
IQXbakYi:Ik5BAKgAk9jOT1
R7
S1
R0
w1609964550
Z31 8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
Z32 F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv
!i122 82
L0 13 146
R8
r1
!s85 0
31
!s108 1609964557.000000
Z33 !s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv|
Z34 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab12-polymorph/counter_polymorph.sv|
!i113 1
R9
R2
vcounterclass_polymorph
R4
!s110 1609964869
!i10b 1
!s100 I?lf94dZ[51aZ0kF?TgM`0
R6
Id7FgaXMUMAJ`OhY^zlPco1
R7
S1
R0
w1609964855
R31
R32
!i122 85
L0 13 144
R8
r1
!s85 0
31
!s108 1609964869.000000
R33
R34
!i113 1
R9
R2
vflipflop
R4
!s110 1609804327
!i10b 1
!s100 cbaJ776U7iihhV@_dA3m73
R6
IE_13i??F9SXbMD2lHg`dC0
R7
S1
R0
w1609804307
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv
!i122 66
L0 13 12
R8
r1
!s85 0
31
!s108 1609804327.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv|
!i113 1
R9
R2
vmem
R18
R19
!i10b 1
!s100 0DZY8^<E8>g1lFc7_@H960
I:Z@W?LE^5H<Q`AdeX>o7F1
R7
!s105 mem_sv_unit
S1
R20
R21
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv
L0 20
R22
r1
!s85 0
31
R23
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem.sv|
!i113 0
R9
R2
vmem_test
R18
!s110 1610045935
!i10b 1
!s100 M9_:2@YaZYGG>]o4oLia?0
Ig6>mmR18^0fOYAE1A^R2X1
R7
!s105 mem_test_queue_sv_unit
S1
R20
w1610045930
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv
L0 13
R22
r1
!s85 0
31
!s108 1610045934.000000
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_queue.sv|
!i113 0
R9
R2
vregister
R4
Z35 !s110 1609528553
!i10b 1
!s100 of_UNe8Z0jH`Jo1LQ`Nm=3
R6
IFddO]:afM0?47W2OCe6zb1
R7
S1
R0
w1609528316
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv
!i122 0
Z36 L0 1 19
R8
r1
!s85 0
31
Z37 !s108 1609528553.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register.sv|
!i113 1
R9
R2
vregister_test
R4
R35
!i10b 1
!s100 UBZ@T^ZT5?Be@5TbT[a@`3
R6
I_L8T1QX9_z7[gZ3fz:Ym^2
R7
S1
R0
R11
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv
!i122 1
L0 13 55
R8
r1
!s85 0
31
R37
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab01-reg/register_test.sv|
!i113 1
R9
R2
vscale_mux
R4
!s110 1609529137
!i10b 1
!s100 5WXFDD<_:5jL0Q7dOSTo;1
R6
I7VDfX_`D3PXF07Vgl8Q[_1
R7
S1
R0
w1609529126
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv
!i122 3
R36
R8
r1
!s85 0
31
!s108 1609529137.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux.sv|
!i113 1
R9
R2
vscale_mux_test
R4
!s110 1609529081
!i10b 1
!s100 jWRoCdXG4V;<fYoR1m[R90
R6
IOJM`lT5lQlMka_FhD7A1I1
R7
S1
R0
R11
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv
!i122 2
L0 13 49
R8
r1
!s85 0
31
!s108 1609529081.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab02-mux/scale_mux_test.sv|
!i113 1
R9
R2
vtestflop
R4
!s110 1609804498
!i10b 1
!s100 Yc`@di6U`6<E`a_9HaD`61
R6
IYm5m69`_:Z2fJfiE[5:=f2
R7
S1
R0
w1609804489
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv
!i122 68
L0 13 40
R8
r1
!s85 0
31
!s108 1609804498.000000
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv|
!i113 1
R9
R2
vtop
R18
R19
!i10b 1
!s100 7FD>K21J@@:5SYjh3l>SE3
IO=EF?T`kaj7fJ_61YDRA<2
R7
!s105 top_sv_unit
S1
R20
R21
8/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/top.sv
F/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/top.sv
L0 15
R22
r1
!s85 0
31
R23
!s107 /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/top.sv|
!s90 -reportprogress|300|-work|work|/home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/top.sv|
!i113 0
R9
R2
Xtypedefs
R4
R10
!i10b 1
!s100 Q<Y1DW6k6Ba^U_R]Nk:i42
R6
I<7]g?SS^k1[TZQE^KO1[72
V<7]g?SS^k1[TZQE^KO1[72
S1
R0
w1609583091
8/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv
F/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv
!i122 17
L0 1 0
R8
r1
!s85 0
31
R14
!s107 /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab05-alu/typedefs.sv|
!i113 1
R9
R2
