// Seed: 2564827404
`define pp_10 0
`define pp_11 0
module module_0 (
    output reg id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input reg id_8,
    output id_9
);
  reg id_10;
  always begin
    begin
      id_10 <= id_4 ? id_8 : id_10;
    end
    SystemTFIdentifier(1);
  end
  logic id_11;
  logic id_12;
  logic id_13;
  always id_0 = 1;
  assign id_0 = id_10;
endmodule
`default_nettype wire
