
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 252.707 ; gain = 43.156
Starting RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 353.152 ; gain = 143.602
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:07:11 ; elapsed = 00:08:50 . Memory (MB): peak = 553.723 ; gain = 344.172
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:13 ; elapsed = 00:08:52 . Memory (MB): peak = 553.723 ; gain = 344.172
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 697.926 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:08:21 ; elapsed = 00:10:17 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:21 ; elapsed = 00:10:17 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:21 ; elapsed = 00:10:17 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:25 ; elapsed = 00:10:23 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:28 ; elapsed = 00:10:26 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:43 ; elapsed = 00:11:46 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Timing Optimization : Time (s): cpu = 00:09:43 ; elapsed = 00:11:47 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Technology Mapping : Time (s): cpu = 00:09:44 ; elapsed = 00:11:47 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished IO Insertion : Time (s): cpu = 00:09:47 ; elapsed = 00:11:51 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Renaming Generated Instances : Time (s): cpu = 00:09:47 ; elapsed = 00:11:51 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:48 ; elapsed = 00:11:51 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Renaming Generated Ports : Time (s): cpu = 00:09:48 ; elapsed = 00:11:51 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Handling Custom Attributes : Time (s): cpu = 00:09:48 ; elapsed = 00:11:52 . Memory (MB): peak = 697.926 ; gain = 488.375
Finished Renaming Generated Nets : Time (s): cpu = 00:09:48 ; elapsed = 00:11:52 . Memory (MB): peak = 697.926 ; gain = 488.375

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     2|
|3     |LUT3       |    24|
|4     |LUT4       |     7|
|5     |LUT5       |     4|
|6     |LUT6       |    18|
|7     |MUXF7      |    18|
|8     |RAMB18E1   |     6|
|9     |RAMB18E1_1 |     1|
|10    |RAMB18E1_2 |     1|
|11    |RAMB36E1   |    10|
|12    |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:09:48 ; elapsed = 00:11:52 . Memory (MB): peak = 697.926 ; gain = 488.375
synth_design: Time (s): cpu = 00:09:21 ; elapsed = 00:11:11 . Memory (MB): peak = 699.344 ; gain = 423.129
