--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

Design file:              telescope.ncd
Physical constraint file: telescope.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2 (PRODUCTION 1.07 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.980ns.
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_1 (SLICE_X68Y93.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/ddr_16_1/make_path[0].slowInstance.iddr_x (FF)
  Destination:          qh1/waverSlow/dataDecim_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.628 - 0.747)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: qh1/ddr_16_1/make_path[0].slowInstance.iddr_x to qh1/waverSlow/dataDecim_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y52.Q1      Tickq                 0.435   qh1/n0060<1>
                                                       qh1/ddr_16_1/make_path[0].slowInstance.iddr_x
    SLICE_X68Y93.BX      net (fanout=4)        1.894   qh1/n0060<1>
    SLICE_X68Y93.CLK     Tdick                 0.007   qh1/waverSlow/dataDecim<3>
                                                       qh1/waverSlow/dataDecim_1
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.442ns logic, 1.894ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point qh1/ddr_16_1/ddrQ_0 (SLICE_X88Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/ddr_16_1/make_path[0].slowInstance.iddr_x (FF)
  Destination:          qh1/ddr_16_1/ddrQ_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 0)
  Clock Path Skew:      -0.172ns (0.575 - 0.747)
  Source Clock:         qh1/adcClk falling at 5.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: qh1/ddr_16_1/make_path[0].slowInstance.iddr_x to qh1/ddr_16_1/ddrQ_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y52.Q2      Tickq                 0.435   qh1/n0060<1>
                                                       qh1/ddr_16_1/make_path[0].slowInstance.iddr_x
    SLICE_X88Y93.AX      net (fanout=1)        1.826   qh1/ddr_16_1/pddrQ<0>
    SLICE_X88Y93.CLK     Tdick                 0.002   qh1/ddr_16_1/ddrQ_6
                                                       qh1/ddr_16_1/ddrQ_0
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.437ns logic, 1.826ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X66Y95.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/ddr_16_1/make_path[6].slowInstance.iddr_x (FF)
  Destination:          qh1/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.111ns (0.630 - 0.741)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: qh1/ddr_16_1/make_path[6].slowInstance.iddr_x to qh1/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y86.Q1      Tickq                 0.435   qh1/n0060<13>
                                                       qh1/ddr_16_1/make_path[6].slowInstance.iddr_x
    SLICE_X66Y95.B1      net (fanout=4)        1.737   qh1/n0060<13>
    SLICE_X66Y95.CLK     Tas                  -0.038   qh1/waverSlow/dataDecim<11>
                                                       qh1/n0060<13>_rt
                                                       qh1/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.397ns logic, 1.737ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y38.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctWrCirc_3 (FF)
  Destination:          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.110 - 0.065)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/waverSlow/ctWrCirc_3 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X60Y96.DQ           Tcko                  0.100   qh1/waverSlow/ctWrCirc<3>
                                                            qh1/waverSlow/ctWrCirc_3
    RAMB18_X3Y38.ADDRARDADDR7 net (fanout=3)        0.161   qh1/waverSlow/ctWrCirc<3>
    RAMB18_X3Y38.RDCLK        Trckc_ADDRA (-Th)     0.183   qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.078ns (-0.083ns logic, 0.161ns route)
                                                            (-106.4% logic, 206.4% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y38.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctWrCirc_9 (FF)
  Destination:          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.110 - 0.066)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/waverSlow/ctWrCirc_9 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X60Y98.BQ            Tcko                  0.100   qh1/waverSlow/ctWrCirc<9>
                                                             qh1/waverSlow/ctWrCirc_9
    RAMB18_X3Y38.ADDRARDADDR13 net (fanout=4)        0.161   qh1/waverSlow/ctWrCirc<9>
    RAMB18_X3Y38.RDCLK         Trckc_ADDRA (-Th)     0.183   qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                             qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.078ns (-0.083ns logic, 0.161ns route)
                                                             (-106.4% logic, 206.4% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y18.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_10 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.109 - 0.064)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: qh1/waverSlow/adWrFifo_10 to qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X60Y91.CQ             Tcko                  0.100   qh1/waverSlow/adWrFifo<11>
                                                              qh1/waverSlow/adWrFifo_10
    RAMB36_X3Y18.ADDRARDADDRL13 net (fanout=6)        0.167   qh1/waverSlow/adWrFifo<10>
    RAMB36_X3Y18.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                              qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.084ns (-0.083ns logic, 0.167ns route)
                                                              (-98.8% logic, 198.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: qh1/ddr_16_1/bufferR/I
  Logical resource: qh1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y4.I
  Clock network: qh1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y17.CLKARDCLKU
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 367 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.861ns.
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_5 (SLICE_X89Y115.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/ddr_16_1/make_path[2].slowInstance.iddr_x (FF)
  Destination:          q2/waverSlow/dataDecim_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Clock Path Skew:      -0.171ns (0.570 - 0.741)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q2/ddr_16_1/make_path[2].slowInstance.iddr_x to q2/waverSlow/dataDecim_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y112.Q1     Tickq                 0.435   q2/n0060<5>
                                                       q2/ddr_16_1/make_path[2].slowInstance.iddr_x
    SLICE_X89Y115.BX     net (fanout=4)        1.139   q2/n0060<5>
    SLICE_X89Y115.CLK    Tdick                 0.027   q2/waverSlow/dataDecim<7>
                                                       q2/waverSlow/dataDecim_5
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.462ns logic, 1.139ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X92Y115.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.568 - 0.628)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y115.CMUX   Tshcko                0.317   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X87Y114.A1     net (fanout=6)        0.593   q2/waverSlow/syncADC
    SLICE_X87Y114.A      Tilo                  0.043   q2/blockNrj/_n0278_inv
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X92Y115.CE     net (fanout=4)        0.571   q2/waverSlow/syncADC_inv
    SLICE_X92Y115.CLK    Tceck                 0.175   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      1.699ns (0.535ns logic, 1.164ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_9 (SLICE_X92Y115.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.568 - 0.628)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y115.CMUX   Tshcko                0.317   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X87Y114.A1     net (fanout=6)        0.593   q2/waverSlow/syncADC
    SLICE_X87Y114.A      Tilo                  0.043   q2/blockNrj/_n0278_inv
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X92Y115.CE     net (fanout=4)        0.571   q2/waverSlow/syncADC_inv
    SLICE_X92Y115.CLK    Tceck                 0.175   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_9
    -------------------------------------------------  ---------------------------
    Total                                      1.699ns (0.535ns logic, 1.164ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y45.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/ddr_16_1/ddrQ_12 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.657 - 0.562)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: q2/ddr_16_1/ddrQ_12 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X92Y121.CQ       Tcko                  0.206   q2/ddr_16_1/ddrQ_12
                                                         q2/ddr_16_1/ddrQ_12
    RAMB18_X6Y45.DIADI13   net (fanout=4)        0.442   q2/ddr_16_1/ddrQ_12
    RAMB18_X6Y45.CLKARDCLK Trckd_DIA   (-Th)     0.527   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.121ns (-0.321ns logic, 0.442ns route)
                                                         (-265.3% logic, 365.3% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X6Y45.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctRdCirc_4 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.371 - 0.302)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q2/waverSlow/ctRdCirc_4 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X92Y113.AQ          Tcko                  0.118   q2/waverSlow/ctRdCirc<7>
                                                            q2/waverSlow/ctRdCirc_4
    RAMB18_X6Y45.ADDRBWRADDR8 net (fanout=2)        0.210   q2/waverSlow/ctRdCirc<4>
    RAMB18_X6Y45.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                            q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.145ns (-0.065ns logic, 0.210ns route)
                                                            (-44.8% logic, 144.8% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y20.ADDRARDADDRU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/adWrFifo_4 (FF)
  Destination:          q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.377 - 0.306)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q2/waverSlow/adWrFifo_4 to q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X92Y103.AQ           Tcko                  0.118   q2/waverSlow/adWrFifo<7>
                                                             q2/waverSlow/adWrFifo_4
    RAMB36_X5Y20.ADDRARDADDRU7 net (fanout=6)        0.229   q2/waverSlow/adWrFifo<4>
    RAMB36_X5Y20.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.164ns (-0.065ns logic, 0.229ns route)
                                                             (-39.6% logic, 139.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: q2/ddr_16_1/bufferR/I
  Logical resource: q2/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y11.I
  Clock network: q2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y45.CLKARDCLK
  Clock network: q2/adcClk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y45.CLKBWRCLK
  Clock network: q2/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 366 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.650ns.
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_13 (SLICE_X77Y134.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/ddr_16_1/make_path[6].slowInstance.iddr_x (FF)
  Destination:          q3/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.620 - 0.745)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q3/ddr_16_1/make_path[6].slowInstance.iddr_x to q3/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q1     Tickq                 0.435   q3/ddrOut_i<13>
                                                       q3/ddr_16_1/make_path[6].slowInstance.iddr_x
    SLICE_X77Y134.BX     net (fanout=4)        1.535   q3/ddrOut_i<13>
    SLICE_X77Y134.CLK    Tdick                 0.027   q3/waverSlow/dataDecim<13>
                                                       q3/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.462ns logic, 1.535ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point q3/ddr_16_1/ddrQ_2 (SLICE_X87Y133.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/ddr_16_1/make_path[1].slowInstance.iddr_x (FF)
  Destination:          q3/ddr_16_1/ddrQ_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 0)
  Clock Path Skew:      -0.169ns (0.571 - 0.740)
  Source Clock:         q3/adcClk falling at 5.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q3/ddr_16_1/make_path[1].slowInstance.iddr_x to q3/ddr_16_1/ddrQ_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y116.Q2     Tickq                 0.435   q3/ddrOut_i<3>
                                                       q3/ddr_16_1/make_path[1].slowInstance.iddr_x
    SLICE_X87Y133.BX     net (fanout=1)        1.288   q3/ddr_16_1/pddrQ<1>
    SLICE_X87Y133.CLK    Tdick                 0.031   q3/ddr_16_1/ddrQ_6
                                                       q3/ddr_16_1/ddrQ_2
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.466ns logic, 1.288ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_3 (SLICE_X84Y129.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/ddr_16_1/make_path[1].slowInstance.iddr_x (FF)
  Destination:          q3/waverSlow/dataDecim_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)
  Clock Path Skew:      -0.172ns (0.568 - 0.740)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: q3/ddr_16_1/make_path[1].slowInstance.iddr_x to q3/waverSlow/dataDecim_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y116.Q1     Tickq                 0.435   q3/ddrOut_i<3>
                                                       q3/ddr_16_1/make_path[1].slowInstance.iddr_x
    SLICE_X84Y129.DX     net (fanout=4)        1.288   q3/ddrOut_i<3>
    SLICE_X84Y129.CLK    Tdick                 0.015   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/dataDecim_3
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.450ns logic, 1.288ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y24.ADDRARDADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/adWrFifo_3 (FF)
  Destination:          q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.094 - 0.054)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q3/waverSlow/adWrFifo_3 to q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X78Y122.DQ           Tcko                  0.118   q3/waverSlow/adWrFifo<3>
                                                             q3/waverSlow/adWrFifo_3
    RAMB36_X4Y24.ADDRARDADDRL6 net (fanout=6)        0.164   q3/waverSlow/adWrFifo<3>
    RAMB36_X4Y24.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.099ns (-0.065ns logic, 0.164ns route)
                                                             (-65.7% logic, 165.7% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y24.ADDRARDADDRU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/adWrFifo_3 (FF)
  Destination:          q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.094 - 0.054)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q3/waverSlow/adWrFifo_3 to q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X78Y122.DQ           Tcko                  0.118   q3/waverSlow/adWrFifo<3>
                                                             q3/waverSlow/adWrFifo_3
    RAMB36_X4Y24.ADDRARDADDRU6 net (fanout=6)        0.164   q3/waverSlow/adWrFifo<3>
    RAMB36_X4Y24.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.099ns (-0.065ns logic, 0.164ns route)
                                                             (-65.7% logic, 165.7% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y24.ADDRARDADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/adWrFifo_2 (FF)
  Destination:          q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.094 - 0.054)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: q3/waverSlow/adWrFifo_2 to q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X78Y122.CQ           Tcko                  0.118   q3/waverSlow/adWrFifo<3>
                                                             q3/waverSlow/adWrFifo_2
    RAMB36_X4Y24.ADDRARDADDRU5 net (fanout=6)        0.167   q3/waverSlow/adWrFifo<2>
    RAMB36_X4Y24.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                             q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.102ns (-0.065ns logic, 0.167ns route)
                                                             (-63.7% logic, 163.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: q3/ddr_16_1/bufferR/I
  Logical resource: q3/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y10.I
  Clock network: q3/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y23.CLKARDCLKL
  Clock network: q3/adcClk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y23.CLKARDCLKU
  Clock network: q3/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 722 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point slowClocker_0 (SLICE_X3Y90.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.105 - 0.129)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_0 to slowClocker_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.AQ       Tcko                  0.223   prescaler<3>
                                                       prescaler_0
    SLICE_X1Y90.C2       net (fanout=2)        0.524   prescaler<0>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_0
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.613ns logic, 1.400ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_4 (FF)
  Destination:          slowClocker_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_4 to slowClocker_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.223   prescaler<7>
                                                       prescaler_4
    SLICE_X1Y90.C1       net (fanout=2)        0.368   prescaler<4>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_0
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.613ns logic, 1.244ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_3 (FF)
  Destination:          slowClocker_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.105 - 0.129)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_3 to slowClocker_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.DQ       Tcko                  0.223   prescaler<3>
                                                       prescaler_3
    SLICE_X1Y90.C3       net (fanout=2)        0.363   prescaler<3>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_0
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.613ns logic, 1.239ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_1 (SLICE_X3Y90.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.105 - 0.129)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_0 to slowClocker_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.AQ       Tcko                  0.223   prescaler<3>
                                                       prescaler_0
    SLICE_X1Y90.C2       net (fanout=2)        0.524   prescaler<0>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_1
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.613ns logic, 1.400ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_4 (FF)
  Destination:          slowClocker_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_4 to slowClocker_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.223   prescaler<7>
                                                       prescaler_4
    SLICE_X1Y90.C1       net (fanout=2)        0.368   prescaler<4>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_1
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.613ns logic, 1.244ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_3 (FF)
  Destination:          slowClocker_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.105 - 0.129)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_3 to slowClocker_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.DQ       Tcko                  0.223   prescaler<3>
                                                       prescaler_3
    SLICE_X1Y90.C3       net (fanout=2)        0.363   prescaler<3>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_1
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.613ns logic, 1.239ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_2 (SLICE_X3Y90.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.105 - 0.129)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_0 to slowClocker_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.AQ       Tcko                  0.223   prescaler<3>
                                                       prescaler_0
    SLICE_X1Y90.C2       net (fanout=2)        0.524   prescaler<0>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_2
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.613ns logic, 1.400ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_4 (FF)
  Destination:          slowClocker_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_4 to slowClocker_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.223   prescaler<7>
                                                       prescaler_4
    SLICE_X1Y90.C1       net (fanout=2)        0.368   prescaler<4>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_2
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.613ns logic, 1.244ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_3 (FF)
  Destination:          slowClocker_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.105 - 0.129)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescaler_3 to slowClocker_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.DQ       Tcko                  0.223   prescaler<3>
                                                       prescaler_3
    SLICE_X1Y90.C3       net (fanout=2)        0.363   prescaler<3>
    SLICE_X1Y90.C        Tilo                  0.043   prescaler[14]_PWR_10_o_equal_3_o<14>1
                                                       prescaler[14]_PWR_10_o_equal_3_o<14>2
    SLICE_X1Y91.C1       net (fanout=2)        0.440   prescaler[14]_PWR_10_o_equal_3_o<14>1
    SLICE_X1Y91.C        Tilo                  0.043   _n0200
                                                       _n02001
    SLICE_X3Y90.SR       net (fanout=3)        0.436   _n0200
    SLICE_X3Y90.CLK      Tsrck                 0.304   slowClocker<3>
                                                       slowClocker_2
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.613ns logic, 1.239ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slowClocker_3 (SLICE_X3Y90.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_3 (FF)
  Destination:          slowClocker_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowClocker_3 to slowClocker_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y90.DQ       Tcko                  0.100   slowClocker<3>
                                                       slowClocker_3
    SLICE_X3Y90.D3       net (fanout=2)        0.137   slowClocker<3>
    SLICE_X3Y90.CLK      Tah         (-Th)    -0.006   slowClocker<3>
                                                       slowClocker<3>_rt
                                                       Mcount_slowClocker_cy<3>
                                                       slowClocker_3
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.106ns logic, 0.137ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_7 (SLICE_X3Y91.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_7 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowClocker_7 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y91.DQ       Tcko                  0.100   slowClocker<7>
                                                       slowClocker_7
    SLICE_X3Y91.D3       net (fanout=2)        0.137   slowClocker<7>
    SLICE_X3Y91.CLK      Tah         (-Th)    -0.006   slowClocker<7>
                                                       slowClocker<7>_rt
                                                       Mcount_slowClocker_cy<7>
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.106ns logic, 0.137ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point prescaler_3 (SLICE_X0Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               prescaler_3 (FF)
  Destination:          prescaler_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: prescaler_3 to prescaler_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y89.DQ       Tcko                  0.100   prescaler<3>
                                                       prescaler_3
    SLICE_X0Y89.D3       net (fanout=2)        0.139   prescaler<3>
    SLICE_X0Y89.CLK      Tah         (-Th)    -0.006   prescaler<3>
                                                       prescaler<3>_rt
                                                       Mcount_prescaler_cy<3>
                                                       prescaler_3
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.106ns logic, 0.139ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y1.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: clk_25_buf/I0
  Logical resource: clk_25_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk_25M_local
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.225ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: fLink/idel_ctrl_MapLib_replicate1/REFCLK
  Logical resource: fLink/idel_ctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X0Y1.REFCLK
  Clock network: fLink/clk200MHz
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: fLink/idel_ctrl_MapLib_replicate5/REFCLK
  Logical resource: fLink/idel_ctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X1Y0.REFCLK
  Clock network: fLink/clk200MHz
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: fLink/idel_ctrl_MapLib_replicate6/REFCLK
  Logical resource: fLink/idel_ctrl_MapLib_replicate6/REFCLK
  Location pin: IDELAYCTRL_X1Y1.REFCLK
  Clock network: fLink/clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1768 paths analyzed, 256 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.454ns.
--------------------------------------------------------------------------------

Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (OLOGIC_X0Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 0)
  Clock Path Skew:      -0.148ns (3.178 - 3.326)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fLink/SR_sig to fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.259   fLink/SR_sig
                                                       fLink/SR_sig
    OLOGIC_X0Y74.SR      net (fanout=25)       2.708   fLink/SR_sig
    OLOGIC_X0Y74.CLKDIV  Toscck_SR_SYNC        0.453   fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
                                                       fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.712ns logic, 2.708ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/state_FSM_FFd1 (SLICE_X10Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (3.071 - 3.326)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fLink/SR_sig to fLink/deser_VM/deser_inst/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.259   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X10Y57.SR      net (fanout=25)       2.815   fLink/SR_sig
    SLICE_X10Y57.CLK     Trck                  0.154   fLink/deser_VM/deser_inst/state_FSM_FFd2
                                                       fLink/deser_VM/deser_inst/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (0.413ns logic, 2.815ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/state_FSM_FFd2 (SLICE_X10Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (3.071 - 3.326)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fLink/SR_sig to fLink/deser_VM/deser_inst/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.259   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X10Y57.SR      net (fanout=25)       2.815   fLink/SR_sig
    SLICE_X10Y57.CLK     Trck                  0.154   fLink/deser_VM/deser_inst/state_FSM_FFd2
                                                       fLink/deser_VM/deser_inst/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (0.413ns logic, 2.815ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (OLOGIC_X0Y74.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/MSB_2 (FF)
  Destination:          fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.346ns (1.744 - 1.398)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fLink/MSB_2 to fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.AMUX    Tshcko                0.143   fLink/MSB<7>
                                                       fLink/MSB_2
    OLOGIC_X0Y74.D3      net (fanout=1)        0.384   fLink/MSB<2>
    OLOGIC_X0Y74.CLKDIV  Tosckd_D    (-Th)     0.021   fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
                                                       fLink/ser_H/OSER8B_inst/moserdes_inst/OSERDESE2
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.122ns logic, 0.384ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/CONTA_0 (SLICE_X8Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/CONTA_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (1.695 - 1.403)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fLink/SR_sig to fLink/deser_VM/deser_inst/CONTA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.118   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X8Y56.SR       net (fanout=25)       0.319   fLink/SR_sig
    SLICE_X8Y56.CLK      Tremck      (-Th)    -0.050   fLink/deser_VM/deser_inst/CONTA<4>
                                                       fLink/deser_VM/deser_inst/CONTA_0
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.168ns logic, 0.319ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/CONTA_2 (SLICE_X8Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/CONTA_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (1.695 - 1.403)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.159ns

  Clock Uncertainty:          0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.035ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fLink/SR_sig to fLink/deser_VM/deser_inst/CONTA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.118   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X8Y56.SR       net (fanout=25)       0.319   fLink/SR_sig
    SLICE_X8Y56.CLK      Tremck      (-Th)    -0.050   fLink/deser_VM/deser_inst/CONTA<4>
                                                       fLink/deser_VM/deser_inst/CONTA_2
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.168ns logic, 0.319ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------
Slack: 18.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Location pin: IDELAY_X0Y92.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 18.592ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIV)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLKDIV
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLKDIV
  Location pin: ILOGIC_X0Y92.CLKDIV
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 534 paths analyzed, 446 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.200ns.
--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X7Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_1 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 1)
  Clock Path Skew:      -0.134ns (1.375 - 1.509)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.098ns

  Clock Uncertainty:          0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.031ns
    Phase Error (PE):           0.058ns

  Maximum Data Path at Slow Process Corner: reset_1 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.DQ       Tcko                  0.259   reset_1
                                                       reset_1
    SLICE_X28Y70.A1      net (fanout=1)        1.204   reset_1
    SLICE_X28Y70.A       Tilo                  0.043   fLink/reset_eff2
                                                       fLink/reset_eff21
    SLICE_X7Y53.SR       net (fanout=10)       1.250   fLink/reset_eff2
    SLICE_X7Y53.CLK      Trck                  0.212   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (0.514ns logic, 2.454ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X6Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_1 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.134ns (1.375 - 1.509)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.098ns

  Clock Uncertainty:          0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.031ns
    Phase Error (PE):           0.058ns

  Maximum Data Path at Slow Process Corner: reset_1 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.DQ       Tcko                  0.259   reset_1
                                                       reset_1
    SLICE_X28Y70.A1      net (fanout=1)        1.204   reset_1
    SLICE_X28Y70.A       Tilo                  0.043   fLink/reset_eff2
                                                       fLink/reset_eff21
    SLICE_X6Y53.SR       net (fanout=10)       1.250   fLink/reset_eff2
    SLICE_X6Y53.CLK      Trck                  0.187   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.489ns logic, 2.454ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X6Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_1 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.134ns (1.375 - 1.509)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.098ns

  Clock Uncertainty:          0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.031ns
    Phase Error (PE):           0.058ns

  Maximum Data Path at Slow Process Corner: reset_1 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.DQ       Tcko                  0.259   reset_1
                                                       reset_1
    SLICE_X28Y70.A1      net (fanout=1)        1.204   reset_1
    SLICE_X28Y70.A       Tilo                  0.043   fLink/reset_eff2
                                                       fLink/reset_eff21
    SLICE_X6Y53.SR       net (fanout=10)       1.250   fLink/reset_eff2
    SLICE_X6Y53.CLK      Trck                  0.187   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.489ns logic, 2.454ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X2Y66.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_2 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.072 - 0.059)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fLink/hout_2 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y67.BQ       Tcko                  0.118   fLink/hout<6>
                                                       fLink/hout_2
    SLICE_X2Y66.BI       net (fanout=1)        0.095   fLink/hout<2>
    SLICE_X2Y66.CLK      Tdh         (-Th)     0.132   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-0.014ns logic, 0.095ns route)
                                                       (-17.3% logic, 117.3% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X2Y66.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_0 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.072 - 0.059)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fLink/hout_0 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y67.AQ       Tcko                  0.118   fLink/hout<6>
                                                       fLink/hout_0
    SLICE_X2Y66.AI       net (fanout=1)        0.095   fLink/hout<0>
    SLICE_X2Y66.CLK      Tdh         (-Th)     0.131   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (-0.013ns logic, 0.095ns route)
                                                       (-15.9% logic, 115.9% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC (SLICE_X2Y66.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_4 (FF)
  Destination:          fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.072 - 0.059)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fLink/hout_4 to fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y67.CQ       Tcko                  0.118   fLink/hout<6>
                                                       fLink/hout_4
    SLICE_X2Y66.CI       net (fanout=1)        0.095   fLink/hout<4>
    SLICE_X2Y66.CLK      Tdh         (-Th)     0.129   fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.011ns logic, 0.095ns route)
                                                       (-13.1% logic, 113.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  Location pin: SLICE_X2Y65.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  Location pin: SLICE_X2Y65.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
  Location pin: SLICE_X2Y65.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.408ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  

--------------------------------------------------------------------------------
Slack: 1.092ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Location pin: MMCME2_ADV_X0Y1.CLKOUT2
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master/CLK
  Location pin: ILOGIC_X0Y92.CLK
  Clock network: fLink/clk400MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF" derived from  NET "clk_25M_local" 
PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.408ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF" derived from
 NET "clk_25M_local" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF
--------------------------------------------------------------------------------
Slack: 38.929ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y1.CLKFBOUT
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF
--------------------------------------------------------------------------------
Slack: 173.360ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y1.CLKFBOUT
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKFBOUT_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_local" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926581 paths analyzed, 24191 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.838ns.
--------------------------------------------------------------------------------

Paths for end point make_tel_b.scBloc_b/usb/readData_14 (SLICE_X63Y95.DX), 2132 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.846ns (Levels of Logic = 8)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X66Y70.B1      net (fanout=5)        0.387   i1/waverFast/decodSeg
    SLICE_X66Y70.B       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/Mmux_segAdRd31
    SLICE_X66Y63.B3      net (fanout=8)        0.614   i1/waverFast/segAdRd<2>
    SLICE_X66Y63.BMUX    Tilo                  0.148   i1/waverFast/segsOut<15>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33/DP
    SLICE_X64Y76.B1      net (fanout=2)        0.834   i1/waverFast/segsOut<14>
    SLICE_X64Y76.B       Tilo                  0.043   N345
                                                       slowCtBusRd<14>1
    SLICE_X65Y76.B2      net (fanout=1)        0.349   slowCtBusRd<14>1
    SLICE_X65Y76.B       Tilo                  0.043   N754
                                                       slowCtBusRd<14>13
    SLICE_X63Y101.B1     net (fanout=1)        1.072   slowCtBusRd<14>13
    SLICE_X63Y101.B      Tilo                  0.043   slowCtBusRd<14>14
                                                       slowCtBusRd<14>14
    SLICE_X63Y92.B1      net (fanout=1)        0.669   slowCtBusRd<14>14
    SLICE_X63Y92.B       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<14>16
    SLICE_X63Y95.DX      net (fanout=1)        0.369   slowCtBusRd<14>
    SLICE_X63Y95.CLK     Tdick                 0.019   make_tel_b.scBloc_b/usb/readData<14>
                                                       make_tel_b.scBloc_b/usb/readData_14
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (0.691ns logic, 8.155ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.786ns (Levels of Logic = 8)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X67Y71.D5      net (fanout=5)        0.264   i1/waverFast/decodSeg
    SLICE_X67Y71.D       Tilo                  0.043   i1/waverFast/segAdRd<1>
                                                       i1/waverFast/Mmux_segAdRd21
    SLICE_X66Y63.B2      net (fanout=8)        0.679   i1/waverFast/segAdRd<1>
    SLICE_X66Y63.BMUX    Tilo                  0.146   i1/waverFast/segsOut<15>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33/DP
    SLICE_X64Y76.B1      net (fanout=2)        0.834   i1/waverFast/segsOut<14>
    SLICE_X64Y76.B       Tilo                  0.043   N345
                                                       slowCtBusRd<14>1
    SLICE_X65Y76.B2      net (fanout=1)        0.349   slowCtBusRd<14>1
    SLICE_X65Y76.B       Tilo                  0.043   N754
                                                       slowCtBusRd<14>13
    SLICE_X63Y101.B1     net (fanout=1)        1.072   slowCtBusRd<14>13
    SLICE_X63Y101.B      Tilo                  0.043   slowCtBusRd<14>14
                                                       slowCtBusRd<14>14
    SLICE_X63Y92.B1      net (fanout=1)        0.669   slowCtBusRd<14>14
    SLICE_X63Y92.B       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<14>16
    SLICE_X63Y95.DX      net (fanout=1)        0.369   slowCtBusRd<14>
    SLICE_X63Y95.CLK     Tdick                 0.019   make_tel_b.scBloc_b/usb/readData<14>
                                                       make_tel_b.scBloc_b/usb/readData_14
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (0.689ns logic, 8.097ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.713ns (Levels of Logic = 8)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X66Y70.A1      net (fanout=5)        0.391   i1/waverFast/decodSeg
    SLICE_X66Y70.A       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/Mmux_segAdRd41
    SLICE_X66Y63.B4      net (fanout=8)        0.477   i1/waverFast/segAdRd<3>
    SLICE_X66Y63.BMUX    Tilo                  0.148   i1/waverFast/segsOut<15>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33/DP
    SLICE_X64Y76.B1      net (fanout=2)        0.834   i1/waverFast/segsOut<14>
    SLICE_X64Y76.B       Tilo                  0.043   N345
                                                       slowCtBusRd<14>1
    SLICE_X65Y76.B2      net (fanout=1)        0.349   slowCtBusRd<14>1
    SLICE_X65Y76.B       Tilo                  0.043   N754
                                                       slowCtBusRd<14>13
    SLICE_X63Y101.B1     net (fanout=1)        1.072   slowCtBusRd<14>13
    SLICE_X63Y101.B      Tilo                  0.043   slowCtBusRd<14>14
                                                       slowCtBusRd<14>14
    SLICE_X63Y92.B1      net (fanout=1)        0.669   slowCtBusRd<14>14
    SLICE_X63Y92.B       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<14>16
    SLICE_X63Y95.DX      net (fanout=1)        0.369   slowCtBusRd<14>
    SLICE_X63Y95.CLK     Tdick                 0.019   make_tel_b.scBloc_b/usb/readData<14>
                                                       make_tel_b.scBloc_b/usb/readData_14
    -------------------------------------------------  ---------------------------
    Total                                      8.713ns (0.691ns logic, 8.022ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_b.scBloc_b/usb/readData_13 (SLICE_X63Y95.BX), 2128 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.559ns (Levels of Logic = 8)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X66Y70.B1      net (fanout=5)        0.387   i1/waverFast/decodSeg
    SLICE_X66Y70.B       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/Mmux_segAdRd31
    SLICE_X66Y63.A3      net (fanout=8)        0.613   i1/waverFast/segAdRd<2>
    SLICE_X66Y63.A       Tilo                  0.043   i1/waverFast/segsOut<15>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32/DP
    SLICE_X64Y76.A5      net (fanout=2)        0.635   i1/waverFast/segsOut<13>
    SLICE_X64Y76.A       Tilo                  0.043   N345
                                                       slowCtBusRd<13>1
    SLICE_X65Y77.C1      net (fanout=1)        0.439   slowCtBusRd<13>1
    SLICE_X65Y77.C       Tilo                  0.043   N756
                                                       slowCtBusRd<13>13
    SLICE_X62Y99.B2      net (fanout=1)        1.091   slowCtBusRd<13>13
    SLICE_X62Y99.B       Tilo                  0.043   slowCtBusRd<13>14
                                                       slowCtBusRd<13>14
    SLICE_X63Y92.A2      net (fanout=1)        0.566   slowCtBusRd<13>14
    SLICE_X63Y92.A       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<13>16
    SLICE_X63Y95.BX      net (fanout=1)        0.369   slowCtBusRd<13>
    SLICE_X63Y95.CLK     Tdick                 0.031   make_tel_b.scBloc_b/usb/readData<14>
                                                       make_tel_b.scBloc_b/usb/readData_13
    -------------------------------------------------  ---------------------------
    Total                                      8.559ns (0.598ns logic, 7.961ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.504ns (Levels of Logic = 8)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X67Y71.D5      net (fanout=5)        0.264   i1/waverFast/decodSeg
    SLICE_X67Y71.D       Tilo                  0.043   i1/waverFast/segAdRd<1>
                                                       i1/waverFast/Mmux_segAdRd21
    SLICE_X66Y63.A2      net (fanout=8)        0.681   i1/waverFast/segAdRd<1>
    SLICE_X66Y63.A       Tilo                  0.043   i1/waverFast/segsOut<15>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32/DP
    SLICE_X64Y76.A5      net (fanout=2)        0.635   i1/waverFast/segsOut<13>
    SLICE_X64Y76.A       Tilo                  0.043   N345
                                                       slowCtBusRd<13>1
    SLICE_X65Y77.C1      net (fanout=1)        0.439   slowCtBusRd<13>1
    SLICE_X65Y77.C       Tilo                  0.043   N756
                                                       slowCtBusRd<13>13
    SLICE_X62Y99.B2      net (fanout=1)        1.091   slowCtBusRd<13>13
    SLICE_X62Y99.B       Tilo                  0.043   slowCtBusRd<13>14
                                                       slowCtBusRd<13>14
    SLICE_X63Y92.A2      net (fanout=1)        0.566   slowCtBusRd<13>14
    SLICE_X63Y92.A       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<13>16
    SLICE_X63Y95.BX      net (fanout=1)        0.369   slowCtBusRd<13>
    SLICE_X63Y95.CLK     Tdick                 0.031   make_tel_b.scBloc_b/usb/readData<14>
                                                       make_tel_b.scBloc_b/usb/readData_13
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (0.598ns logic, 7.906ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.427ns (Levels of Logic = 8)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X66Y70.A1      net (fanout=5)        0.391   i1/waverFast/decodSeg
    SLICE_X66Y70.A       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/Mmux_segAdRd41
    SLICE_X66Y63.A4      net (fanout=8)        0.477   i1/waverFast/segAdRd<3>
    SLICE_X66Y63.A       Tilo                  0.043   i1/waverFast/segsOut<15>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32/DP
    SLICE_X64Y76.A5      net (fanout=2)        0.635   i1/waverFast/segsOut<13>
    SLICE_X64Y76.A       Tilo                  0.043   N345
                                                       slowCtBusRd<13>1
    SLICE_X65Y77.C1      net (fanout=1)        0.439   slowCtBusRd<13>1
    SLICE_X65Y77.C       Tilo                  0.043   N756
                                                       slowCtBusRd<13>13
    SLICE_X62Y99.B2      net (fanout=1)        1.091   slowCtBusRd<13>13
    SLICE_X62Y99.B       Tilo                  0.043   slowCtBusRd<13>14
                                                       slowCtBusRd<13>14
    SLICE_X63Y92.A2      net (fanout=1)        0.566   slowCtBusRd<13>14
    SLICE_X63Y92.A       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<15>
                                                       slowCtBusRd<13>16
    SLICE_X63Y95.BX      net (fanout=1)        0.369   slowCtBusRd<13>
    SLICE_X63Y95.CLK     Tdick                 0.031   make_tel_b.scBloc_b/usb/readData<14>
                                                       make_tel_b.scBloc_b/usb/readData_13
    -------------------------------------------------  ---------------------------
    Total                                      8.427ns (0.598ns logic, 7.829ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_b.scBloc_b/usb/readData_8 (SLICE_X64Y98.BX), 2171 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.472ns (Levels of Logic = 7)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X66Y71.D5      net (fanout=5)        0.280   i1/waverFast/decodSeg
    SLICE_X66Y71.D       Tilo                  0.043   i1/waverFast/segAdRd<4>
                                                       i1/waverFast/Mmux_segAdRd51
    SLICE_X74Y56.B5      net (fanout=8)        0.992   i1/waverFast/segAdRd<4>
    SLICE_X74Y56.BMUX    Tilo                  0.146   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X74Y67.C5      net (fanout=3)        0.531   i1/waverFast/segsOut<8>
    SLICE_X74Y67.C       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>13
    SLICE_X71Y107.B6     net (fanout=1)        1.149   slowCtBusRd<8>13
    SLICE_X71Y107.B      Tilo                  0.043   slowCtBusRd<8>14
                                                       slowCtBusRd<8>14
    SLICE_X65Y97.A2      net (fanout=1)        0.716   slowCtBusRd<8>14
    SLICE_X65Y97.A       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<9>
                                                       slowCtBusRd<8>16
    SLICE_X64Y98.BX      net (fanout=1)        0.306   slowCtBusRd<8>
    SLICE_X64Y98.CLK     Tdick                 0.010   make_tel_b.scBloc_b/usb/readData<10>
                                                       make_tel_b.scBloc_b/usb/readData_8
    -------------------------------------------------  ---------------------------
    Total                                      8.472ns (0.637ns logic, 7.835ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.418ns (Levels of Logic = 7)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X67Y71.D5      net (fanout=5)        0.264   i1/waverFast/decodSeg
    SLICE_X67Y71.D       Tilo                  0.043   i1/waverFast/segAdRd<1>
                                                       i1/waverFast/Mmux_segAdRd21
    SLICE_X74Y56.B2      net (fanout=8)        0.954   i1/waverFast/segAdRd<1>
    SLICE_X74Y56.BMUX    Tilo                  0.146   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X74Y67.C5      net (fanout=3)        0.531   i1/waverFast/segsOut<8>
    SLICE_X74Y67.C       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>13
    SLICE_X71Y107.B6     net (fanout=1)        1.149   slowCtBusRd<8>13
    SLICE_X71Y107.B      Tilo                  0.043   slowCtBusRd<8>14
                                                       slowCtBusRd<8>14
    SLICE_X65Y97.A2      net (fanout=1)        0.716   slowCtBusRd<8>14
    SLICE_X65Y97.A       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<9>
                                                       slowCtBusRd<8>16
    SLICE_X64Y98.BX      net (fanout=1)        0.306   slowCtBusRd<8>
    SLICE_X64Y98.CLK     Tdick                 0.010   make_tel_b.scBloc_b/usb/readData<10>
                                                       make_tel_b.scBloc_b/usb/readData_8
    -------------------------------------------------  ---------------------------
    Total                                      8.418ns (0.637ns logic, 7.781ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_b.scBloc_b/usb/slowCtBus_rd (FF)
  Destination:          make_tel_b.scBloc_b/usb/readData_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.377ns (Levels of Logic = 7)
  Clock Path Skew:      0.043ns (1.266 - 1.223)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make_tel_b.scBloc_b/usb/slowCtBus_rd to make_tel_b.scBloc_b/usb/readData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y160.AQ     Tcko                  0.223   make_tel_b.scBloc_b/usb/slowCtBus_rd
                                                       make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D1      net (fanout=68)       2.578   make_tel_b.scBloc_b/usb/slowCtBus_rd
    SLICE_X62Y94.D       Tilo                  0.043   picoBlock/readLate
                                                       make_tel_b.scBloc_b/Mmux_slowCtBus_rd11
    SLICE_X66Y70.D1      net (fanout=115)      1.283   slowCtBus_rd
    SLICE_X66Y70.D       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg
    SLICE_X66Y70.B1      net (fanout=5)        0.387   i1/waverFast/decodSeg
    SLICE_X66Y70.B       Tilo                  0.043   i1/waverFast/decodSegLate
                                                       i1/waverFast/Mmux_segAdRd31
    SLICE_X74Y56.B3      net (fanout=8)        0.788   i1/waverFast/segAdRd<2>
    SLICE_X74Y56.BMUX    Tilo                  0.148   i1/waverFast/segsOut<11>
                                                       i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    SLICE_X74Y67.C5      net (fanout=3)        0.531   i1/waverFast/segsOut<8>
    SLICE_X74Y67.C       Tilo                  0.043   slowCtBusRd<8>12
                                                       slowCtBusRd<8>13
    SLICE_X71Y107.B6     net (fanout=1)        1.149   slowCtBusRd<8>13
    SLICE_X71Y107.B      Tilo                  0.043   slowCtBusRd<8>14
                                                       slowCtBusRd<8>14
    SLICE_X65Y97.A2      net (fanout=1)        0.716   slowCtBusRd<8>14
    SLICE_X65Y97.A       Tilo                  0.043   make_tel_b.scBloc_b/picItfBloc/busData<9>
                                                       slowCtBusRd<8>16
    SLICE_X64Y98.BX      net (fanout=1)        0.306   slowCtBusRd<8>
    SLICE_X64Y98.CLK     Tdick                 0.010   make_tel_b.scBloc_b/usb/readData<10>
                                                       make_tel_b.scBloc_b/usb/readData_8
    -------------------------------------------------  ---------------------------
    Total                                      8.377ns (0.639ns logic, 7.738ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_local" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram (RAMB36_X3Y23.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/mainStream_9 (FF)
  Destination:          qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.615 - 0.543)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: qh1/mainStream_9 to qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y112.BQ        Tcko                  0.206   qh1/mainStream<11>
                                                          qh1/mainStream_9
    RAMB36_X3Y23.DIBDI8     net (fanout=9)        0.393   qh1/mainStream<9>
    RAMB36_X3Y23.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
                                                          qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.072ns (-0.321ns logic, 0.393ns route)
                                                          (-445.8% logic, 545.8% route)

--------------------------------------------------------------------------------

Paths for end point q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y21.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/blockHisto2.fastHisto/dina_0 (FF)
  Destination:          q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.622 - 0.546)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: q3/blockHisto2.fastHisto/dina_0 to q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y106.AQ        Tcko                  0.178   q3/blockHisto2.fastHisto/dina<6>
                                                          q3/blockHisto2.fastHisto/dina_0
    RAMB36_X3Y21.DIADI0     net (fanout=1)        0.184   q3/blockHisto2.fastHisto/dina<0>
    RAMB36_X3Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.282   q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          q3/blockHisto2.fastHisto/memoire/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.080ns (-0.104ns logic, 0.184ns route)
                                                          (-130.0% logic, 230.0% route)

--------------------------------------------------------------------------------

Paths for end point qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram (RAMB36_X3Y23.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/mainStream_12 (FF)
  Destination:          qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.615 - 0.542)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: qh1/mainStream_12 to qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y114.AQ        Tcko                  0.206   qh1/mainStream<13>
                                                          qh1/mainStream_12
    RAMB36_X3Y23.DIBDI17    net (fanout=9)        0.398   qh1/mainStream<12>
    RAMB36_X3Y23.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
                                                          qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.077ns (-0.321ns logic, 0.398ns route)
                                                          (-416.9% logic, 516.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_local" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK
  Logical resource: sysMonBlock/system_mon/sysmon_inst/XADC_INST/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN1
  Logical resource: delDcm/DCM_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN1
  Logical resource: delDcm/DCM_ADV_INST/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "delDcm/CLK0_BUF" derived from  NET 
"clk_local" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.408ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "delDcm/CLK0_BUF" derived from
 NET "clk_local" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 8.592ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.408ns (710.227MHz) (Tbcper_I(Fmax))
  Physical resource: delDcm/CLK0_BUFG_INST/I0
  Logical resource: delDcm/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Logical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Logical resource: delDcm/DCM_ADV_INST/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5703 paths analyzed, 1343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.792ns.
--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.658 - 0.650)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB18_X4Y11.DOBDO14   Trcko_DOB             1.800   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X69Y33.A5        net (fanout=1)        0.733   i2/waverFast/circOut<13>
    SLICE_X69Y33.AMUX      Tilo                  0.142   i2/waverFast/weFifo
                                                         i2/waverFast/Mmux_fifoIn51
    RAMB36_X3Y7.DIADI3     net (fanout=1)        0.547   i2/waverFast/fifoIn<13>
    RAMB36_X3Y7.CLKARDCLKU Trdck_DIA             0.543   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.765ns (2.485ns logic, 1.280ns route)
                                                         (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_FSM_FFd3 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.658 - 0.688)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/acqFastCs_FSM_FFd3 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y38.CQ        Tcko                  0.259   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/acqFastCs_FSM_FFd3
    SLICE_X69Y33.A1        net (fanout=10)       0.750   i2/waverFast/acqFastCs_FSM_FFd3
    SLICE_X69Y33.AMUX      Tilo                  0.142   i2/waverFast/weFifo
                                                         i2/waverFast/Mmux_fifoIn51
    RAMB36_X3Y7.DIADI3     net (fanout=1)        0.547   i2/waverFast/fifoIn<13>
    RAMB36_X3Y7.CLKARDCLKU Trdck_DIA             0.543   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.241ns (0.944ns logic, 1.297ns route)
                                                         (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_FSM_FFd1 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.658 - 0.688)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/acqFastCs_FSM_FFd1 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y38.AQ        Tcko                  0.259   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/acqFastCs_FSM_FFd1
    SLICE_X69Y33.A2        net (fanout=8)        0.666   i2/waverFast/acqFastCs_FSM_FFd1
    SLICE_X69Y33.AMUX      Tilo                  0.144   i2/waverFast/weFifo
                                                         i2/waverFast/Mmux_fifoIn51
    RAMB36_X3Y7.DIADI3     net (fanout=1)        0.547   i2/waverFast/fifoIn<13>
    RAMB36_X3Y7.CLKARDCLKU Trdck_DIA             0.543   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.159ns (0.946ns logic, 1.213ns route)
                                                         (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y9.DIADI0), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.662 - 0.650)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB18_X4Y11.DOBDO2    Trcko_DOB             1.800   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                         i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X73Y37.A6        net (fanout=1)        0.729   i2/waverFast/circOut<2>
    SLICE_X73Y37.A         Tilo                  0.043   N891
                                                         i2/waverFast/Mmux_fifoIn71
    RAMB36_X3Y9.DIADI0     net (fanout=1)        0.647   i2/waverFast/fifoIn<2>
    RAMB36_X3Y9.CLKARDCLKL Trdck_DIA             0.543   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.762ns (2.386ns logic, 1.376ns route)
                                                         (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.662 - 0.688)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/acqFastCs_FSM_FFd2 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y38.BQ        Tcko                  0.259   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/acqFastCs_FSM_FFd2
    SLICE_X68Y38.D4        net (fanout=11)       0.433   i2/waverFast/acqFastCs_FSM_FFd2
    SLICE_X68Y38.D         Tilo                  0.043   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/Mmux_fifoIn151
    SLICE_X73Y37.A4        net (fanout=10)       0.622   i2/waverFast/Mmux_fifoIn15
    SLICE_X73Y37.A         Tilo                  0.043   N891
                                                         i2/waverFast/Mmux_fifoIn71
    RAMB36_X3Y9.DIADI0     net (fanout=1)        0.647   i2/waverFast/fifoIn<2>
    RAMB36_X3Y9.CLKARDCLKL Trdck_DIA             0.543   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.590ns (0.888ns logic, 1.702ns route)
                                                         (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2/waverFast/acqFastCs_FSM_FFd3 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.662 - 0.688)
  Source Clock:         i2/adcClk rising at 0.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2/waverFast/acqFastCs_FSM_FFd3 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y38.CQ        Tcko                  0.259   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/acqFastCs_FSM_FFd3
    SLICE_X68Y38.D2        net (fanout=10)       0.411   i2/waverFast/acqFastCs_FSM_FFd3
    SLICE_X68Y38.D         Tilo                  0.043   i2/waverFast/acqFastCs_FSM_FFd3
                                                         i2/waverFast/Mmux_fifoIn151
    SLICE_X73Y37.A4        net (fanout=10)       0.622   i2/waverFast/Mmux_fifoIn15
    SLICE_X73Y37.A         Tilo                  0.043   N891
                                                         i2/waverFast/Mmux_fifoIn71
    RAMB36_X3Y9.DIADI0     net (fanout=1)        0.647   i2/waverFast/fifoIn<2>
    RAMB36_X3Y9.CLKARDCLKL Trdck_DIA             0.543   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.568ns (0.888ns logic, 1.680ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y13.DIADI1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.653 - 0.657)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB18_X5Y26.DO24       Trcko_DOB             1.800   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    SLICE_X73Y65.D6         net (fanout=1)        0.808   ql1/waverFast/circOut<7>
    SLICE_X73Y65.D          Tilo                  0.043   ql1/waverFast/fifoIn<7>
                                                          ql1/waverFast/Mmux_fifoIn121
    RAMB36_X3Y13.DIADI1     net (fanout=1)        0.489   ql1/waverFast/fifoIn<7>
    RAMB36_X3Y13.CLKARDCLKU Trdck_DIA             0.543   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.683ns (2.386ns logic, 1.297ns route)
                                                          (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.778ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.653 - 0.631)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ql1/waverFast/acqFastCs_FSM_FFd2 to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y64.BQ         Tcko                  0.223   ql1/waverFast/acqFastCs_FSM_FFd3
                                                          ql1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X85Y64.D1         net (fanout=11)       0.528   ql1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X85Y64.DMUX       Tilo                  0.143   ql1/waverFast/acqFastCs_FSM_FFd3
                                                          ql1/waverFast/Mmux_fifoIn161
    SLICE_X73Y65.D4         net (fanout=14)       0.809   ql1/waverFast/Mmux_fifoIn16
    SLICE_X73Y65.D          Tilo                  0.043   ql1/waverFast/fifoIn<7>
                                                          ql1/waverFast/Mmux_fifoIn121
    RAMB36_X3Y13.DIADI1     net (fanout=1)        0.489   ql1/waverFast/fifoIn<7>
    RAMB36_X3Y13.CLKARDCLKU Trdck_DIA             0.543   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.778ns (0.952ns logic, 1.826ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.653 - 0.631)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ql1/waverFast/acqFastCs_FSM_FFd2 to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y64.BQ         Tcko                  0.223   ql1/waverFast/acqFastCs_FSM_FFd3
                                                          ql1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X85Y64.D1         net (fanout=11)       0.528   ql1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X85Y64.D          Tilo                  0.043   ql1/waverFast/acqFastCs_FSM_FFd3
                                                          ql1/waverFast/Mmux_fifoIn151
    SLICE_X73Y65.D3         net (fanout=10)       0.848   ql1/waverFast/Mmux_fifoIn15
    SLICE_X73Y65.D          Tilo                  0.043   ql1/waverFast/fifoIn<7>
                                                          ql1/waverFast/Mmux_fifoIn121
    RAMB36_X3Y13.DIADI1     net (fanout=1)        0.489   ql1/waverFast/fifoIn<7>
    RAMB36_X3Y13.CLKARDCLKU Trdck_DIA             0.543   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.717ns (0.852ns logic, 1.865ns route)
                                                          (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y6.DIADI1), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i1/waverFast/valResync (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.659 - 0.574)
  Source Clock:         i1/adcClk rising at 4.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: i1/waverFast/valResync to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X81Y36.AQ        Tcko                  0.178   i1/waverFast/valResync
                                                         i1/waverFast/valResync
    SLICE_X80Y36.A5        net (fanout=6)        0.147   i1/waverFast/valResync
    SLICE_X80Y36.A         Tilo                  0.036   i1/waverFast/fifoIn<8>
                                                         i1/waverFast/Mmux_fifoIn31
    RAMB36_X4Y6.DIADI1     net (fanout=1)        0.282   i1/waverFast/fifoIn<11>
    RAMB36_X4Y6.CLKARDCLKU Trckd_DIA   (-Th)     0.527   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.116ns (-0.313ns logic, 0.429ns route)
                                                         (-269.8% logic, 369.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i1/waverFast/acqFastCs_FSM_FFd3 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.372 - 0.308)
  Source Clock:         i1/adcClk rising at 4.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i1/waverFast/acqFastCs_FSM_FFd3 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X80Y39.CQ        Tcko                  0.100   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/acqFastCs_FSM_FFd3
    SLICE_X80Y36.A3        net (fanout=10)       0.314   i1/waverFast/acqFastCs_FSM_FFd3
    SLICE_X80Y36.A         Tilo                  0.028   i1/waverFast/fifoIn<8>
                                                         i1/waverFast/Mmux_fifoIn31
    RAMB36_X4Y6.DIADI1     net (fanout=1)        0.184   i1/waverFast/fifoIn<11>
    RAMB36_X4Y6.CLKARDCLKU Trckd_DIA   (-Th)     0.296   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.330ns (-0.168ns logic, 0.498ns route)
                                                         (-50.9% logic, 150.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i1/waverFast/acqFastCs_FSM_FFd2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.372 - 0.308)
  Source Clock:         i1/adcClk rising at 4.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i1/waverFast/acqFastCs_FSM_FFd2 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X80Y39.BQ        Tcko                  0.100   i1/waverFast/acqFastCs_FSM_FFd3
                                                         i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y36.A2        net (fanout=11)       0.320   i1/waverFast/acqFastCs_FSM_FFd2
    SLICE_X80Y36.A         Tilo                  0.028   i1/waverFast/fifoIn<8>
                                                         i1/waverFast/Mmux_fifoIn31
    RAMB36_X4Y6.DIADI1     net (fanout=1)        0.184   i1/waverFast/fifoIn<11>
    RAMB36_X4Y6.CLKARDCLKU Trckd_DIA   (-Th)     0.296   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                         i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.336ns (-0.168ns logic, 0.504ns route)
                                                         (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y26.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ql1/waverFast/ctWrCirc_8 (FF)
  Destination:          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.100 - 0.059)
  Source Clock:         ql1/adcClk rising at 4.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ql1/waverFast/ctWrCirc_8 to ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X88Y67.AQ            Tcko                  0.118   ql1/waverFast/ctWrCirc<9>
                                                             ql1/waverFast/ctWrCirc_8
    RAMB18_X5Y26.ADDRARDADDR12 net (fanout=4)        0.159   ql1/waverFast/ctWrCirc<8>
    RAMB18_X5Y26.RDCLK         Trckc_ADDRA (-Th)     0.183   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
                                                             ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.094ns (-0.065ns logic, 0.159ns route)
                                                             (-69.1% logic, 169.1% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y8.ADDRARDADDRU3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/adWrFifo_1 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.414 - 0.341)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2/waverFast/adWrFifo_1 to i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X62Y42.BQ           Tcko                  0.118   i2/waverFast/adWrFifo<3>
                                                            i2/waverFast/adWrFifo_1
    RAMB36_X3Y8.ADDRARDADDRU3 net (fanout=9)        0.222   i2/waverFast/adWrFifo<1>
    RAMB36_X3Y8.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                            i2/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.157ns (-0.065ns logic, 0.222ns route)
                                                            (-41.4% logic, 141.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 2.149ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: i2/ddr_16_1/bufferR/I
  Logical resource: i2/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y1.I
  Clock network: i2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 2.149ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: ql1/ddr_16_1/bufferR/I
  Logical resource: ql1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y7.I
  Clock network: ql1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 2.149ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.851ns (540.249MHz) (Tbrper_I(Fmax))
  Physical resource: i1/ddr_16_1/bufferR/I
  Logical resource: i1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y0.I
  Clock network: i1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_25M_local
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_25M_local                  |     40.000ns|     10.000ns|     25.800ns|            0|            0|          722|         2302|
| fLink/clkgen_inst/inst_the_pll|      5.000ns|      3.225ns|          N/A|            0|            0|            0|            0|
| /CLKOUT1_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     20.000ns|      7.454ns|          N/A|            0|            0|         1768|            0|
| /CLKOUT0_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     10.000ns|      3.200ns|          N/A|            0|            0|          534|            0|
| /CLKOUT3_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      2.500ns|      1.408ns|          N/A|            0|            0|            0|            0|
| /CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     40.000ns|      1.408ns|          N/A|            0|            0|            0|            0|
| /CLKFBOUT_BUF                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_local
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_local                      |     10.000ns|      8.838ns|      1.408ns|            0|            0|       926581|            0|
| delDcm/CLK0_BUF               |     10.000ns|      1.408ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ckAdcI1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.567|         |         |         |
ckAdcI1_p      |    3.567|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.567|         |         |         |
ckAdcI1_p      |    3.567|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.792|         |         |         |
ckAdcI2_p      |    3.792|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.792|         |         |         |
ckAdcI2_p      |    3.792|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    3.861|    1.609|    1.807|         |
ckAdcQ2_p      |    3.861|    1.609|    1.807|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    3.861|    1.609|    1.807|         |
ckAdcQ2_p      |    3.861|    1.609|    1.807|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.650|    1.958|    2.157|         |
ckAdcQ3_p      |    4.650|    1.958|    2.157|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.650|    1.958|    2.157|         |
ckAdcQ3_p      |    4.650|    1.958|    2.157|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    3.700|    2.470|    2.490|         |
ckAdcQH1_p     |    3.700|    2.470|    2.490|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    3.700|    2.470|    2.490|         |
ckAdcQH1_p     |    3.700|    2.470|    2.490|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.722|         |         |         |
ckAdcQL1_p     |    3.722|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.722|         |         |         |
ckAdcQL1_p     |    3.722|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    5.104|         |         |         |
clk25MHz_p     |    5.104|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    5.104|         |         |         |
clk25MHz_p     |    5.104|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    8.838|    1.114|         |         |
sysClk_p       |    8.838|    1.114|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    8.838|    1.114|         |         |
sysClk_p       |    8.838|    1.114|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 940312 paths, 0 nets, and 37629 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 28 14:19:39 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 996 MB



