// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fp_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_mem_0_V_address0,
        wt_mem_0_V_ce0,
        wt_mem_0_V_q0,
        wt_mem_1_V_address0,
        wt_mem_1_V_ce0,
        wt_mem_1_V_q0,
        kh_mem_V_address0,
        kh_mem_V_ce0,
        kh_mem_V_q0,
        dmem_0_0_V_address0,
        dmem_0_0_V_ce0,
        dmem_0_0_V_we0,
        dmem_0_0_V_d0,
        dmem_0_0_V_q0,
        dmem_0_1_V_address0,
        dmem_0_1_V_ce0,
        dmem_0_1_V_we0,
        dmem_0_1_V_d0,
        dmem_0_1_V_q0,
        dmem_1_0_V_address0,
        dmem_1_0_V_ce0,
        dmem_1_0_V_we0,
        dmem_1_0_V_d0,
        dmem_1_0_V_q0,
        dmem_1_1_V_address0,
        dmem_1_1_V_ce0,
        dmem_1_1_V_we0,
        dmem_1_1_V_d0,
        dmem_1_1_V_q0,
        d_i_idx_V,
        d_o_idx_V,
        kh_index_V,
        o_index_V,
        N
);

parameter    ap_ST_fsm_state1 = 7'b1;
parameter    ap_ST_fsm_state2 = 7'b10;
parameter    ap_ST_fsm_state3 = 7'b100;
parameter    ap_ST_fsm_pp0_stage0 = 7'b1000;
parameter    ap_ST_fsm_state11 = 7'b10000;
parameter    ap_ST_fsm_state12 = 7'b100000;
parameter    ap_ST_fsm_state13 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv5_1E = 5'b11110;
parameter    ap_const_lv5_1D = 5'b11101;
parameter    ap_const_lv5_1C = 5'b11100;
parameter    ap_const_lv5_1B = 5'b11011;
parameter    ap_const_lv5_1A = 5'b11010;
parameter    ap_const_lv5_19 = 5'b11001;
parameter    ap_const_lv5_18 = 5'b11000;
parameter    ap_const_lv5_17 = 5'b10111;
parameter    ap_const_lv5_16 = 5'b10110;
parameter    ap_const_lv5_15 = 5'b10101;
parameter    ap_const_lv5_14 = 5'b10100;
parameter    ap_const_lv5_13 = 5'b10011;
parameter    ap_const_lv5_12 = 5'b10010;
parameter    ap_const_lv5_11 = 5'b10001;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_F = 5'b1111;
parameter    ap_const_lv5_E = 5'b1110;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv5_B = 5'b1011;
parameter    ap_const_lv5_A = 5'b1010;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv6_3F = 6'b111111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv11_441 = 11'b10001000001;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_21 = 6'b100001;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_12 = 32'b10010;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] wt_mem_0_V_address0;
output   wt_mem_0_V_ce0;
input  [63:0] wt_mem_0_V_q0;
output  [11:0] wt_mem_1_V_address0;
output   wt_mem_1_V_ce0;
input  [63:0] wt_mem_1_V_q0;
output  [5:0] kh_mem_V_address0;
output   kh_mem_V_ce0;
input  [63:0] kh_mem_V_q0;
output  [9:0] dmem_0_0_V_address0;
output   dmem_0_0_V_ce0;
output   dmem_0_0_V_we0;
output  [63:0] dmem_0_0_V_d0;
input  [63:0] dmem_0_0_V_q0;
output  [9:0] dmem_0_1_V_address0;
output   dmem_0_1_V_ce0;
output   dmem_0_1_V_we0;
output  [63:0] dmem_0_1_V_d0;
input  [63:0] dmem_0_1_V_q0;
output  [9:0] dmem_1_0_V_address0;
output   dmem_1_0_V_ce0;
output   dmem_1_0_V_we0;
output  [63:0] dmem_1_0_V_d0;
input  [63:0] dmem_1_0_V_q0;
output  [9:0] dmem_1_1_V_address0;
output   dmem_1_1_V_ce0;
output   dmem_1_1_V_we0;
output  [63:0] dmem_1_1_V_d0;
input  [63:0] dmem_1_1_V_q0;
input  [0:0] d_i_idx_V;
input  [0:0] d_o_idx_V;
input  [0:0] kh_index_V;
input  [15:0] o_index_V;
input  [15:0] N;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_0_V_ce0;
reg wt_mem_1_V_ce0;
reg kh_mem_V_ce0;
reg[9:0] dmem_0_0_V_address0;
reg dmem_0_0_V_ce0;
reg dmem_0_0_V_we0;
reg[9:0] dmem_0_1_V_address0;
reg dmem_0_1_V_ce0;
reg dmem_0_1_V_we0;
reg[9:0] dmem_1_0_V_address0;
reg dmem_1_0_V_ce0;
reg dmem_1_0_V_we0;
reg[9:0] dmem_1_1_V_address0;
reg dmem_1_1_V_ce0;
reg dmem_1_1_V_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1733;
reg   [5:0] p_1_reg_1744;
reg   [5:0] p_4_reg_1755;
reg   [19:0] lbuf_2_1_31_V_2_reg_1766;
reg   [19:0] lbuf_2_1_30_V_2_reg_1779;
reg   [19:0] lbuf_2_1_29_V_2_reg_1792;
reg   [19:0] lbuf_2_1_28_V_2_reg_1805;
reg   [19:0] lbuf_2_1_27_V_2_reg_1818;
reg   [19:0] lbuf_2_1_26_V_2_reg_1831;
reg   [19:0] lbuf_2_1_25_V_2_reg_1844;
reg   [19:0] lbuf_2_1_24_V_2_reg_1857;
reg   [19:0] lbuf_2_1_23_V_2_reg_1870;
reg   [19:0] lbuf_2_1_22_V_2_reg_1883;
reg   [19:0] lbuf_2_1_21_V_2_reg_1896;
reg   [19:0] lbuf_2_1_20_V_2_reg_1909;
reg   [19:0] lbuf_2_1_19_V_2_reg_1922;
reg   [19:0] lbuf_2_1_18_V_2_reg_1935;
reg   [19:0] lbuf_2_1_17_V_2_reg_1948;
reg   [19:0] lbuf_2_1_16_V_2_reg_1961;
reg   [19:0] lbuf_2_1_15_V_2_reg_1974;
reg   [19:0] lbuf_2_1_14_V_2_reg_1987;
reg   [19:0] lbuf_2_1_13_V_2_reg_2000;
reg   [19:0] lbuf_2_1_12_V_2_reg_2013;
reg   [19:0] lbuf_2_1_11_V_2_reg_2026;
reg   [19:0] lbuf_2_1_10_V_2_reg_2039;
reg   [19:0] lbuf_2_1_9_V_2_reg_2052;
reg   [19:0] lbuf_2_1_8_V_2_reg_2065;
reg   [19:0] lbuf_2_1_7_V_2_reg_2078;
reg   [19:0] lbuf_2_1_6_V_2_reg_2091;
reg   [19:0] lbuf_2_1_5_V_2_reg_2104;
reg   [19:0] lbuf_2_1_4_V_2_reg_2117;
reg   [19:0] lbuf_2_1_3_V_2_reg_2130;
reg   [19:0] lbuf_2_1_2_V_2_reg_2143;
reg   [19:0] lbuf_2_1_1_V_2_reg_2156;
reg   [19:0] lbuf_2_1_0_V_2_reg_2169;
reg   [19:0] lbuf_2_0_31_V_s_reg_2182;
reg   [19:0] lbuf_2_0_30_V_s_reg_2192;
reg   [19:0] lbuf_2_0_29_V_s_reg_2202;
reg   [19:0] lbuf_2_0_28_V_s_reg_2212;
reg   [19:0] lbuf_2_0_27_V_s_reg_2222;
reg   [19:0] lbuf_2_0_26_V_s_reg_2232;
reg   [19:0] lbuf_2_0_25_V_s_reg_2242;
reg   [19:0] lbuf_2_0_24_V_s_reg_2252;
reg   [19:0] lbuf_2_0_23_V_s_reg_2262;
reg   [19:0] lbuf_2_0_22_V_s_reg_2272;
reg   [19:0] lbuf_2_0_21_V_s_reg_2282;
reg   [19:0] lbuf_2_0_20_V_s_reg_2292;
reg   [19:0] lbuf_2_0_19_V_s_reg_2302;
reg   [19:0] lbuf_2_0_18_V_s_reg_2312;
reg   [19:0] lbuf_2_0_17_V_s_reg_2322;
reg   [19:0] lbuf_2_0_16_V_s_reg_2332;
reg   [19:0] lbuf_2_0_15_V_s_reg_2342;
reg   [19:0] lbuf_2_0_14_V_s_reg_2352;
reg   [19:0] lbuf_2_0_13_V_s_reg_2362;
reg   [19:0] lbuf_2_0_12_V_s_reg_2372;
reg   [19:0] lbuf_2_0_11_V_s_reg_2382;
reg   [19:0] lbuf_2_0_10_V_s_reg_2392;
reg   [19:0] lbuf_2_0_9_V_s_reg_2402;
reg   [19:0] lbuf_2_0_8_V_s_reg_2412;
reg   [19:0] lbuf_2_0_7_V_s_reg_2422;
reg   [19:0] lbuf_2_0_6_V_s_reg_2432;
reg   [19:0] lbuf_2_0_5_V_s_reg_2442;
reg   [19:0] lbuf_2_0_4_V_s_reg_2452;
reg   [19:0] lbuf_2_0_3_V_s_reg_2462;
reg   [19:0] lbuf_2_0_2_V_s_reg_2472;
reg   [19:0] lbuf_2_0_1_V_s_reg_2482;
reg   [19:0] lbuf_2_0_0_V_s_reg_2492;
reg   [19:0] lbuf_1_1_31_V_2_reg_2502;
reg   [19:0] lbuf_1_1_30_V_2_reg_2515;
reg   [19:0] lbuf_1_1_29_V_2_reg_2528;
reg   [19:0] lbuf_1_1_28_V_2_reg_2541;
reg   [19:0] lbuf_1_1_27_V_2_reg_2554;
reg   [19:0] lbuf_1_1_26_V_2_reg_2567;
reg   [19:0] lbuf_1_1_25_V_2_reg_2580;
reg   [19:0] lbuf_1_1_24_V_2_reg_2593;
reg   [19:0] lbuf_1_1_23_V_2_reg_2606;
reg   [19:0] lbuf_1_1_22_V_2_reg_2619;
reg   [19:0] lbuf_1_1_21_V_2_reg_2632;
reg   [19:0] lbuf_1_1_20_V_2_reg_2645;
reg   [19:0] lbuf_1_1_19_V_2_reg_2658;
reg   [19:0] lbuf_1_1_18_V_2_reg_2671;
reg   [19:0] lbuf_1_1_17_V_2_reg_2684;
reg   [19:0] lbuf_1_1_16_V_2_reg_2697;
reg   [19:0] lbuf_1_1_15_V_2_reg_2710;
reg   [19:0] lbuf_1_1_14_V_2_reg_2723;
reg   [19:0] lbuf_1_1_13_V_2_reg_2736;
reg   [19:0] lbuf_1_1_12_V_2_reg_2749;
reg   [19:0] lbuf_1_1_11_V_2_reg_2762;
reg   [19:0] lbuf_1_1_10_V_2_reg_2775;
reg   [19:0] lbuf_1_1_9_V_2_reg_2788;
reg   [19:0] lbuf_1_1_8_V_2_reg_2801;
reg   [19:0] lbuf_1_1_7_V_2_reg_2814;
reg   [19:0] lbuf_1_1_6_V_2_reg_2827;
reg   [19:0] lbuf_1_1_5_V_2_reg_2840;
reg   [19:0] lbuf_1_1_4_V_2_reg_2853;
reg   [19:0] lbuf_1_1_3_V_2_reg_2866;
reg   [19:0] lbuf_1_1_2_V_2_reg_2879;
reg   [19:0] lbuf_1_1_1_V_2_reg_2892;
reg   [19:0] lbuf_1_1_0_V_2_reg_2905;
reg   [19:0] lbuf_1_0_31_V_s_reg_2918;
reg   [19:0] lbuf_1_0_30_V_s_reg_2928;
reg   [19:0] lbuf_1_0_29_V_s_reg_2938;
reg   [19:0] lbuf_1_0_28_V_s_reg_2948;
reg   [19:0] lbuf_1_0_27_V_s_reg_2958;
reg   [19:0] lbuf_1_0_26_V_s_reg_2968;
reg   [19:0] lbuf_1_0_25_V_s_reg_2978;
reg   [19:0] lbuf_1_0_24_V_s_reg_2988;
reg   [19:0] lbuf_1_0_23_V_s_reg_2998;
reg   [19:0] lbuf_1_0_22_V_s_reg_3008;
reg   [19:0] lbuf_1_0_21_V_s_reg_3018;
reg   [19:0] lbuf_1_0_20_V_s_reg_3028;
reg   [19:0] lbuf_1_0_19_V_s_reg_3038;
reg   [19:0] lbuf_1_0_18_V_s_reg_3048;
reg   [19:0] lbuf_1_0_17_V_s_reg_3058;
reg   [19:0] lbuf_1_0_16_V_s_reg_3068;
reg   [19:0] lbuf_1_0_15_V_s_reg_3078;
reg   [19:0] lbuf_1_0_14_V_s_reg_3088;
reg   [19:0] lbuf_1_0_13_V_s_reg_3098;
reg   [19:0] lbuf_1_0_12_V_s_reg_3108;
reg   [19:0] lbuf_1_0_11_V_s_reg_3118;
reg   [19:0] lbuf_1_0_10_V_s_reg_3128;
reg   [19:0] lbuf_1_0_9_V_s_reg_3138;
reg   [19:0] lbuf_1_0_8_V_s_reg_3148;
reg   [19:0] lbuf_1_0_7_V_s_reg_3158;
reg   [19:0] lbuf_1_0_6_V_s_reg_3168;
reg   [19:0] lbuf_1_0_5_V_s_reg_3178;
reg   [19:0] lbuf_1_0_4_V_s_reg_3188;
reg   [19:0] lbuf_1_0_3_V_s_reg_3198;
reg   [19:0] lbuf_1_0_2_V_s_reg_3208;
reg   [19:0] lbuf_1_0_1_V_s_reg_3218;
reg   [19:0] lbuf_1_0_0_V_s_reg_3228;
reg   [19:0] lbuf_0_1_31_V_2_reg_3238;
reg   [19:0] lbuf_0_1_30_V_2_reg_3251;
reg   [19:0] lbuf_0_1_29_V_2_reg_3264;
reg   [19:0] lbuf_0_1_28_V_2_reg_3277;
reg   [19:0] lbuf_0_1_27_V_2_reg_3290;
reg   [19:0] lbuf_0_1_26_V_2_reg_3303;
reg   [19:0] lbuf_0_1_25_V_2_reg_3316;
reg   [19:0] lbuf_0_1_24_V_2_reg_3329;
reg   [19:0] lbuf_0_1_23_V_2_reg_3342;
reg   [19:0] lbuf_0_1_22_V_2_reg_3355;
reg   [19:0] lbuf_0_1_21_V_2_reg_3368;
reg   [19:0] lbuf_0_1_20_V_2_reg_3381;
reg   [19:0] lbuf_0_1_19_V_2_reg_3394;
reg   [19:0] lbuf_0_1_18_V_2_reg_3407;
reg   [19:0] lbuf_0_1_17_V_2_reg_3420;
reg   [19:0] lbuf_0_1_16_V_2_reg_3433;
reg   [19:0] lbuf_0_1_15_V_2_reg_3446;
reg   [19:0] lbuf_0_1_14_V_2_reg_3459;
reg   [19:0] lbuf_0_1_13_V_2_reg_3472;
reg   [19:0] lbuf_0_1_12_V_2_reg_3485;
reg   [19:0] lbuf_0_1_11_V_2_reg_3498;
reg   [19:0] lbuf_0_1_10_V_2_reg_3511;
reg   [19:0] lbuf_0_1_9_V_2_reg_3524;
reg   [19:0] lbuf_0_1_8_V_2_reg_3537;
reg   [19:0] lbuf_0_1_7_V_2_reg_3550;
reg   [19:0] lbuf_0_1_6_V_2_reg_3563;
reg   [19:0] lbuf_0_1_5_V_2_reg_3576;
reg   [19:0] lbuf_0_1_4_V_2_reg_3589;
reg   [19:0] lbuf_0_1_3_V_2_reg_3602;
reg   [19:0] lbuf_0_1_2_V_2_reg_3615;
reg   [19:0] lbuf_0_1_1_V_2_reg_3628;
reg   [19:0] lbuf_0_1_0_V_2_reg_3641;
reg   [19:0] lbuf_0_0_31_V_s_reg_3654;
reg   [19:0] lbuf_0_0_30_V_s_reg_3664;
reg   [19:0] lbuf_0_0_29_V_s_reg_3674;
reg   [19:0] lbuf_0_0_28_V_s_reg_3684;
reg   [19:0] lbuf_0_0_27_V_s_reg_3694;
reg   [19:0] lbuf_0_0_26_V_s_reg_3704;
reg   [19:0] lbuf_0_0_25_V_s_reg_3714;
reg   [19:0] lbuf_0_0_24_V_s_reg_3724;
reg   [19:0] lbuf_0_0_23_V_s_reg_3734;
reg   [19:0] lbuf_0_0_22_V_s_reg_3744;
reg   [19:0] lbuf_0_0_21_V_s_reg_3754;
reg   [19:0] lbuf_0_0_20_V_s_reg_3764;
reg   [19:0] lbuf_0_0_19_V_s_reg_3774;
reg   [19:0] lbuf_0_0_18_V_s_reg_3784;
reg   [19:0] lbuf_0_0_17_V_s_reg_3794;
reg   [19:0] lbuf_0_0_16_V_s_reg_3804;
reg   [19:0] lbuf_0_0_15_V_s_reg_3814;
reg   [19:0] lbuf_0_0_14_V_s_reg_3824;
reg   [19:0] lbuf_0_0_13_V_s_reg_3834;
reg   [19:0] lbuf_0_0_12_V_s_reg_3844;
reg   [19:0] lbuf_0_0_11_V_s_reg_3854;
reg   [19:0] lbuf_0_0_10_V_s_reg_3864;
reg   [19:0] lbuf_0_0_9_V_s_reg_3874;
reg   [19:0] lbuf_0_0_8_V_s_reg_3884;
reg   [19:0] lbuf_0_0_7_V_s_reg_3894;
reg   [19:0] lbuf_0_0_6_V_s_reg_3904;
reg   [19:0] lbuf_0_0_5_V_s_reg_3914;
reg   [19:0] lbuf_0_0_4_V_s_reg_3924;
reg   [19:0] lbuf_0_0_3_V_s_reg_3934;
reg   [19:0] lbuf_0_0_2_V_s_reg_3944;
reg   [19:0] lbuf_0_0_1_V_s_reg_3954;
reg   [19:0] lbuf_0_0_0_V_s_reg_3964;
reg   [19:0] lbuf_0_1_31_V_4_reg_7174;
reg   [19:0] lbuf_0_1_30_V_4_reg_7279;
reg   [19:0] lbuf_0_1_29_V_4_reg_7384;
reg   [19:0] lbuf_0_1_28_V_4_reg_7489;
reg   [19:0] lbuf_0_1_27_V_4_reg_7594;
reg   [19:0] lbuf_0_1_26_V_4_reg_7699;
reg   [19:0] lbuf_0_1_25_V_4_reg_7804;
reg   [19:0] lbuf_0_1_24_V_4_reg_7909;
reg   [19:0] lbuf_0_1_23_V_4_reg_8014;
reg   [19:0] lbuf_0_1_22_V_4_reg_8119;
reg   [19:0] lbuf_0_1_21_V_4_reg_8224;
reg   [19:0] lbuf_0_1_20_V_4_reg_8329;
reg   [19:0] lbuf_0_1_19_V_4_reg_8434;
reg   [19:0] lbuf_0_1_18_V_4_reg_8539;
reg   [19:0] lbuf_0_1_17_V_4_reg_8644;
reg   [19:0] lbuf_0_1_16_V_4_reg_8749;
reg   [19:0] lbuf_0_1_15_V_4_reg_8854;
reg   [19:0] lbuf_0_1_14_V_4_reg_8959;
reg   [19:0] lbuf_0_1_13_V_4_reg_9064;
reg   [19:0] lbuf_0_1_12_V_4_reg_9169;
reg   [19:0] lbuf_0_1_11_V_4_reg_9274;
reg   [19:0] lbuf_0_1_10_V_4_reg_9379;
reg   [19:0] lbuf_0_1_9_V_4_reg_9484;
reg   [19:0] lbuf_0_1_8_V_4_reg_9589;
reg   [19:0] lbuf_0_1_7_V_4_reg_9694;
reg   [19:0] lbuf_0_1_6_V_4_reg_9799;
reg   [19:0] lbuf_0_1_5_V_4_reg_9904;
reg   [19:0] lbuf_0_1_4_V_4_reg_10009;
reg   [19:0] lbuf_0_1_3_V_4_reg_10114;
reg   [19:0] lbuf_0_1_2_V_4_reg_10219;
reg   [19:0] lbuf_0_1_1_V_4_reg_10324;
reg   [19:0] lbuf_0_1_0_V_4_reg_10429;
reg   [19:0] lbuf_0_0_31_V_3_reg_10534;
reg   [19:0] lbuf_0_0_30_V_3_reg_10640;
reg   [19:0] lbuf_0_0_29_V_3_reg_10746;
reg   [19:0] lbuf_0_0_28_V_3_reg_10852;
reg   [19:0] lbuf_0_0_27_V_3_reg_10958;
reg   [19:0] lbuf_0_0_26_V_3_reg_11064;
reg   [19:0] lbuf_0_0_25_V_3_reg_11170;
reg   [19:0] lbuf_0_0_24_V_3_reg_11276;
reg   [19:0] lbuf_0_0_23_V_3_reg_11382;
reg   [19:0] lbuf_0_0_22_V_3_reg_11488;
reg   [19:0] lbuf_0_0_21_V_3_reg_11594;
reg   [19:0] lbuf_0_0_20_V_3_reg_11700;
reg   [19:0] lbuf_0_0_19_V_3_reg_11806;
reg   [19:0] lbuf_0_0_18_V_3_reg_11912;
reg   [19:0] lbuf_0_0_17_V_3_reg_12018;
reg   [19:0] lbuf_0_0_16_V_3_reg_12124;
reg   [19:0] lbuf_0_0_15_V_3_reg_12230;
reg   [19:0] lbuf_0_0_14_V_3_reg_12336;
reg   [19:0] lbuf_0_0_13_V_3_reg_12442;
reg   [19:0] lbuf_0_0_12_V_3_reg_12548;
reg   [19:0] lbuf_0_0_11_V_3_reg_12654;
reg   [19:0] lbuf_0_0_10_V_3_reg_12760;
reg   [19:0] lbuf_0_0_9_V_3_reg_12866;
reg   [19:0] lbuf_0_0_8_V_3_reg_12972;
reg   [19:0] lbuf_0_0_7_V_3_reg_13078;
reg   [19:0] lbuf_0_0_6_V_3_reg_13184;
reg   [19:0] lbuf_0_0_5_V_3_reg_13290;
reg   [19:0] lbuf_0_0_4_V_3_reg_13396;
reg   [19:0] lbuf_0_0_3_V_3_reg_13502;
reg   [19:0] lbuf_0_0_2_V_3_reg_13608;
reg   [19:0] lbuf_0_0_1_V_3_reg_13714;
reg   [19:0] lbuf_0_0_0_V_3_reg_13820;
reg   [19:0] lbuf_1_1_31_V_4_reg_17126;
reg   [19:0] lbuf_1_1_30_V_4_reg_17231;
reg   [19:0] lbuf_1_1_29_V_4_reg_17336;
reg   [19:0] lbuf_1_1_28_V_4_reg_17441;
reg   [19:0] lbuf_1_1_27_V_4_reg_17546;
reg   [19:0] lbuf_1_1_26_V_4_reg_17651;
reg   [19:0] lbuf_1_1_25_V_4_reg_17756;
reg   [19:0] lbuf_1_1_24_V_4_reg_17861;
reg   [19:0] lbuf_1_1_23_V_4_reg_17966;
reg   [19:0] lbuf_1_1_22_V_4_reg_18071;
reg   [19:0] lbuf_1_1_21_V_4_reg_18176;
reg   [19:0] lbuf_1_1_20_V_4_reg_18281;
reg   [19:0] lbuf_1_1_19_V_4_reg_18386;
reg   [19:0] lbuf_1_1_18_V_4_reg_18491;
reg   [19:0] lbuf_1_1_17_V_4_reg_18596;
reg   [19:0] lbuf_1_1_16_V_4_reg_18701;
reg   [19:0] lbuf_1_1_15_V_4_reg_18806;
reg   [19:0] lbuf_1_1_14_V_4_reg_18911;
reg   [19:0] lbuf_1_1_13_V_4_reg_19016;
reg   [19:0] lbuf_1_1_12_V_4_reg_19121;
reg   [19:0] lbuf_1_1_11_V_4_reg_19226;
reg   [19:0] lbuf_1_1_10_V_4_reg_19331;
reg   [19:0] lbuf_1_1_9_V_4_reg_19436;
reg   [19:0] lbuf_1_1_8_V_4_reg_19541;
reg   [19:0] lbuf_1_1_7_V_4_reg_19646;
reg   [19:0] lbuf_1_1_6_V_4_reg_19751;
reg   [19:0] lbuf_1_1_5_V_4_reg_19856;
reg   [19:0] lbuf_1_1_4_V_4_reg_19961;
reg   [19:0] lbuf_1_1_3_V_4_reg_20066;
reg   [19:0] lbuf_1_1_2_V_4_reg_20171;
reg   [19:0] lbuf_1_1_1_V_4_reg_20276;
reg   [19:0] lbuf_1_1_0_V_4_reg_20381;
reg   [19:0] lbuf_1_0_31_V_3_reg_20486;
reg   [19:0] lbuf_1_0_30_V_3_reg_20592;
reg   [19:0] lbuf_1_0_29_V_3_reg_20698;
reg   [19:0] lbuf_1_0_28_V_3_reg_20804;
reg   [19:0] lbuf_1_0_27_V_3_reg_20910;
reg   [19:0] lbuf_1_0_26_V_3_reg_21016;
reg   [19:0] lbuf_1_0_25_V_3_reg_21122;
reg   [19:0] lbuf_1_0_24_V_3_reg_21228;
reg   [19:0] lbuf_1_0_23_V_3_reg_21334;
reg   [19:0] lbuf_1_0_22_V_3_reg_21440;
reg   [19:0] lbuf_1_0_21_V_3_reg_21546;
reg   [19:0] lbuf_1_0_20_V_3_reg_21652;
reg   [19:0] lbuf_1_0_19_V_3_reg_21758;
reg   [19:0] lbuf_1_0_18_V_3_reg_21864;
reg   [19:0] lbuf_1_0_17_V_3_reg_21970;
reg   [19:0] lbuf_1_0_16_V_3_reg_22076;
reg   [19:0] lbuf_1_0_15_V_3_reg_22182;
reg   [19:0] lbuf_1_0_14_V_3_reg_22288;
reg   [19:0] lbuf_1_0_13_V_3_reg_22394;
reg   [19:0] lbuf_1_0_12_V_3_reg_22500;
reg   [19:0] lbuf_1_0_11_V_3_reg_22606;
reg   [19:0] lbuf_1_0_10_V_3_reg_22712;
reg   [19:0] lbuf_1_0_9_V_3_reg_22818;
reg   [19:0] lbuf_1_0_8_V_3_reg_22924;
reg   [19:0] lbuf_1_0_7_V_3_reg_23030;
reg   [19:0] lbuf_1_0_6_V_3_reg_23136;
reg   [19:0] lbuf_1_0_5_V_3_reg_23242;
reg   [19:0] lbuf_1_0_4_V_3_reg_23348;
reg   [19:0] lbuf_1_0_3_V_3_reg_23454;
reg   [19:0] lbuf_1_0_2_V_3_reg_23560;
reg   [19:0] lbuf_1_0_1_V_3_reg_23666;
reg   [19:0] lbuf_1_0_0_V_3_reg_23772;
reg   [19:0] lbuf_2_1_31_V_4_reg_27078;
reg   [19:0] lbuf_2_1_30_V_4_reg_27183;
reg   [19:0] lbuf_2_1_29_V_4_reg_27288;
reg   [19:0] lbuf_2_1_28_V_4_reg_27393;
reg   [19:0] lbuf_2_1_27_V_4_reg_27498;
reg   [19:0] lbuf_2_1_26_V_4_reg_27603;
reg   [19:0] lbuf_2_1_25_V_4_reg_27708;
reg   [19:0] lbuf_2_1_24_V_4_reg_27813;
reg   [19:0] lbuf_2_1_23_V_4_reg_27918;
reg   [19:0] lbuf_2_1_22_V_4_reg_28023;
reg   [19:0] lbuf_2_1_21_V_4_reg_28128;
reg   [19:0] lbuf_2_1_20_V_4_reg_28233;
reg   [19:0] lbuf_2_1_19_V_4_reg_28338;
reg   [19:0] lbuf_2_1_18_V_4_reg_28443;
reg   [19:0] lbuf_2_1_17_V_4_reg_28548;
reg   [19:0] lbuf_2_1_16_V_4_reg_28653;
reg   [19:0] lbuf_2_1_15_V_4_reg_28758;
reg   [19:0] lbuf_2_1_14_V_4_reg_28863;
reg   [19:0] lbuf_2_1_13_V_4_reg_28968;
reg   [19:0] lbuf_2_1_12_V_4_reg_29073;
reg   [19:0] lbuf_2_1_11_V_4_reg_29178;
reg   [19:0] lbuf_2_1_10_V_4_reg_29283;
reg   [19:0] lbuf_2_1_9_V_4_reg_29388;
reg   [19:0] lbuf_2_1_8_V_4_reg_29493;
reg   [19:0] lbuf_2_1_7_V_4_reg_29598;
reg   [19:0] lbuf_2_1_6_V_4_reg_29703;
reg   [19:0] lbuf_2_1_5_V_4_reg_29808;
reg   [19:0] lbuf_2_1_4_V_4_reg_29913;
reg   [19:0] lbuf_2_1_3_V_4_reg_30018;
reg   [19:0] lbuf_2_1_2_V_4_reg_30123;
reg   [19:0] lbuf_2_1_1_V_4_reg_30228;
reg   [19:0] lbuf_2_1_0_V_4_reg_30333;
reg   [19:0] lbuf_2_0_31_V_3_reg_30438;
reg   [19:0] lbuf_2_0_30_V_3_reg_30544;
reg   [19:0] lbuf_2_0_29_V_3_reg_30650;
reg   [19:0] lbuf_2_0_28_V_3_reg_30756;
reg   [19:0] lbuf_2_0_27_V_3_reg_30862;
reg   [19:0] lbuf_2_0_26_V_3_reg_30968;
reg   [19:0] lbuf_2_0_25_V_3_reg_31074;
reg   [19:0] lbuf_2_0_24_V_3_reg_31180;
reg   [19:0] lbuf_2_0_23_V_3_reg_31286;
reg   [19:0] lbuf_2_0_22_V_3_reg_31392;
reg   [19:0] lbuf_2_0_21_V_3_reg_31498;
reg   [19:0] lbuf_2_0_20_V_3_reg_31604;
reg   [19:0] lbuf_2_0_19_V_3_reg_31710;
reg   [19:0] lbuf_2_0_18_V_3_reg_31816;
reg   [19:0] lbuf_2_0_17_V_3_reg_31922;
reg   [19:0] lbuf_2_0_16_V_3_reg_32028;
reg   [19:0] lbuf_2_0_15_V_3_reg_32134;
reg   [19:0] lbuf_2_0_14_V_3_reg_32240;
reg   [19:0] lbuf_2_0_13_V_3_reg_32346;
reg   [19:0] lbuf_2_0_12_V_3_reg_32452;
reg   [19:0] lbuf_2_0_11_V_3_reg_32558;
reg   [19:0] lbuf_2_0_10_V_3_reg_32664;
reg   [19:0] lbuf_2_0_9_V_3_reg_32770;
reg   [19:0] lbuf_2_0_8_V_3_reg_32876;
reg   [19:0] lbuf_2_0_7_V_3_reg_32982;
reg   [19:0] lbuf_2_0_6_V_3_reg_33088;
reg   [19:0] lbuf_2_0_5_V_3_reg_33194;
reg   [19:0] lbuf_2_0_4_V_3_reg_33300;
reg   [19:0] lbuf_2_0_3_V_3_reg_33406;
reg   [19:0] lbuf_2_0_2_V_3_reg_33512;
reg   [19:0] lbuf_2_0_1_V_3_reg_33618;
reg   [19:0] lbuf_2_0_0_V_3_reg_33724;
wire   [0:0] d_o_idx_V_read_read_fu_442_p2;
wire   [0:0] tmp_50_fu_33889_p1;
reg   [0:0] tmp_50_reg_36777;
wire   [10:0] kh_index_V_cast_fu_33893_p1;
reg   [10:0] kh_index_V_cast_reg_36782;
wire   [1:0] tmp_3_fu_33897_p1;
reg   [1:0] tmp_3_reg_36787;
wire   [0:0] sel_tmp1_fu_33901_p2;
reg   [0:0] sel_tmp1_reg_36792;
wire   [15:0] tmp_cast_fu_33907_p1;
reg   [15:0] tmp_cast_reg_36797;
wire   [0:0] ap_CS_fsm_state2;
wire   [9:0] n_V_fu_33916_p2;
reg   [9:0] n_V_reg_36805;
wire   [0:0] tmp_51_fu_33938_p1;
reg   [0:0] tmp_51_reg_36810;
wire   [0:0] tmp_s_fu_33911_p2;
wire   [1:0] off_V_fu_33970_p2;
reg   [1:0] off_V_reg_36831;
wire   [63:0] wt_word_V_fu_33975_p3;
reg   [63:0] wt_word_V_reg_36838;
wire   [0:0] ap_CS_fsm_state3;
wire  signed [23:0] tmp_50_cast_fu_34099_p1;
reg  signed [23:0] tmp_50_cast_reg_36869;
wire   [0:0] exitcond_flatten_fu_34163_p2;
reg   [0:0] exitcond_flatten_reg_36874;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_36874;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874;
wire   [10:0] indvar_flatten_next_fu_34169_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [5:0] p_4_mid2_fu_34181_p3;
reg   [5:0] p_4_mid2_reg_36883;
reg   [5:0] ap_pipeline_reg_pp0_iter1_p_4_mid2_reg_36883;
reg   [5:0] ap_pipeline_reg_pp0_iter2_p_4_mid2_reg_36883;
wire   [5:0] tmp_45_mid2_v_v_fu_34195_p3;
reg   [5:0] tmp_45_mid2_v_v_reg_36890;
wire   [3:0] tmp_40_mid2_fu_34273_p3;
reg   [3:0] tmp_40_mid2_reg_36895;
reg   [3:0] ap_pipeline_reg_pp0_iter1_tmp_40_mid2_reg_36895;
reg   [3:0] ap_pipeline_reg_pp0_iter2_tmp_40_mid2_reg_36895;
reg   [3:0] ap_pipeline_reg_pp0_iter3_tmp_40_mid2_reg_36895;
reg   [3:0] ap_pipeline_reg_pp0_iter4_tmp_40_mid2_reg_36895;
reg   [3:0] ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895;
wire   [1:0] tmp_14_fu_34327_p3;
reg   [1:0] tmp_14_reg_36900;
reg   [1:0] ap_pipeline_reg_pp0_iter1_tmp_14_reg_36900;
reg   [1:0] ap_pipeline_reg_pp0_iter2_tmp_14_reg_36900;
wire   [4:0] tmp_61_fu_34335_p1;
reg   [4:0] tmp_61_reg_36905;
reg   [0:0] tmp_62_reg_36910;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_62_reg_36910;
reg   [0:0] tmp_63_reg_36916;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_63_reg_36916;
wire   [4:0] tmp_65_fu_34371_p1;
reg   [4:0] tmp_65_reg_36923;
reg   [4:0] ap_pipeline_reg_pp0_iter1_tmp_65_reg_36923;
reg   [4:0] ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923;
wire   [0:0] or_cond_48_fu_34381_p2;
reg   [0:0] or_cond_48_reg_36936;
reg   [0:0] ap_pipeline_reg_pp0_iter1_or_cond_48_reg_36936;
reg   [0:0] ap_pipeline_reg_pp0_iter2_or_cond_48_reg_36936;
reg   [0:0] ap_pipeline_reg_pp0_iter3_or_cond_48_reg_36936;
reg   [0:0] ap_pipeline_reg_pp0_iter4_or_cond_48_reg_36936;
reg   [0:0] ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936;
wire   [5:0] c_V_fu_34387_p2;
wire   [19:0] lbuf_0_1_0_V_fu_34484_p1;
reg   [19:0] lbuf_0_1_0_V_reg_36965;
reg   [19:0] lbuf_1_1_0_V_reg_37004;
reg   [19:0] lbuf_2_1_0_V_reg_37043;
reg   [19:0] ap_pipeline_reg_pp0_iter3_lbuf_2_1_0_V_reg_37043;
reg   [19:0] win_0_0_1_V_2_reg_37082;
reg   [19:0] win_0_1_1_V_2_reg_37089;
reg   [19:0] win_1_0_1_V_2_reg_37096;
reg   [19:0] win_1_1_1_V_2_reg_37103;
reg   [19:0] win_1_2_1_V_2_reg_37110;
reg   [19:0] win_2_1_1_V_2_reg_37115;
reg   [19:0] win_2_2_1_V_2_reg_37122;
wire   [0:0] tmp_43_fu_34542_p2;
wire   [19:0] win_V_0_0_2_3_fu_34685_p3;
reg   [19:0] win_V_0_0_2_3_reg_37133;
wire   [19:0] win_0_1_2_V_fu_34693_p3;
reg   [19:0] win_0_1_2_V_reg_37139;
wire   [19:0] win_V_1_0_2_3_fu_34940_p3;
reg   [19:0] win_V_1_0_2_3_reg_37145;
wire   [19:0] win_1_1_2_V_fu_34948_p3;
reg   [19:0] win_1_1_2_V_reg_37151;
wire   [19:0] win_V_2_0_2_3_fu_35195_p3;
reg   [19:0] win_V_2_0_2_3_reg_37157;
wire   [19:0] win_2_1_2_V_fu_35203_p3;
reg   [19:0] win_2_1_2_V_reg_37163;
wire   [21:0] tmp23_fu_35495_p2;
reg   [21:0] tmp23_reg_37169;
reg   [21:0] ap_pipeline_reg_pp0_iter4_tmp23_reg_37169;
wire   [21:0] tmp33_fu_35521_p2;
reg   [21:0] tmp33_reg_37174;
reg   [21:0] ap_pipeline_reg_pp0_iter4_tmp33_reg_37174;
wire   [6:0] bvh_d_index_fu_35536_p2;
reg   [6:0] bvh_d_index_reg_37179;
reg   [6:0] ap_pipeline_reg_pp0_iter4_bvh_d_index_reg_37179;
reg   [6:0] ap_pipeline_reg_pp0_iter5_bvh_d_index_reg_37179;
wire   [21:0] tmp18_fu_36099_p2;
reg   [21:0] tmp18_reg_37184;
wire   [21:0] tmp20_fu_36115_p2;
reg   [21:0] tmp20_reg_37189;
wire   [21:0] tmp26_fu_36141_p2;
reg   [21:0] tmp26_reg_37194;
wire   [21:0] tmp30_fu_36157_p2;
reg   [21:0] tmp30_reg_37199;
wire   [21:0] tmp36_fu_36173_p2;
reg   [21:0] tmp36_reg_37204;
wire   [21:0] tmp39_fu_36199_p2;
reg   [21:0] tmp39_reg_37209;
wire   [23:0] p_Val2_19_2_2_2_fu_36309_p2;
reg   [23:0] p_Val2_19_2_2_2_reg_37214;
wire   [18:0] r_V_7_fu_36467_p3;
reg   [18:0] r_V_7_reg_37219;
wire   [0:0] ap_CS_fsm_state11;
wire   [0:0] r_V_35_t_fu_36475_p2;
reg   [0:0] r_V_35_t_reg_37224;
wire   [4:0] i_V_fu_36485_p2;
wire   [0:0] ap_CS_fsm_state12;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [19:0] lbuf_2_0_31_V_reg_570;
wire   [0:0] ap_CS_fsm_state13;
reg   [19:0] lbuf_2_0_30_V_reg_582;
reg   [19:0] lbuf_2_0_29_V_reg_594;
reg   [19:0] lbuf_2_0_28_V_reg_606;
reg   [19:0] lbuf_2_0_27_V_reg_618;
reg   [19:0] lbuf_2_0_26_V_reg_630;
reg   [19:0] lbuf_2_0_25_V_reg_642;
reg   [19:0] lbuf_2_0_24_V_reg_654;
reg   [19:0] lbuf_2_0_23_V_reg_666;
reg   [19:0] lbuf_2_0_22_V_reg_678;
reg   [19:0] lbuf_2_0_21_V_reg_690;
reg   [19:0] lbuf_2_0_20_V_reg_702;
reg   [19:0] lbuf_2_0_19_V_reg_714;
reg   [19:0] lbuf_2_0_18_V_reg_726;
reg   [19:0] lbuf_2_0_17_V_reg_738;
reg   [19:0] lbuf_2_0_16_V_reg_750;
reg   [19:0] lbuf_2_0_15_V_reg_762;
reg   [19:0] lbuf_2_0_14_V_reg_774;
reg   [19:0] lbuf_2_0_13_V_reg_786;
reg   [19:0] lbuf_2_0_12_V_reg_798;
reg   [19:0] lbuf_2_0_11_V_reg_810;
reg   [19:0] lbuf_2_0_10_V_reg_822;
reg   [19:0] lbuf_2_0_9_V_reg_834;
reg   [19:0] lbuf_2_0_8_V_reg_846;
reg   [19:0] lbuf_2_0_7_V_reg_858;
reg   [19:0] lbuf_2_0_6_V_reg_870;
reg   [19:0] lbuf_2_0_5_V_reg_882;
reg   [19:0] lbuf_2_0_4_V_reg_894;
reg   [19:0] lbuf_2_0_3_V_reg_906;
reg   [19:0] lbuf_2_0_2_V_reg_918;
reg   [19:0] lbuf_2_0_1_V_reg_930;
reg   [19:0] lbuf_2_0_0_V_reg_942;
reg   [19:0] lbuf_1_0_31_V_reg_954;
reg   [19:0] lbuf_1_0_30_V_reg_966;
reg   [19:0] lbuf_1_0_29_V_reg_978;
reg   [19:0] lbuf_1_0_28_V_reg_990;
reg   [19:0] lbuf_1_0_27_V_reg_1002;
reg   [19:0] lbuf_1_0_26_V_reg_1014;
reg   [19:0] lbuf_1_0_25_V_reg_1026;
reg   [19:0] lbuf_1_0_24_V_reg_1038;
reg   [19:0] lbuf_1_0_23_V_reg_1050;
reg   [19:0] lbuf_1_0_22_V_reg_1062;
reg   [19:0] lbuf_1_0_21_V_reg_1074;
reg   [19:0] lbuf_1_0_20_V_reg_1086;
reg   [19:0] lbuf_1_0_19_V_reg_1098;
reg   [19:0] lbuf_1_0_18_V_reg_1110;
reg   [19:0] lbuf_1_0_17_V_reg_1122;
reg   [19:0] lbuf_1_0_16_V_reg_1134;
reg   [19:0] lbuf_1_0_15_V_reg_1146;
reg   [19:0] lbuf_1_0_14_V_reg_1158;
reg   [19:0] lbuf_1_0_13_V_reg_1170;
reg   [19:0] lbuf_1_0_12_V_reg_1182;
reg   [19:0] lbuf_1_0_11_V_reg_1194;
reg   [19:0] lbuf_1_0_10_V_reg_1206;
reg   [19:0] lbuf_1_0_9_V_reg_1218;
reg   [19:0] lbuf_1_0_8_V_reg_1230;
reg   [19:0] lbuf_1_0_7_V_reg_1242;
reg   [19:0] lbuf_1_0_6_V_reg_1254;
reg   [19:0] lbuf_1_0_5_V_reg_1266;
reg   [19:0] lbuf_1_0_4_V_reg_1278;
reg   [19:0] lbuf_1_0_3_V_reg_1290;
reg   [19:0] lbuf_1_0_2_V_reg_1302;
reg   [19:0] lbuf_1_0_1_V_reg_1314;
reg   [19:0] lbuf_1_0_0_V_reg_1326;
reg   [19:0] lbuf_0_0_31_V_reg_1338;
reg   [19:0] lbuf_0_0_30_V_reg_1350;
reg   [19:0] lbuf_0_0_29_V_reg_1362;
reg   [19:0] lbuf_0_0_28_V_reg_1374;
reg   [19:0] lbuf_0_0_27_V_reg_1386;
reg   [19:0] lbuf_0_0_26_V_reg_1398;
reg   [19:0] lbuf_0_0_25_V_reg_1410;
reg   [19:0] lbuf_0_0_24_V_reg_1422;
reg   [19:0] lbuf_0_0_23_V_reg_1434;
reg   [19:0] lbuf_0_0_22_V_reg_1446;
reg   [19:0] lbuf_0_0_21_V_reg_1458;
reg   [19:0] lbuf_0_0_20_V_reg_1470;
reg   [19:0] lbuf_0_0_19_V_reg_1482;
reg   [19:0] lbuf_0_0_18_V_reg_1494;
reg   [19:0] lbuf_0_0_17_V_reg_1506;
reg   [19:0] lbuf_0_0_16_V_reg_1518;
reg   [19:0] lbuf_0_0_15_V_reg_1530;
reg   [19:0] lbuf_0_0_14_V_reg_1542;
reg   [19:0] lbuf_0_0_13_V_reg_1554;
reg   [19:0] lbuf_0_0_12_V_reg_1566;
reg   [19:0] lbuf_0_0_11_V_reg_1578;
reg   [19:0] lbuf_0_0_10_V_reg_1590;
reg   [19:0] lbuf_0_0_9_V_reg_1602;
reg   [19:0] lbuf_0_0_8_V_reg_1614;
reg   [19:0] lbuf_0_0_7_V_reg_1626;
reg   [19:0] lbuf_0_0_6_V_reg_1638;
reg   [19:0] lbuf_0_0_5_V_reg_1650;
reg   [19:0] lbuf_0_0_4_V_reg_1662;
reg   [19:0] lbuf_0_0_3_V_reg_1674;
reg   [19:0] lbuf_0_0_2_V_reg_1686;
reg   [19:0] lbuf_0_0_1_V_reg_1698;
reg   [19:0] lbuf_0_0_0_V_reg_1710;
reg   [9:0] p_s_reg_1722;
reg   [5:0] p_1_phi_fu_1748_p4;
reg   [19:0] lbuf_2_1_31_V_2_phi_fu_1771_p4;
reg   [19:0] lbuf_2_1_30_V_2_phi_fu_1784_p4;
reg   [19:0] lbuf_2_1_29_V_2_phi_fu_1797_p4;
reg   [19:0] lbuf_2_1_28_V_2_phi_fu_1810_p4;
reg   [19:0] lbuf_2_1_27_V_2_phi_fu_1823_p4;
reg   [19:0] lbuf_2_1_26_V_2_phi_fu_1836_p4;
reg   [19:0] lbuf_2_1_25_V_2_phi_fu_1849_p4;
reg   [19:0] lbuf_2_1_24_V_2_phi_fu_1862_p4;
reg   [19:0] lbuf_2_1_23_V_2_phi_fu_1875_p4;
reg   [19:0] lbuf_2_1_22_V_2_phi_fu_1888_p4;
reg   [19:0] lbuf_2_1_21_V_2_phi_fu_1901_p4;
reg   [19:0] lbuf_2_1_20_V_2_phi_fu_1914_p4;
reg   [19:0] lbuf_2_1_19_V_2_phi_fu_1927_p4;
reg   [19:0] lbuf_2_1_18_V_2_phi_fu_1940_p4;
reg   [19:0] lbuf_2_1_17_V_2_phi_fu_1953_p4;
reg   [19:0] lbuf_2_1_16_V_2_phi_fu_1966_p4;
reg   [19:0] lbuf_2_1_15_V_2_phi_fu_1979_p4;
reg   [19:0] lbuf_2_1_14_V_2_phi_fu_1992_p4;
reg   [19:0] lbuf_2_1_13_V_2_phi_fu_2005_p4;
reg   [19:0] lbuf_2_1_12_V_2_phi_fu_2018_p4;
reg   [19:0] lbuf_2_1_11_V_2_phi_fu_2031_p4;
reg   [19:0] lbuf_2_1_10_V_2_phi_fu_2044_p4;
reg   [19:0] lbuf_2_1_9_V_2_phi_fu_2057_p4;
reg   [19:0] lbuf_2_1_8_V_2_phi_fu_2070_p4;
reg   [19:0] lbuf_2_1_7_V_2_phi_fu_2083_p4;
reg   [19:0] lbuf_2_1_6_V_2_phi_fu_2096_p4;
reg   [19:0] lbuf_2_1_5_V_2_phi_fu_2109_p4;
reg   [19:0] lbuf_2_1_4_V_2_phi_fu_2122_p4;
reg   [19:0] lbuf_2_1_3_V_2_phi_fu_2135_p4;
reg   [19:0] lbuf_2_1_2_V_2_phi_fu_2148_p4;
reg   [19:0] lbuf_2_1_1_V_2_phi_fu_2161_p4;
reg   [19:0] lbuf_2_1_0_V_2_phi_fu_2174_p4;
reg   [19:0] lbuf_2_0_31_V_s_phi_fu_2185_p4;
reg   [19:0] lbuf_2_0_30_V_s_phi_fu_2195_p4;
reg   [19:0] lbuf_2_0_29_V_s_phi_fu_2205_p4;
reg   [19:0] lbuf_2_0_28_V_s_phi_fu_2215_p4;
reg   [19:0] lbuf_2_0_27_V_s_phi_fu_2225_p4;
reg   [19:0] lbuf_2_0_26_V_s_phi_fu_2235_p4;
reg   [19:0] lbuf_2_0_25_V_s_phi_fu_2245_p4;
reg   [19:0] lbuf_2_0_24_V_s_phi_fu_2255_p4;
reg   [19:0] lbuf_2_0_23_V_s_phi_fu_2265_p4;
reg   [19:0] lbuf_2_0_22_V_s_phi_fu_2275_p4;
reg   [19:0] lbuf_2_0_21_V_s_phi_fu_2285_p4;
reg   [19:0] lbuf_2_0_20_V_s_phi_fu_2295_p4;
reg   [19:0] lbuf_2_0_19_V_s_phi_fu_2305_p4;
reg   [19:0] lbuf_2_0_18_V_s_phi_fu_2315_p4;
reg   [19:0] lbuf_2_0_17_V_s_phi_fu_2325_p4;
reg   [19:0] lbuf_2_0_16_V_s_phi_fu_2335_p4;
reg   [19:0] lbuf_2_0_15_V_s_phi_fu_2345_p4;
reg   [19:0] lbuf_2_0_14_V_s_phi_fu_2355_p4;
reg   [19:0] lbuf_2_0_13_V_s_phi_fu_2365_p4;
reg   [19:0] lbuf_2_0_12_V_s_phi_fu_2375_p4;
reg   [19:0] lbuf_2_0_11_V_s_phi_fu_2385_p4;
reg   [19:0] lbuf_2_0_10_V_s_phi_fu_2395_p4;
reg   [19:0] lbuf_2_0_9_V_s_phi_fu_2405_p4;
reg   [19:0] lbuf_2_0_8_V_s_phi_fu_2415_p4;
reg   [19:0] lbuf_2_0_7_V_s_phi_fu_2425_p4;
reg   [19:0] lbuf_2_0_6_V_s_phi_fu_2435_p4;
reg   [19:0] lbuf_2_0_5_V_s_phi_fu_2445_p4;
reg   [19:0] lbuf_2_0_4_V_s_phi_fu_2455_p4;
reg   [19:0] lbuf_2_0_3_V_s_phi_fu_2465_p4;
reg   [19:0] lbuf_2_0_2_V_s_phi_fu_2475_p4;
reg   [19:0] lbuf_2_0_1_V_s_phi_fu_2485_p4;
reg   [19:0] lbuf_2_0_0_V_s_phi_fu_2495_p4;
reg   [19:0] lbuf_1_1_31_V_2_phi_fu_2507_p4;
reg   [19:0] lbuf_1_1_30_V_2_phi_fu_2520_p4;
reg   [19:0] lbuf_1_1_29_V_2_phi_fu_2533_p4;
reg   [19:0] lbuf_1_1_28_V_2_phi_fu_2546_p4;
reg   [19:0] lbuf_1_1_27_V_2_phi_fu_2559_p4;
reg   [19:0] lbuf_1_1_26_V_2_phi_fu_2572_p4;
reg   [19:0] lbuf_1_1_25_V_2_phi_fu_2585_p4;
reg   [19:0] lbuf_1_1_24_V_2_phi_fu_2598_p4;
reg   [19:0] lbuf_1_1_23_V_2_phi_fu_2611_p4;
reg   [19:0] lbuf_1_1_22_V_2_phi_fu_2624_p4;
reg   [19:0] lbuf_1_1_21_V_2_phi_fu_2637_p4;
reg   [19:0] lbuf_1_1_20_V_2_phi_fu_2650_p4;
reg   [19:0] lbuf_1_1_19_V_2_phi_fu_2663_p4;
reg   [19:0] lbuf_1_1_18_V_2_phi_fu_2676_p4;
reg   [19:0] lbuf_1_1_17_V_2_phi_fu_2689_p4;
reg   [19:0] lbuf_1_1_16_V_2_phi_fu_2702_p4;
reg   [19:0] lbuf_1_1_15_V_2_phi_fu_2715_p4;
reg   [19:0] lbuf_1_1_14_V_2_phi_fu_2728_p4;
reg   [19:0] lbuf_1_1_13_V_2_phi_fu_2741_p4;
reg   [19:0] lbuf_1_1_12_V_2_phi_fu_2754_p4;
reg   [19:0] lbuf_1_1_11_V_2_phi_fu_2767_p4;
reg   [19:0] lbuf_1_1_10_V_2_phi_fu_2780_p4;
reg   [19:0] lbuf_1_1_9_V_2_phi_fu_2793_p4;
reg   [19:0] lbuf_1_1_8_V_2_phi_fu_2806_p4;
reg   [19:0] lbuf_1_1_7_V_2_phi_fu_2819_p4;
reg   [19:0] lbuf_1_1_6_V_2_phi_fu_2832_p4;
reg   [19:0] lbuf_1_1_5_V_2_phi_fu_2845_p4;
reg   [19:0] lbuf_1_1_4_V_2_phi_fu_2858_p4;
reg   [19:0] lbuf_1_1_3_V_2_phi_fu_2871_p4;
reg   [19:0] lbuf_1_1_2_V_2_phi_fu_2884_p4;
reg   [19:0] lbuf_1_1_1_V_2_phi_fu_2897_p4;
reg   [19:0] lbuf_1_1_0_V_2_phi_fu_2910_p4;
reg   [19:0] lbuf_1_0_31_V_s_phi_fu_2921_p4;
reg   [19:0] lbuf_1_0_30_V_s_phi_fu_2931_p4;
reg   [19:0] lbuf_1_0_29_V_s_phi_fu_2941_p4;
reg   [19:0] lbuf_1_0_28_V_s_phi_fu_2951_p4;
reg   [19:0] lbuf_1_0_27_V_s_phi_fu_2961_p4;
reg   [19:0] lbuf_1_0_26_V_s_phi_fu_2971_p4;
reg   [19:0] lbuf_1_0_25_V_s_phi_fu_2981_p4;
reg   [19:0] lbuf_1_0_24_V_s_phi_fu_2991_p4;
reg   [19:0] lbuf_1_0_23_V_s_phi_fu_3001_p4;
reg   [19:0] lbuf_1_0_22_V_s_phi_fu_3011_p4;
reg   [19:0] lbuf_1_0_21_V_s_phi_fu_3021_p4;
reg   [19:0] lbuf_1_0_20_V_s_phi_fu_3031_p4;
reg   [19:0] lbuf_1_0_19_V_s_phi_fu_3041_p4;
reg   [19:0] lbuf_1_0_18_V_s_phi_fu_3051_p4;
reg   [19:0] lbuf_1_0_17_V_s_phi_fu_3061_p4;
reg   [19:0] lbuf_1_0_16_V_s_phi_fu_3071_p4;
reg   [19:0] lbuf_1_0_15_V_s_phi_fu_3081_p4;
reg   [19:0] lbuf_1_0_14_V_s_phi_fu_3091_p4;
reg   [19:0] lbuf_1_0_13_V_s_phi_fu_3101_p4;
reg   [19:0] lbuf_1_0_12_V_s_phi_fu_3111_p4;
reg   [19:0] lbuf_1_0_11_V_s_phi_fu_3121_p4;
reg   [19:0] lbuf_1_0_10_V_s_phi_fu_3131_p4;
reg   [19:0] lbuf_1_0_9_V_s_phi_fu_3141_p4;
reg   [19:0] lbuf_1_0_8_V_s_phi_fu_3151_p4;
reg   [19:0] lbuf_1_0_7_V_s_phi_fu_3161_p4;
reg   [19:0] lbuf_1_0_6_V_s_phi_fu_3171_p4;
reg   [19:0] lbuf_1_0_5_V_s_phi_fu_3181_p4;
reg   [19:0] lbuf_1_0_4_V_s_phi_fu_3191_p4;
reg   [19:0] lbuf_1_0_3_V_s_phi_fu_3201_p4;
reg   [19:0] lbuf_1_0_2_V_s_phi_fu_3211_p4;
reg   [19:0] lbuf_1_0_1_V_s_phi_fu_3221_p4;
reg   [19:0] lbuf_1_0_0_V_s_phi_fu_3231_p4;
reg   [19:0] lbuf_0_1_31_V_2_phi_fu_3243_p4;
reg   [19:0] lbuf_0_1_30_V_2_phi_fu_3256_p4;
reg   [19:0] lbuf_0_1_29_V_2_phi_fu_3269_p4;
reg   [19:0] lbuf_0_1_28_V_2_phi_fu_3282_p4;
reg   [19:0] lbuf_0_1_27_V_2_phi_fu_3295_p4;
reg   [19:0] lbuf_0_1_26_V_2_phi_fu_3308_p4;
reg   [19:0] lbuf_0_1_25_V_2_phi_fu_3321_p4;
reg   [19:0] lbuf_0_1_24_V_2_phi_fu_3334_p4;
reg   [19:0] lbuf_0_1_23_V_2_phi_fu_3347_p4;
reg   [19:0] lbuf_0_1_22_V_2_phi_fu_3360_p4;
reg   [19:0] lbuf_0_1_21_V_2_phi_fu_3373_p4;
reg   [19:0] lbuf_0_1_20_V_2_phi_fu_3386_p4;
reg   [19:0] lbuf_0_1_19_V_2_phi_fu_3399_p4;
reg   [19:0] lbuf_0_1_18_V_2_phi_fu_3412_p4;
reg   [19:0] lbuf_0_1_17_V_2_phi_fu_3425_p4;
reg   [19:0] lbuf_0_1_16_V_2_phi_fu_3438_p4;
reg   [19:0] lbuf_0_1_15_V_2_phi_fu_3451_p4;
reg   [19:0] lbuf_0_1_14_V_2_phi_fu_3464_p4;
reg   [19:0] lbuf_0_1_13_V_2_phi_fu_3477_p4;
reg   [19:0] lbuf_0_1_12_V_2_phi_fu_3490_p4;
reg   [19:0] lbuf_0_1_11_V_2_phi_fu_3503_p4;
reg   [19:0] lbuf_0_1_10_V_2_phi_fu_3516_p4;
reg   [19:0] lbuf_0_1_9_V_2_phi_fu_3529_p4;
reg   [19:0] lbuf_0_1_8_V_2_phi_fu_3542_p4;
reg   [19:0] lbuf_0_1_7_V_2_phi_fu_3555_p4;
reg   [19:0] lbuf_0_1_6_V_2_phi_fu_3568_p4;
reg   [19:0] lbuf_0_1_5_V_2_phi_fu_3581_p4;
reg   [19:0] lbuf_0_1_4_V_2_phi_fu_3594_p4;
reg   [19:0] lbuf_0_1_3_V_2_phi_fu_3607_p4;
reg   [19:0] lbuf_0_1_2_V_2_phi_fu_3620_p4;
reg   [19:0] lbuf_0_1_1_V_2_phi_fu_3633_p4;
reg   [19:0] lbuf_0_1_0_V_2_phi_fu_3646_p4;
reg   [19:0] lbuf_0_0_31_V_s_phi_fu_3657_p4;
reg   [19:0] lbuf_0_0_30_V_s_phi_fu_3667_p4;
reg   [19:0] lbuf_0_0_29_V_s_phi_fu_3677_p4;
reg   [19:0] lbuf_0_0_28_V_s_phi_fu_3687_p4;
reg   [19:0] lbuf_0_0_27_V_s_phi_fu_3697_p4;
reg   [19:0] lbuf_0_0_26_V_s_phi_fu_3707_p4;
reg   [19:0] lbuf_0_0_25_V_s_phi_fu_3717_p4;
reg   [19:0] lbuf_0_0_24_V_s_phi_fu_3727_p4;
reg   [19:0] lbuf_0_0_23_V_s_phi_fu_3737_p4;
reg   [19:0] lbuf_0_0_22_V_s_phi_fu_3747_p4;
reg   [19:0] lbuf_0_0_21_V_s_phi_fu_3757_p4;
reg   [19:0] lbuf_0_0_20_V_s_phi_fu_3767_p4;
reg   [19:0] lbuf_0_0_19_V_s_phi_fu_3777_p4;
reg   [19:0] lbuf_0_0_18_V_s_phi_fu_3787_p4;
reg   [19:0] lbuf_0_0_17_V_s_phi_fu_3797_p4;
reg   [19:0] lbuf_0_0_16_V_s_phi_fu_3807_p4;
reg   [19:0] lbuf_0_0_15_V_s_phi_fu_3817_p4;
reg   [19:0] lbuf_0_0_14_V_s_phi_fu_3827_p4;
reg   [19:0] lbuf_0_0_13_V_s_phi_fu_3837_p4;
reg   [19:0] lbuf_0_0_12_V_s_phi_fu_3847_p4;
reg   [19:0] lbuf_0_0_11_V_s_phi_fu_3857_p4;
reg   [19:0] lbuf_0_0_10_V_s_phi_fu_3867_p4;
reg   [19:0] lbuf_0_0_9_V_s_phi_fu_3877_p4;
reg   [19:0] lbuf_0_0_8_V_s_phi_fu_3887_p4;
reg   [19:0] lbuf_0_0_7_V_s_phi_fu_3897_p4;
reg   [19:0] lbuf_0_0_6_V_s_phi_fu_3907_p4;
reg   [19:0] lbuf_0_0_5_V_s_phi_fu_3917_p4;
reg   [19:0] lbuf_0_0_4_V_s_phi_fu_3927_p4;
reg   [19:0] lbuf_0_0_3_V_s_phi_fu_3937_p4;
reg   [19:0] lbuf_0_0_2_V_s_phi_fu_3947_p4;
reg   [19:0] lbuf_0_0_1_V_s_phi_fu_3957_p4;
reg   [19:0] lbuf_0_0_0_V_s_phi_fu_3967_p4;
wire   [19:0] lbuf_0_0_0_V_4_fu_34701_p34;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_2_reg_3974;
reg   [19:0] lbuf_0_0_31_V_2_phi_fu_3977_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_2_reg_4074;
reg   [19:0] lbuf_0_0_30_V_2_phi_fu_4077_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_2_reg_4174;
reg   [19:0] lbuf_0_0_29_V_2_phi_fu_4177_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_2_reg_4274;
reg   [19:0] lbuf_0_0_28_V_2_phi_fu_4277_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_2_reg_4374;
reg   [19:0] lbuf_0_0_27_V_2_phi_fu_4377_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_2_reg_4474;
reg   [19:0] lbuf_0_0_26_V_2_phi_fu_4477_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_2_reg_4574;
reg   [19:0] lbuf_0_0_25_V_2_phi_fu_4577_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_2_reg_4674;
reg   [19:0] lbuf_0_0_24_V_2_phi_fu_4677_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_2_reg_4774;
reg   [19:0] lbuf_0_0_23_V_2_phi_fu_4777_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_2_reg_4874;
reg   [19:0] lbuf_0_0_22_V_2_phi_fu_4877_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_2_reg_4974;
reg   [19:0] lbuf_0_0_21_V_2_phi_fu_4977_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_2_reg_5074;
reg   [19:0] lbuf_0_0_20_V_2_phi_fu_5077_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_2_reg_5174;
reg   [19:0] lbuf_0_0_19_V_2_phi_fu_5177_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_2_reg_5274;
reg   [19:0] lbuf_0_0_18_V_2_phi_fu_5277_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_2_reg_5374;
reg   [19:0] lbuf_0_0_17_V_2_phi_fu_5377_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_2_reg_5474;
reg   [19:0] lbuf_0_0_16_V_2_phi_fu_5477_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_2_reg_5574;
reg   [19:0] lbuf_0_0_15_V_2_phi_fu_5577_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_2_reg_5674;
reg   [19:0] lbuf_0_0_14_V_2_phi_fu_5677_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_2_reg_5774;
reg   [19:0] lbuf_0_0_13_V_2_phi_fu_5777_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_2_reg_5874;
reg   [19:0] lbuf_0_0_12_V_2_phi_fu_5877_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_2_reg_5974;
reg   [19:0] lbuf_0_0_11_V_2_phi_fu_5977_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_2_reg_6074;
reg   [19:0] lbuf_0_0_10_V_2_phi_fu_6077_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_2_reg_6174;
reg   [19:0] lbuf_0_0_9_V_2_phi_fu_6177_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_2_reg_6274;
reg   [19:0] lbuf_0_0_8_V_2_phi_fu_6277_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_2_reg_6374;
reg   [19:0] lbuf_0_0_7_V_2_phi_fu_6377_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_2_reg_6474;
reg   [19:0] lbuf_0_0_6_V_2_phi_fu_6477_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_2_reg_6574;
reg   [19:0] lbuf_0_0_5_V_2_phi_fu_6577_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_2_reg_6674;
reg   [19:0] lbuf_0_0_4_V_2_phi_fu_6677_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_2_reg_6774;
reg   [19:0] lbuf_0_0_3_V_2_phi_fu_6777_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_2_reg_6874;
reg   [19:0] lbuf_0_0_2_V_2_phi_fu_6877_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_2_reg_6974;
reg   [19:0] lbuf_0_0_1_V_2_phi_fu_6977_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_2_reg_7074;
reg   [19:0] lbuf_0_0_0_V_2_phi_fu_7077_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_31_V_4_reg_7174;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_30_V_4_reg_7279;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_29_V_4_reg_7384;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_28_V_4_reg_7489;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_27_V_4_reg_7594;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_26_V_4_reg_7699;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_25_V_4_reg_7804;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_24_V_4_reg_7909;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_23_V_4_reg_8014;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_22_V_4_reg_8119;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_21_V_4_reg_8224;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_20_V_4_reg_8329;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_19_V_4_reg_8434;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_18_V_4_reg_8539;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_17_V_4_reg_8644;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_16_V_4_reg_8749;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_15_V_4_reg_8854;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_14_V_4_reg_8959;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_13_V_4_reg_9064;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_12_V_4_reg_9169;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_11_V_4_reg_9274;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_10_V_4_reg_9379;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_9_V_4_reg_9484;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_8_V_4_reg_9589;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_7_V_4_reg_9694;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_6_V_4_reg_9799;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_5_V_4_reg_9904;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_4_V_4_reg_10009;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_3_V_4_reg_10114;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_2_V_4_reg_10219;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_1_V_4_reg_10324;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_0_V_4_reg_10429;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_3_reg_10534;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_3_reg_10640;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_3_reg_10746;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_3_reg_10852;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_3_reg_10958;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_3_reg_11064;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_3_reg_11170;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_3_reg_11276;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_3_reg_11382;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_3_reg_11488;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_3_reg_11594;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_3_reg_11700;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_3_reg_11806;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_3_reg_11912;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_3_reg_12018;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_3_reg_12124;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_3_reg_12230;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_3_reg_12336;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_3_reg_12442;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_3_reg_12548;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_3_reg_12654;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_3_reg_12760;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_3_reg_12866;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_3_reg_12972;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_3_reg_13078;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_3_reg_13184;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_3_reg_13290;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_3_reg_13396;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_3_reg_13502;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_3_reg_13608;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_3_reg_13714;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_3_reg_13820;
wire   [19:0] lbuf_1_0_0_V_4_fu_34956_p34;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_2_reg_13926;
reg   [19:0] lbuf_1_0_31_V_2_phi_fu_13929_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_2_reg_14026;
reg   [19:0] lbuf_1_0_30_V_2_phi_fu_14029_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_2_reg_14126;
reg   [19:0] lbuf_1_0_29_V_2_phi_fu_14129_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_2_reg_14226;
reg   [19:0] lbuf_1_0_28_V_2_phi_fu_14229_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_2_reg_14326;
reg   [19:0] lbuf_1_0_27_V_2_phi_fu_14329_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_2_reg_14426;
reg   [19:0] lbuf_1_0_26_V_2_phi_fu_14429_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_2_reg_14526;
reg   [19:0] lbuf_1_0_25_V_2_phi_fu_14529_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_2_reg_14626;
reg   [19:0] lbuf_1_0_24_V_2_phi_fu_14629_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_2_reg_14726;
reg   [19:0] lbuf_1_0_23_V_2_phi_fu_14729_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_2_reg_14826;
reg   [19:0] lbuf_1_0_22_V_2_phi_fu_14829_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_2_reg_14926;
reg   [19:0] lbuf_1_0_21_V_2_phi_fu_14929_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_2_reg_15026;
reg   [19:0] lbuf_1_0_20_V_2_phi_fu_15029_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_2_reg_15126;
reg   [19:0] lbuf_1_0_19_V_2_phi_fu_15129_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_2_reg_15226;
reg   [19:0] lbuf_1_0_18_V_2_phi_fu_15229_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_2_reg_15326;
reg   [19:0] lbuf_1_0_17_V_2_phi_fu_15329_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_2_reg_15426;
reg   [19:0] lbuf_1_0_16_V_2_phi_fu_15429_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_2_reg_15526;
reg   [19:0] lbuf_1_0_15_V_2_phi_fu_15529_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_2_reg_15626;
reg   [19:0] lbuf_1_0_14_V_2_phi_fu_15629_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_2_reg_15726;
reg   [19:0] lbuf_1_0_13_V_2_phi_fu_15729_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_2_reg_15826;
reg   [19:0] lbuf_1_0_12_V_2_phi_fu_15829_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_2_reg_15926;
reg   [19:0] lbuf_1_0_11_V_2_phi_fu_15929_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_2_reg_16026;
reg   [19:0] lbuf_1_0_10_V_2_phi_fu_16029_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_2_reg_16126;
reg   [19:0] lbuf_1_0_9_V_2_phi_fu_16129_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_2_reg_16226;
reg   [19:0] lbuf_1_0_8_V_2_phi_fu_16229_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_2_reg_16326;
reg   [19:0] lbuf_1_0_7_V_2_phi_fu_16329_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_2_reg_16426;
reg   [19:0] lbuf_1_0_6_V_2_phi_fu_16429_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_2_reg_16526;
reg   [19:0] lbuf_1_0_5_V_2_phi_fu_16529_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_2_reg_16626;
reg   [19:0] lbuf_1_0_4_V_2_phi_fu_16629_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_2_reg_16726;
reg   [19:0] lbuf_1_0_3_V_2_phi_fu_16729_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_2_reg_16826;
reg   [19:0] lbuf_1_0_2_V_2_phi_fu_16829_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_2_reg_16926;
reg   [19:0] lbuf_1_0_1_V_2_phi_fu_16929_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_2_reg_17026;
reg   [19:0] lbuf_1_0_0_V_2_phi_fu_17029_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_31_V_4_reg_17126;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_30_V_4_reg_17231;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_29_V_4_reg_17336;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_28_V_4_reg_17441;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_27_V_4_reg_17546;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_26_V_4_reg_17651;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_25_V_4_reg_17756;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_24_V_4_reg_17861;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_23_V_4_reg_17966;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_22_V_4_reg_18071;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_21_V_4_reg_18176;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_20_V_4_reg_18281;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_19_V_4_reg_18386;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_18_V_4_reg_18491;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_17_V_4_reg_18596;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_16_V_4_reg_18701;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_15_V_4_reg_18806;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_14_V_4_reg_18911;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_13_V_4_reg_19016;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_12_V_4_reg_19121;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_11_V_4_reg_19226;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_10_V_4_reg_19331;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_9_V_4_reg_19436;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_8_V_4_reg_19541;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_7_V_4_reg_19646;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_6_V_4_reg_19751;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_5_V_4_reg_19856;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_4_V_4_reg_19961;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_3_V_4_reg_20066;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_2_V_4_reg_20171;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_1_V_4_reg_20276;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_0_V_4_reg_20381;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_3_reg_20486;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_3_reg_20592;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_3_reg_20698;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_3_reg_20804;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_3_reg_20910;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_3_reg_21016;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_3_reg_21122;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_3_reg_21228;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_3_reg_21334;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_3_reg_21440;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_3_reg_21546;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_3_reg_21652;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_3_reg_21758;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_3_reg_21864;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_3_reg_21970;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_3_reg_22076;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_3_reg_22182;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_3_reg_22288;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_3_reg_22394;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_3_reg_22500;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_3_reg_22606;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_3_reg_22712;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_3_reg_22818;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_3_reg_22924;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_3_reg_23030;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_3_reg_23136;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_3_reg_23242;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_3_reg_23348;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_3_reg_23454;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_3_reg_23560;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_3_reg_23666;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_3_reg_23772;
wire   [19:0] lbuf_2_0_0_V_4_fu_35211_p34;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_2_reg_23878;
reg   [19:0] lbuf_2_0_31_V_2_phi_fu_23881_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_2_reg_23978;
reg   [19:0] lbuf_2_0_30_V_2_phi_fu_23981_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_2_reg_24078;
reg   [19:0] lbuf_2_0_29_V_2_phi_fu_24081_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_2_reg_24178;
reg   [19:0] lbuf_2_0_28_V_2_phi_fu_24181_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_2_reg_24278;
reg   [19:0] lbuf_2_0_27_V_2_phi_fu_24281_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_2_reg_24378;
reg   [19:0] lbuf_2_0_26_V_2_phi_fu_24381_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_2_reg_24478;
reg   [19:0] lbuf_2_0_25_V_2_phi_fu_24481_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_2_reg_24578;
reg   [19:0] lbuf_2_0_24_V_2_phi_fu_24581_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_2_reg_24678;
reg   [19:0] lbuf_2_0_23_V_2_phi_fu_24681_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_2_reg_24778;
reg   [19:0] lbuf_2_0_22_V_2_phi_fu_24781_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_2_reg_24878;
reg   [19:0] lbuf_2_0_21_V_2_phi_fu_24881_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_2_reg_24978;
reg   [19:0] lbuf_2_0_20_V_2_phi_fu_24981_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_2_reg_25078;
reg   [19:0] lbuf_2_0_19_V_2_phi_fu_25081_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_2_reg_25178;
reg   [19:0] lbuf_2_0_18_V_2_phi_fu_25181_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_2_reg_25278;
reg   [19:0] lbuf_2_0_17_V_2_phi_fu_25281_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_2_reg_25378;
reg   [19:0] lbuf_2_0_16_V_2_phi_fu_25381_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_2_reg_25478;
reg   [19:0] lbuf_2_0_15_V_2_phi_fu_25481_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_2_reg_25578;
reg   [19:0] lbuf_2_0_14_V_2_phi_fu_25581_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_2_reg_25678;
reg   [19:0] lbuf_2_0_13_V_2_phi_fu_25681_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_2_reg_25778;
reg   [19:0] lbuf_2_0_12_V_2_phi_fu_25781_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_2_reg_25878;
reg   [19:0] lbuf_2_0_11_V_2_phi_fu_25881_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_2_reg_25978;
reg   [19:0] lbuf_2_0_10_V_2_phi_fu_25981_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_2_reg_26078;
reg   [19:0] lbuf_2_0_9_V_2_phi_fu_26081_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_2_reg_26178;
reg   [19:0] lbuf_2_0_8_V_2_phi_fu_26181_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_2_reg_26278;
reg   [19:0] lbuf_2_0_7_V_2_phi_fu_26281_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_2_reg_26378;
reg   [19:0] lbuf_2_0_6_V_2_phi_fu_26381_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_2_reg_26478;
reg   [19:0] lbuf_2_0_5_V_2_phi_fu_26481_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_2_reg_26578;
reg   [19:0] lbuf_2_0_4_V_2_phi_fu_26581_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_2_reg_26678;
reg   [19:0] lbuf_2_0_3_V_2_phi_fu_26681_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_2_reg_26778;
reg   [19:0] lbuf_2_0_2_V_2_phi_fu_26781_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_2_reg_26878;
reg   [19:0] lbuf_2_0_1_V_2_phi_fu_26881_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_2_reg_26978;
reg   [19:0] lbuf_2_0_0_V_2_phi_fu_26981_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_31_V_4_reg_27078;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_30_V_4_reg_27183;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_29_V_4_reg_27288;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_28_V_4_reg_27393;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_27_V_4_reg_27498;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_26_V_4_reg_27603;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_25_V_4_reg_27708;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_24_V_4_reg_27813;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_23_V_4_reg_27918;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_22_V_4_reg_28023;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_21_V_4_reg_28128;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_20_V_4_reg_28233;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_19_V_4_reg_28338;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_18_V_4_reg_28443;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_17_V_4_reg_28548;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_16_V_4_reg_28653;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_15_V_4_reg_28758;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_14_V_4_reg_28863;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_13_V_4_reg_28968;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_12_V_4_reg_29073;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_11_V_4_reg_29178;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_10_V_4_reg_29283;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_9_V_4_reg_29388;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_8_V_4_reg_29493;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_7_V_4_reg_29598;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_6_V_4_reg_29703;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_5_V_4_reg_29808;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_4_V_4_reg_29913;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_3_V_4_reg_30018;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_2_V_4_reg_30123;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_1_V_4_reg_30228;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_0_V_4_reg_30333;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_3_reg_30438;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_3_reg_30544;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_3_reg_30650;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_3_reg_30756;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_3_reg_30862;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_3_reg_30968;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_3_reg_31074;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_3_reg_31180;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_3_reg_31286;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_3_reg_31392;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_3_reg_31498;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_3_reg_31604;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_3_reg_31710;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_3_reg_31816;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_3_reg_31922;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_3_reg_32028;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_3_reg_32134;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_3_reg_32240;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_3_reg_32346;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_3_reg_32452;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_3_reg_32558;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_3_reg_32664;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_3_reg_32770;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_3_reg_32876;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_3_reg_32982;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_3_reg_33088;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_3_reg_33194;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_3_reg_33300;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_3_reg_33406;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_3_reg_33512;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_3_reg_33618;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_3_reg_33724;
reg   [4:0] p_3_reg_33830;
wire   [0:0] tmp_44_fu_36479_p2;
wire   [63:0] tmp_32_fu_33932_p1;
wire   [63:0] tmp_i_fu_33961_p1;
wire   [63:0] tmp_42_fu_34409_p1;
wire   [63:0] tmp_45_fu_36500_p1;
reg   [19:0] win_0_0_1_V_fu_288;
reg   [19:0] win_0_0_1_V_1_fu_292;
reg   [19:0] win_0_1_1_V_fu_296;
reg   [19:0] win_0_1_1_V_1_fu_300;
reg   [19:0] win_0_2_1_V_fu_304;
reg   [19:0] win_0_2_1_V_1_fu_308;
reg   [19:0] win_1_0_1_V_fu_312;
reg   [19:0] win_1_0_1_V_1_fu_316;
reg   [19:0] win_1_1_1_V_fu_320;
reg   [19:0] win_1_1_1_V_1_fu_324;
reg   [19:0] win_1_2_1_V_fu_328;
reg   [19:0] win_1_2_1_V_1_fu_332;
reg   [19:0] win_2_0_1_V_fu_336;
reg   [19:0] win_2_0_1_V_1_fu_340;
reg   [19:0] win_2_1_1_V_fu_344;
reg   [19:0] win_2_1_1_V_1_fu_348;
reg   [19:0] win_2_2_1_V_fu_352;
reg   [19:0] win_2_2_1_V_1_fu_356;
reg   [63:0] outwords_15_V_fu_360;
reg   [63:0] outwords_0_V_fu_36363_p4;
reg   [63:0] outwords_15_V_1_fu_364;
reg   [63:0] outwords_15_V_2_fu_368;
reg   [63:0] outwords_15_V_3_fu_372;
reg   [63:0] outwords_15_V_4_fu_376;
reg   [63:0] outwords_15_V_5_fu_380;
reg   [63:0] outwords_15_V_6_fu_384;
reg   [63:0] outwords_15_V_7_fu_388;
reg   [63:0] outwords_15_V_8_fu_392;
reg   [63:0] outwords_15_V_9_fu_396;
reg   [63:0] outwords_15_V_10_fu_400;
reg   [63:0] outwords_15_V_11_fu_404;
reg   [63:0] outwords_15_V_12_fu_408;
reg   [63:0] outwords_15_V_13_fu_412;
reg   [63:0] outwords_15_V_14_fu_416;
reg   [63:0] outwords_15_V_15_fu_420;
wire   [63:0] tmp_7_fu_36512_p18;
wire   [8:0] r_V_fu_33922_p4;
wire   [10:0] tmp_47_cast_fu_33942_p1;
wire   [10:0] this_assign_2_fu_33946_p2;
wire   [8:0] r_V_s_fu_33951_p4;
wire   [1:0] tmp_52_fu_33966_p1;
wire   [0:0] tmp_45_i_fu_33982_p2;
wire   [0:0] tmp_46_i_fu_33991_p2;
wire   [0:0] sel_tmp_fu_34031_p2;
wire   [0:0] sel_tmp139_demorgan_fu_34043_p2;
wire   [0:0] tmp_47_i_fu_34006_p2;
wire   [0:0] sel_tmp2_fu_34049_p2;
wire   [0:0] sel_tmp3_fu_34055_p2;
wire   [15:0] loc_V_5_fu_34011_p4;
wire   [15:0] loc_V_4_fu_33996_p4;
wire   [0:0] sel_tmp9_fu_34037_p2;
wire   [15:0] loc_V_fu_33987_p1;
wire   [15:0] loc_V_6_fu_34021_p4;
wire   [0:0] or_cond_fu_34069_p2;
wire   [15:0] newSel_fu_34061_p3;
wire   [15:0] newSel9_fu_34075_p3;
wire   [15:0] tmp_4_fu_34083_p3;
wire   [21:0] tmp_33_fu_34091_p3;
wire   [5:0] r_V_8_fu_34109_p2;
wire   [5:0] p_neg_fu_34123_p2;
wire   [3:0] tmp_1_fu_34129_p4;
wire   [0:0] tmp_54_fu_34115_p3;
wire   [3:0] tmp_35_fu_34139_p2;
wire   [3:0] tmp_36_fu_34145_p4;
wire   [0:0] tmp_38_fu_34175_p2;
wire   [5:0] r_V_5_fu_34189_p2;
wire   [0:0] tmp_46_mid1_fu_34211_p2;
wire   [0:0] tmp_34_fu_34103_p2;
wire   [5:0] p_neg_mid1_fu_34233_p2;
wire   [3:0] tmp_1_mid1_fu_34239_p4;
wire   [0:0] tmp_55_fu_34225_p3;
wire   [3:0] tmp_38_mid1_fu_34249_p2;
wire   [3:0] tmp_39_mid1_fu_34255_p4;
wire   [3:0] tmp_40_mid1_fu_34265_p3;
wire   [3:0] tmp_37_fu_34155_p3;
wire   [5:0] p_2_mid2_v_v_v_v_fu_34281_p3;
wire   [0:0] tmp_58_fu_34301_p1;
wire   [1:0] tmp_59_fu_34305_p3;
wire   [0:0] tmp_57_fu_34297_p1;
wire   [0:0] tmp_56_fu_34289_p3;
wire   [1:0] tmp_60_fu_34313_p2;
wire   [1:0] tmp_13_fu_34319_p3;
wire   [5:0] tmp_40_fu_34339_p2;
wire   [10:0] tmp_45_mid2_fu_34203_p3;
wire   [10:0] tmp_61_cast_fu_34353_p1;
wire   [10:0] addr_V_fu_34357_p2;
wire   [0:0] tmp_46_mid2_fu_34217_p3;
wire   [0:0] tmp_46_fu_34375_p2;
wire   [9:0] tmp_9_fu_34400_p1;
wire   [9:0] tmp_8_mid2_fu_34393_p3;
wire   [9:0] r_V_6_fu_34403_p2;
wire   [0:0] tmp10_fu_34429_p2;
wire   [0:0] rev_fu_34417_p2;
wire   [0:0] sel_tmp5_fu_34433_p2;
wire   [63:0] sel_tmp4_fu_34422_p3;
wire   [0:0] sel_tmp7_fu_34447_p2;
wire   [0:0] sel_tmp8_fu_34452_p2;
wire   [0:0] sel_tmp10_fu_34457_p2;
wire   [63:0] sel_tmp6_fu_34439_p3;
wire   [0:0] sel_tmp12_fu_34471_p2;
wire   [63:0] sel_tmp11_fu_34463_p3;
wire   [63:0] p_Val2_1_fu_34476_p3;
wire   [19:0] win_0_0_2_V_fu_34547_p34;
wire   [19:0] tmp_12_fu_34616_p34;
wire   [19:0] win_1_0_2_V_fu_34802_p34;
wire   [19:0] tmp_15_fu_34871_p34;
wire   [19:0] win_2_0_2_V_fu_35057_p34;
wire   [19:0] tmp_18_fu_35126_p34;
wire   [0:0] tmp_73_fu_35318_p3;
wire   [19:0] p_Val2_16_0_2_fu_35325_p2;
wire   [19:0] p_Val2_16_0_2_0_wi_fu_35331_p3;
wire   [0:0] tmp_74_fu_35343_p3;
wire   [19:0] p_Val2_16_0_2_1_fu_35350_p2;
wire   [19:0] p_Val2_16_0_2_1_wi_fu_35356_p3;
wire   [0:0] tmp_75_fu_35368_p1;
wire   [19:0] p_Val2_16_0_2_2_fu_35371_p2;
wire   [19:0] p_Val2_16_0_2_2_s_fu_35376_p3;
wire   [0:0] tmp_83_fu_35387_p3;
wire   [19:0] p_Val2_16_1_2_1_fu_35394_p2;
wire   [19:0] p_Val2_16_1_2_1_wi_fu_35400_p3;
wire   [0:0] tmp_84_fu_35412_p3;
wire   [19:0] p_Val2_16_1_2_2_fu_35419_p2;
wire   [19:0] p_Val2_16_1_2_2_s_fu_35424_p3;
wire   [0:0] tmp_85_fu_35435_p3;
wire   [19:0] p_Val2_16_2_fu_35442_p2;
wire   [19:0] p_Val2_16_2_0_0_wi_fu_35448_p3;
wire   [0:0] tmp_86_fu_35460_p3;
wire   [19:0] p_Val2_16_2_0_1_fu_35467_p2;
wire   [19:0] p_Val2_16_2_0_1_wi_fu_35473_p3;
wire  signed [20:0] tmp_138_0_2_2_cast_fu_35383_p1;
wire  signed [20:0] tmp_138_0_2_1_cast_fu_35364_p1;
wire   [20:0] tmp22_fu_35485_p2;
wire  signed [21:0] tmp_138_0_2_cast_fu_35339_p1;
wire  signed [21:0] tmp151_cast_fu_35491_p1;
wire  signed [20:0] tmp_138_1_2_2_cast_fu_35431_p1;
wire  signed [20:0] tmp_138_1_2_1_cast_fu_35408_p1;
wire   [20:0] tmp31_fu_35501_p2;
wire  signed [20:0] tmp_138_2_0_1_cast_fu_35481_p1;
wire  signed [20:0] tmp_138_2_cast_fu_35456_p1;
wire   [20:0] tmp32_fu_35511_p2;
wire  signed [21:0] tmp160_cast_fu_35507_p1;
wire  signed [21:0] tmp161_cast_fu_35517_p1;
wire   [5:0] tmp42_fu_35527_p2;
wire   [6:0] p_2_mid2_fu_34535_p3;
wire   [6:0] tmp168_cast_fu_35532_p1;
wire   [0:0] tmp_67_fu_35615_p3;
wire   [19:0] p_Val2_s_fu_35622_p2;
wire   [19:0] p_Val2_3_fu_35628_p3;
wire   [0:0] tmp_68_fu_35640_p3;
wire   [19:0] p_Val2_16_0_0_1_fu_35647_p2;
wire   [19:0] p_Val2_16_0_0_1_wi_fu_35652_p3;
wire   [0:0] tmp_69_fu_35663_p3;
wire   [19:0] p_Val2_16_0_0_2_fu_35670_p2;
wire   [19:0] p_Val2_18_0_0_2_fu_35675_p3;
wire   [0:0] tmp_70_fu_35686_p3;
wire   [19:0] p_Val2_16_0_1_fu_35693_p2;
wire   [19:0] p_Val2_16_0_1_0_wi_fu_35699_p3;
wire   [0:0] tmp_71_fu_35711_p3;
wire   [19:0] p_Val2_16_0_1_1_fu_35718_p2;
wire   [19:0] p_Val2_16_0_1_1_wi_fu_35723_p3;
wire   [0:0] tmp_72_fu_35734_p3;
wire   [19:0] p_Val2_16_0_1_2_fu_35741_p2;
wire   [19:0] p_Val2_16_0_1_2_wi_fu_35746_p3;
wire   [0:0] tmp_76_fu_35757_p3;
wire   [19:0] p_Val2_16_1_fu_35764_p2;
wire   [19:0] p_Val2_16_1_0_0_wi_fu_35770_p3;
wire   [0:0] tmp_77_fu_35782_p3;
wire   [19:0] p_Val2_16_1_0_1_fu_35789_p2;
wire   [19:0] p_Val2_16_1_0_1_wi_fu_35794_p3;
wire   [0:0] tmp_78_fu_35805_p3;
wire   [19:0] p_Val2_16_1_0_2_fu_35812_p2;
wire   [19:0] p_Val2_18_1_0_2_fu_35817_p3;
wire   [0:0] tmp_79_fu_35828_p3;
wire   [19:0] p_Val2_16_1_1_fu_35835_p2;
wire   [19:0] p_Val2_16_1_1_0_wi_fu_35841_p3;
wire   [0:0] tmp_80_fu_35853_p3;
wire   [19:0] p_Val2_16_1_1_1_fu_35860_p2;
wire   [19:0] p_Val2_16_1_1_1_wi_fu_35865_p3;
wire   [0:0] tmp_81_fu_35876_p3;
wire   [19:0] p_Val2_16_1_1_2_fu_35883_p2;
wire   [19:0] p_Val2_16_1_1_2_wi_fu_35888_p3;
wire   [0:0] tmp_82_fu_35899_p3;
wire   [19:0] p_Val2_16_1_2_fu_35906_p2;
wire   [19:0] p_Val2_16_1_2_0_wi_fu_35912_p3;
wire   [0:0] tmp_87_fu_35924_p3;
wire   [19:0] p_Val2_16_2_0_2_fu_35931_p2;
wire   [19:0] p_Val2_18_2_0_2_fu_35936_p3;
wire   [0:0] tmp_88_fu_35947_p3;
wire   [19:0] p_Val2_16_2_1_fu_35954_p2;
wire   [19:0] p_Val2_16_2_1_0_wi_fu_35960_p3;
wire   [0:0] tmp_89_fu_35972_p3;
wire   [19:0] p_Val2_16_2_1_1_fu_35979_p2;
wire   [19:0] p_Val2_16_2_1_1_wi_fu_35984_p3;
wire   [0:0] tmp_90_fu_35995_p3;
wire   [19:0] p_Val2_16_2_1_2_fu_36002_p2;
wire   [19:0] p_Val2_16_2_1_2_wi_fu_36007_p3;
wire   [0:0] tmp_91_fu_36018_p3;
wire   [19:0] p_Val2_16_2_2_fu_36025_p2;
wire   [19:0] p_Val2_16_2_2_0_wi_fu_36031_p3;
wire   [0:0] tmp_92_fu_36043_p3;
wire   [19:0] p_Val2_16_2_2_1_fu_36050_p2;
wire   [19:0] p_Val2_16_2_2_1_wi_fu_36055_p3;
wire   [0:0] tmp_93_fu_36066_p3;
wire   [19:0] p_Val2_16_2_2_2_fu_36073_p2;
wire   [19:0] p_Val2_16_2_2_2_s_fu_36078_p3;
wire  signed [20:0] tmp_138_0_0_2_cast_fu_35682_p1;
wire  signed [20:0] tmp_138_0_cast_fu_35636_p1;
wire   [20:0] tmp17_fu_36089_p2;
wire  signed [21:0] tmp_138_0_0_1_cast_fu_35659_p1;
wire  signed [21:0] tmp146_cast_fu_36095_p1;
wire  signed [20:0] tmp_138_0_1_2_cast_fu_35753_p1;
wire  signed [20:0] tmp_138_0_1_1_cast_fu_35730_p1;
wire   [20:0] tmp19_fu_36105_p2;
wire  signed [21:0] tmp_138_0_1_cast_fu_35707_p1;
wire  signed [21:0] tmp148_cast_fu_36111_p1;
wire  signed [20:0] tmp_138_1_0_1_cast_fu_35801_p1;
wire  signed [20:0] tmp_138_1_cast_fu_35778_p1;
wire   [20:0] tmp24_fu_36121_p2;
wire  signed [20:0] tmp_138_1_1_cast_fu_35849_p1;
wire  signed [20:0] tmp_138_1_0_2_cast_fu_35824_p1;
wire   [20:0] tmp25_fu_36131_p2;
wire  signed [21:0] tmp153_cast_fu_36127_p1;
wire  signed [21:0] tmp154_cast_fu_36137_p1;
wire  signed [20:0] tmp_138_1_2_cast_fu_35920_p1;
wire  signed [20:0] tmp_138_1_1_2_cast_fu_35895_p1;
wire   [20:0] tmp29_fu_36147_p2;
wire  signed [21:0] tmp_138_1_1_1_cast_fu_35872_p1;
wire  signed [21:0] tmp158_cast_fu_36153_p1;
wire  signed [20:0] tmp_138_2_1_1_cast_fu_35991_p1;
wire  signed [20:0] tmp_138_2_1_cast_fu_35968_p1;
wire   [20:0] tmp35_fu_36163_p2;
wire  signed [21:0] tmp_138_2_0_2_cast_fu_35943_p1;
wire  signed [21:0] tmp164_cast_fu_36169_p1;
wire  signed [20:0] tmp_138_2_2_cast_fu_36039_p1;
wire  signed [20:0] tmp_138_2_1_2_cast_fu_36014_p1;
wire   [20:0] tmp37_fu_36179_p2;
wire  signed [20:0] tmp_138_2_2_2_cast_fu_36085_p1;
wire  signed [20:0] tmp_138_2_2_1_cast_fu_36062_p1;
wire   [20:0] tmp38_fu_36189_p2;
wire  signed [21:0] tmp166_cast_fu_36185_p1;
wire  signed [21:0] tmp167_cast_fu_36195_p1;
wire  signed [22:0] tmp145_cast_fu_36233_p1;
wire  signed [22:0] tmp147_cast_fu_36236_p1;
wire   [22:0] tmp21_fu_36239_p2;
wire  signed [22:0] tmp150_cast_fu_36249_p1;
wire  signed [22:0] tmp152_cast_fu_36252_p1;
wire   [22:0] tmp27_fu_36255_p2;
wire  signed [23:0] tmp144_cast_fu_36245_p1;
wire  signed [23:0] tmp149_cast_fu_36261_p1;
wire  signed [22:0] tmp157_cast_fu_36271_p1;
wire  signed [22:0] tmp159_cast_fu_36274_p1;
wire   [22:0] tmp34_fu_36277_p2;
wire  signed [22:0] tmp163_cast_fu_36287_p1;
wire  signed [22:0] tmp165_cast_fu_36290_p1;
wire   [22:0] tmp40_fu_36293_p2;
wire  signed [23:0] tmp156_cast_fu_36283_p1;
wire  signed [23:0] tmp162_cast_fu_36299_p1;
wire   [23:0] tmp28_fu_36265_p2;
wire   [23:0] tmp41_fu_36303_p2;
wire   [0:0] tmp_47_fu_36318_p2;
wire   [63:0] p_Val2_4_fu_36322_p18;
wire  signed [31:0] index_assign_cast_fu_36315_p1;
wire   [63:0] p_Repl2_s_fu_36359_p1;
wire   [15:0] img_idx_V_fu_36453_p2;
wire   [14:0] tmp_6_fu_36457_p4;
wire   [18:0] rhs_V_cast_fu_36491_p1;
wire   [18:0] r_V_9_fu_36495_p2;
wire   [3:0] tmp_7_fu_36512_p17;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U70(
    .din1(lbuf_0_0_0_V_s_phi_fu_3967_p4),
    .din2(lbuf_0_0_1_V_s_phi_fu_3957_p4),
    .din3(lbuf_0_0_2_V_s_phi_fu_3947_p4),
    .din4(lbuf_0_0_3_V_s_phi_fu_3937_p4),
    .din5(lbuf_0_0_4_V_s_phi_fu_3927_p4),
    .din6(lbuf_0_0_5_V_s_phi_fu_3917_p4),
    .din7(lbuf_0_0_6_V_s_phi_fu_3907_p4),
    .din8(lbuf_0_0_7_V_s_phi_fu_3897_p4),
    .din9(lbuf_0_0_8_V_s_phi_fu_3887_p4),
    .din10(lbuf_0_0_9_V_s_phi_fu_3877_p4),
    .din11(lbuf_0_0_10_V_s_phi_fu_3867_p4),
    .din12(lbuf_0_0_11_V_s_phi_fu_3857_p4),
    .din13(lbuf_0_0_12_V_s_phi_fu_3847_p4),
    .din14(lbuf_0_0_13_V_s_phi_fu_3837_p4),
    .din15(lbuf_0_0_14_V_s_phi_fu_3827_p4),
    .din16(lbuf_0_0_15_V_s_phi_fu_3817_p4),
    .din17(lbuf_0_0_16_V_s_phi_fu_3807_p4),
    .din18(lbuf_0_0_17_V_s_phi_fu_3797_p4),
    .din19(lbuf_0_0_18_V_s_phi_fu_3787_p4),
    .din20(lbuf_0_0_19_V_s_phi_fu_3777_p4),
    .din21(lbuf_0_0_20_V_s_phi_fu_3767_p4),
    .din22(lbuf_0_0_21_V_s_phi_fu_3757_p4),
    .din23(lbuf_0_0_22_V_s_phi_fu_3747_p4),
    .din24(lbuf_0_0_23_V_s_phi_fu_3737_p4),
    .din25(lbuf_0_0_24_V_s_phi_fu_3727_p4),
    .din26(lbuf_0_0_25_V_s_phi_fu_3717_p4),
    .din27(lbuf_0_0_26_V_s_phi_fu_3707_p4),
    .din28(lbuf_0_0_27_V_s_phi_fu_3697_p4),
    .din29(lbuf_0_0_28_V_s_phi_fu_3687_p4),
    .din30(lbuf_0_0_29_V_s_phi_fu_3677_p4),
    .din31(lbuf_0_0_30_V_s_phi_fu_3667_p4),
    .din32(lbuf_0_0_31_V_s_phi_fu_3657_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(win_0_0_2_V_fu_34547_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U71(
    .din1(lbuf_0_1_0_V_2_phi_fu_3646_p4),
    .din2(lbuf_0_1_1_V_2_phi_fu_3633_p4),
    .din3(lbuf_0_1_2_V_2_phi_fu_3620_p4),
    .din4(lbuf_0_1_3_V_2_phi_fu_3607_p4),
    .din5(lbuf_0_1_4_V_2_phi_fu_3594_p4),
    .din6(lbuf_0_1_5_V_2_phi_fu_3581_p4),
    .din7(lbuf_0_1_6_V_2_phi_fu_3568_p4),
    .din8(lbuf_0_1_7_V_2_phi_fu_3555_p4),
    .din9(lbuf_0_1_8_V_2_phi_fu_3542_p4),
    .din10(lbuf_0_1_9_V_2_phi_fu_3529_p4),
    .din11(lbuf_0_1_10_V_2_phi_fu_3516_p4),
    .din12(lbuf_0_1_11_V_2_phi_fu_3503_p4),
    .din13(lbuf_0_1_12_V_2_phi_fu_3490_p4),
    .din14(lbuf_0_1_13_V_2_phi_fu_3477_p4),
    .din15(lbuf_0_1_14_V_2_phi_fu_3464_p4),
    .din16(lbuf_0_1_15_V_2_phi_fu_3451_p4),
    .din17(lbuf_0_1_16_V_2_phi_fu_3438_p4),
    .din18(lbuf_0_1_17_V_2_phi_fu_3425_p4),
    .din19(lbuf_0_1_18_V_2_phi_fu_3412_p4),
    .din20(lbuf_0_1_19_V_2_phi_fu_3399_p4),
    .din21(lbuf_0_1_20_V_2_phi_fu_3386_p4),
    .din22(lbuf_0_1_21_V_2_phi_fu_3373_p4),
    .din23(lbuf_0_1_22_V_2_phi_fu_3360_p4),
    .din24(lbuf_0_1_23_V_2_phi_fu_3347_p4),
    .din25(lbuf_0_1_24_V_2_phi_fu_3334_p4),
    .din26(lbuf_0_1_25_V_2_phi_fu_3321_p4),
    .din27(lbuf_0_1_26_V_2_phi_fu_3308_p4),
    .din28(lbuf_0_1_27_V_2_phi_fu_3295_p4),
    .din29(lbuf_0_1_28_V_2_phi_fu_3282_p4),
    .din30(lbuf_0_1_29_V_2_phi_fu_3269_p4),
    .din31(lbuf_0_1_30_V_2_phi_fu_3256_p4),
    .din32(lbuf_0_1_31_V_2_phi_fu_3243_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(tmp_12_fu_34616_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U72(
    .din1(lbuf_0_1_0_V_2_phi_fu_3646_p4),
    .din2(lbuf_0_1_1_V_2_phi_fu_3633_p4),
    .din3(lbuf_0_1_2_V_2_phi_fu_3620_p4),
    .din4(lbuf_0_1_3_V_2_phi_fu_3607_p4),
    .din5(lbuf_0_1_4_V_2_phi_fu_3594_p4),
    .din6(lbuf_0_1_5_V_2_phi_fu_3581_p4),
    .din7(lbuf_0_1_6_V_2_phi_fu_3568_p4),
    .din8(lbuf_0_1_7_V_2_phi_fu_3555_p4),
    .din9(lbuf_0_1_8_V_2_phi_fu_3542_p4),
    .din10(lbuf_0_1_9_V_2_phi_fu_3529_p4),
    .din11(lbuf_0_1_10_V_2_phi_fu_3516_p4),
    .din12(lbuf_0_1_11_V_2_phi_fu_3503_p4),
    .din13(lbuf_0_1_12_V_2_phi_fu_3490_p4),
    .din14(lbuf_0_1_13_V_2_phi_fu_3477_p4),
    .din15(lbuf_0_1_14_V_2_phi_fu_3464_p4),
    .din16(lbuf_0_1_15_V_2_phi_fu_3451_p4),
    .din17(lbuf_0_1_16_V_2_phi_fu_3438_p4),
    .din18(lbuf_0_1_17_V_2_phi_fu_3425_p4),
    .din19(lbuf_0_1_18_V_2_phi_fu_3412_p4),
    .din20(lbuf_0_1_19_V_2_phi_fu_3399_p4),
    .din21(lbuf_0_1_20_V_2_phi_fu_3386_p4),
    .din22(lbuf_0_1_21_V_2_phi_fu_3373_p4),
    .din23(lbuf_0_1_22_V_2_phi_fu_3360_p4),
    .din24(lbuf_0_1_23_V_2_phi_fu_3347_p4),
    .din25(lbuf_0_1_24_V_2_phi_fu_3334_p4),
    .din26(lbuf_0_1_25_V_2_phi_fu_3321_p4),
    .din27(lbuf_0_1_26_V_2_phi_fu_3308_p4),
    .din28(lbuf_0_1_27_V_2_phi_fu_3295_p4),
    .din29(lbuf_0_1_28_V_2_phi_fu_3282_p4),
    .din30(lbuf_0_1_29_V_2_phi_fu_3269_p4),
    .din31(lbuf_0_1_30_V_2_phi_fu_3256_p4),
    .din32(lbuf_0_1_31_V_2_phi_fu_3243_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(lbuf_0_0_0_V_4_fu_34701_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U73(
    .din1(lbuf_1_0_0_V_s_phi_fu_3231_p4),
    .din2(lbuf_1_0_1_V_s_phi_fu_3221_p4),
    .din3(lbuf_1_0_2_V_s_phi_fu_3211_p4),
    .din4(lbuf_1_0_3_V_s_phi_fu_3201_p4),
    .din5(lbuf_1_0_4_V_s_phi_fu_3191_p4),
    .din6(lbuf_1_0_5_V_s_phi_fu_3181_p4),
    .din7(lbuf_1_0_6_V_s_phi_fu_3171_p4),
    .din8(lbuf_1_0_7_V_s_phi_fu_3161_p4),
    .din9(lbuf_1_0_8_V_s_phi_fu_3151_p4),
    .din10(lbuf_1_0_9_V_s_phi_fu_3141_p4),
    .din11(lbuf_1_0_10_V_s_phi_fu_3131_p4),
    .din12(lbuf_1_0_11_V_s_phi_fu_3121_p4),
    .din13(lbuf_1_0_12_V_s_phi_fu_3111_p4),
    .din14(lbuf_1_0_13_V_s_phi_fu_3101_p4),
    .din15(lbuf_1_0_14_V_s_phi_fu_3091_p4),
    .din16(lbuf_1_0_15_V_s_phi_fu_3081_p4),
    .din17(lbuf_1_0_16_V_s_phi_fu_3071_p4),
    .din18(lbuf_1_0_17_V_s_phi_fu_3061_p4),
    .din19(lbuf_1_0_18_V_s_phi_fu_3051_p4),
    .din20(lbuf_1_0_19_V_s_phi_fu_3041_p4),
    .din21(lbuf_1_0_20_V_s_phi_fu_3031_p4),
    .din22(lbuf_1_0_21_V_s_phi_fu_3021_p4),
    .din23(lbuf_1_0_22_V_s_phi_fu_3011_p4),
    .din24(lbuf_1_0_23_V_s_phi_fu_3001_p4),
    .din25(lbuf_1_0_24_V_s_phi_fu_2991_p4),
    .din26(lbuf_1_0_25_V_s_phi_fu_2981_p4),
    .din27(lbuf_1_0_26_V_s_phi_fu_2971_p4),
    .din28(lbuf_1_0_27_V_s_phi_fu_2961_p4),
    .din29(lbuf_1_0_28_V_s_phi_fu_2951_p4),
    .din30(lbuf_1_0_29_V_s_phi_fu_2941_p4),
    .din31(lbuf_1_0_30_V_s_phi_fu_2931_p4),
    .din32(lbuf_1_0_31_V_s_phi_fu_2921_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(win_1_0_2_V_fu_34802_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U74(
    .din1(lbuf_1_1_0_V_2_phi_fu_2910_p4),
    .din2(lbuf_1_1_1_V_2_phi_fu_2897_p4),
    .din3(lbuf_1_1_2_V_2_phi_fu_2884_p4),
    .din4(lbuf_1_1_3_V_2_phi_fu_2871_p4),
    .din5(lbuf_1_1_4_V_2_phi_fu_2858_p4),
    .din6(lbuf_1_1_5_V_2_phi_fu_2845_p4),
    .din7(lbuf_1_1_6_V_2_phi_fu_2832_p4),
    .din8(lbuf_1_1_7_V_2_phi_fu_2819_p4),
    .din9(lbuf_1_1_8_V_2_phi_fu_2806_p4),
    .din10(lbuf_1_1_9_V_2_phi_fu_2793_p4),
    .din11(lbuf_1_1_10_V_2_phi_fu_2780_p4),
    .din12(lbuf_1_1_11_V_2_phi_fu_2767_p4),
    .din13(lbuf_1_1_12_V_2_phi_fu_2754_p4),
    .din14(lbuf_1_1_13_V_2_phi_fu_2741_p4),
    .din15(lbuf_1_1_14_V_2_phi_fu_2728_p4),
    .din16(lbuf_1_1_15_V_2_phi_fu_2715_p4),
    .din17(lbuf_1_1_16_V_2_phi_fu_2702_p4),
    .din18(lbuf_1_1_17_V_2_phi_fu_2689_p4),
    .din19(lbuf_1_1_18_V_2_phi_fu_2676_p4),
    .din20(lbuf_1_1_19_V_2_phi_fu_2663_p4),
    .din21(lbuf_1_1_20_V_2_phi_fu_2650_p4),
    .din22(lbuf_1_1_21_V_2_phi_fu_2637_p4),
    .din23(lbuf_1_1_22_V_2_phi_fu_2624_p4),
    .din24(lbuf_1_1_23_V_2_phi_fu_2611_p4),
    .din25(lbuf_1_1_24_V_2_phi_fu_2598_p4),
    .din26(lbuf_1_1_25_V_2_phi_fu_2585_p4),
    .din27(lbuf_1_1_26_V_2_phi_fu_2572_p4),
    .din28(lbuf_1_1_27_V_2_phi_fu_2559_p4),
    .din29(lbuf_1_1_28_V_2_phi_fu_2546_p4),
    .din30(lbuf_1_1_29_V_2_phi_fu_2533_p4),
    .din31(lbuf_1_1_30_V_2_phi_fu_2520_p4),
    .din32(lbuf_1_1_31_V_2_phi_fu_2507_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(tmp_15_fu_34871_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U75(
    .din1(lbuf_1_1_0_V_2_phi_fu_2910_p4),
    .din2(lbuf_1_1_1_V_2_phi_fu_2897_p4),
    .din3(lbuf_1_1_2_V_2_phi_fu_2884_p4),
    .din4(lbuf_1_1_3_V_2_phi_fu_2871_p4),
    .din5(lbuf_1_1_4_V_2_phi_fu_2858_p4),
    .din6(lbuf_1_1_5_V_2_phi_fu_2845_p4),
    .din7(lbuf_1_1_6_V_2_phi_fu_2832_p4),
    .din8(lbuf_1_1_7_V_2_phi_fu_2819_p4),
    .din9(lbuf_1_1_8_V_2_phi_fu_2806_p4),
    .din10(lbuf_1_1_9_V_2_phi_fu_2793_p4),
    .din11(lbuf_1_1_10_V_2_phi_fu_2780_p4),
    .din12(lbuf_1_1_11_V_2_phi_fu_2767_p4),
    .din13(lbuf_1_1_12_V_2_phi_fu_2754_p4),
    .din14(lbuf_1_1_13_V_2_phi_fu_2741_p4),
    .din15(lbuf_1_1_14_V_2_phi_fu_2728_p4),
    .din16(lbuf_1_1_15_V_2_phi_fu_2715_p4),
    .din17(lbuf_1_1_16_V_2_phi_fu_2702_p4),
    .din18(lbuf_1_1_17_V_2_phi_fu_2689_p4),
    .din19(lbuf_1_1_18_V_2_phi_fu_2676_p4),
    .din20(lbuf_1_1_19_V_2_phi_fu_2663_p4),
    .din21(lbuf_1_1_20_V_2_phi_fu_2650_p4),
    .din22(lbuf_1_1_21_V_2_phi_fu_2637_p4),
    .din23(lbuf_1_1_22_V_2_phi_fu_2624_p4),
    .din24(lbuf_1_1_23_V_2_phi_fu_2611_p4),
    .din25(lbuf_1_1_24_V_2_phi_fu_2598_p4),
    .din26(lbuf_1_1_25_V_2_phi_fu_2585_p4),
    .din27(lbuf_1_1_26_V_2_phi_fu_2572_p4),
    .din28(lbuf_1_1_27_V_2_phi_fu_2559_p4),
    .din29(lbuf_1_1_28_V_2_phi_fu_2546_p4),
    .din30(lbuf_1_1_29_V_2_phi_fu_2533_p4),
    .din31(lbuf_1_1_30_V_2_phi_fu_2520_p4),
    .din32(lbuf_1_1_31_V_2_phi_fu_2507_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(lbuf_1_0_0_V_4_fu_34956_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U76(
    .din1(lbuf_2_0_0_V_s_phi_fu_2495_p4),
    .din2(lbuf_2_0_1_V_s_phi_fu_2485_p4),
    .din3(lbuf_2_0_2_V_s_phi_fu_2475_p4),
    .din4(lbuf_2_0_3_V_s_phi_fu_2465_p4),
    .din5(lbuf_2_0_4_V_s_phi_fu_2455_p4),
    .din6(lbuf_2_0_5_V_s_phi_fu_2445_p4),
    .din7(lbuf_2_0_6_V_s_phi_fu_2435_p4),
    .din8(lbuf_2_0_7_V_s_phi_fu_2425_p4),
    .din9(lbuf_2_0_8_V_s_phi_fu_2415_p4),
    .din10(lbuf_2_0_9_V_s_phi_fu_2405_p4),
    .din11(lbuf_2_0_10_V_s_phi_fu_2395_p4),
    .din12(lbuf_2_0_11_V_s_phi_fu_2385_p4),
    .din13(lbuf_2_0_12_V_s_phi_fu_2375_p4),
    .din14(lbuf_2_0_13_V_s_phi_fu_2365_p4),
    .din15(lbuf_2_0_14_V_s_phi_fu_2355_p4),
    .din16(lbuf_2_0_15_V_s_phi_fu_2345_p4),
    .din17(lbuf_2_0_16_V_s_phi_fu_2335_p4),
    .din18(lbuf_2_0_17_V_s_phi_fu_2325_p4),
    .din19(lbuf_2_0_18_V_s_phi_fu_2315_p4),
    .din20(lbuf_2_0_19_V_s_phi_fu_2305_p4),
    .din21(lbuf_2_0_20_V_s_phi_fu_2295_p4),
    .din22(lbuf_2_0_21_V_s_phi_fu_2285_p4),
    .din23(lbuf_2_0_22_V_s_phi_fu_2275_p4),
    .din24(lbuf_2_0_23_V_s_phi_fu_2265_p4),
    .din25(lbuf_2_0_24_V_s_phi_fu_2255_p4),
    .din26(lbuf_2_0_25_V_s_phi_fu_2245_p4),
    .din27(lbuf_2_0_26_V_s_phi_fu_2235_p4),
    .din28(lbuf_2_0_27_V_s_phi_fu_2225_p4),
    .din29(lbuf_2_0_28_V_s_phi_fu_2215_p4),
    .din30(lbuf_2_0_29_V_s_phi_fu_2205_p4),
    .din31(lbuf_2_0_30_V_s_phi_fu_2195_p4),
    .din32(lbuf_2_0_31_V_s_phi_fu_2185_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(win_2_0_2_V_fu_35057_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U77(
    .din1(lbuf_2_1_0_V_2_phi_fu_2174_p4),
    .din2(lbuf_2_1_1_V_2_phi_fu_2161_p4),
    .din3(lbuf_2_1_2_V_2_phi_fu_2148_p4),
    .din4(lbuf_2_1_3_V_2_phi_fu_2135_p4),
    .din5(lbuf_2_1_4_V_2_phi_fu_2122_p4),
    .din6(lbuf_2_1_5_V_2_phi_fu_2109_p4),
    .din7(lbuf_2_1_6_V_2_phi_fu_2096_p4),
    .din8(lbuf_2_1_7_V_2_phi_fu_2083_p4),
    .din9(lbuf_2_1_8_V_2_phi_fu_2070_p4),
    .din10(lbuf_2_1_9_V_2_phi_fu_2057_p4),
    .din11(lbuf_2_1_10_V_2_phi_fu_2044_p4),
    .din12(lbuf_2_1_11_V_2_phi_fu_2031_p4),
    .din13(lbuf_2_1_12_V_2_phi_fu_2018_p4),
    .din14(lbuf_2_1_13_V_2_phi_fu_2005_p4),
    .din15(lbuf_2_1_14_V_2_phi_fu_1992_p4),
    .din16(lbuf_2_1_15_V_2_phi_fu_1979_p4),
    .din17(lbuf_2_1_16_V_2_phi_fu_1966_p4),
    .din18(lbuf_2_1_17_V_2_phi_fu_1953_p4),
    .din19(lbuf_2_1_18_V_2_phi_fu_1940_p4),
    .din20(lbuf_2_1_19_V_2_phi_fu_1927_p4),
    .din21(lbuf_2_1_20_V_2_phi_fu_1914_p4),
    .din22(lbuf_2_1_21_V_2_phi_fu_1901_p4),
    .din23(lbuf_2_1_22_V_2_phi_fu_1888_p4),
    .din24(lbuf_2_1_23_V_2_phi_fu_1875_p4),
    .din25(lbuf_2_1_24_V_2_phi_fu_1862_p4),
    .din26(lbuf_2_1_25_V_2_phi_fu_1849_p4),
    .din27(lbuf_2_1_26_V_2_phi_fu_1836_p4),
    .din28(lbuf_2_1_27_V_2_phi_fu_1823_p4),
    .din29(lbuf_2_1_28_V_2_phi_fu_1810_p4),
    .din30(lbuf_2_1_29_V_2_phi_fu_1797_p4),
    .din31(lbuf_2_1_30_V_2_phi_fu_1784_p4),
    .din32(lbuf_2_1_31_V_2_phi_fu_1771_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(tmp_18_fu_35126_p34)
);

top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U78(
    .din1(lbuf_2_1_0_V_2_phi_fu_2174_p4),
    .din2(lbuf_2_1_1_V_2_phi_fu_2161_p4),
    .din3(lbuf_2_1_2_V_2_phi_fu_2148_p4),
    .din4(lbuf_2_1_3_V_2_phi_fu_2135_p4),
    .din5(lbuf_2_1_4_V_2_phi_fu_2122_p4),
    .din6(lbuf_2_1_5_V_2_phi_fu_2109_p4),
    .din7(lbuf_2_1_6_V_2_phi_fu_2096_p4),
    .din8(lbuf_2_1_7_V_2_phi_fu_2083_p4),
    .din9(lbuf_2_1_8_V_2_phi_fu_2070_p4),
    .din10(lbuf_2_1_9_V_2_phi_fu_2057_p4),
    .din11(lbuf_2_1_10_V_2_phi_fu_2044_p4),
    .din12(lbuf_2_1_11_V_2_phi_fu_2031_p4),
    .din13(lbuf_2_1_12_V_2_phi_fu_2018_p4),
    .din14(lbuf_2_1_13_V_2_phi_fu_2005_p4),
    .din15(lbuf_2_1_14_V_2_phi_fu_1992_p4),
    .din16(lbuf_2_1_15_V_2_phi_fu_1979_p4),
    .din17(lbuf_2_1_16_V_2_phi_fu_1966_p4),
    .din18(lbuf_2_1_17_V_2_phi_fu_1953_p4),
    .din19(lbuf_2_1_18_V_2_phi_fu_1940_p4),
    .din20(lbuf_2_1_19_V_2_phi_fu_1927_p4),
    .din21(lbuf_2_1_20_V_2_phi_fu_1914_p4),
    .din22(lbuf_2_1_21_V_2_phi_fu_1901_p4),
    .din23(lbuf_2_1_22_V_2_phi_fu_1888_p4),
    .din24(lbuf_2_1_23_V_2_phi_fu_1875_p4),
    .din25(lbuf_2_1_24_V_2_phi_fu_1862_p4),
    .din26(lbuf_2_1_25_V_2_phi_fu_1849_p4),
    .din27(lbuf_2_1_26_V_2_phi_fu_1836_p4),
    .din28(lbuf_2_1_27_V_2_phi_fu_1823_p4),
    .din29(lbuf_2_1_28_V_2_phi_fu_1810_p4),
    .din30(lbuf_2_1_29_V_2_phi_fu_1797_p4),
    .din31(lbuf_2_1_30_V_2_phi_fu_1784_p4),
    .din32(lbuf_2_1_31_V_2_phi_fu_1771_p4),
    .din33(ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923),
    .dout(lbuf_2_0_0_V_4_fu_35211_p34)
);

top_mux_164_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
top_mux_164_64_1_U79(
    .din1(outwords_15_V_fu_360),
    .din2(outwords_15_V_1_fu_364),
    .din3(outwords_15_V_2_fu_368),
    .din4(outwords_15_V_3_fu_372),
    .din5(outwords_15_V_4_fu_376),
    .din6(outwords_15_V_5_fu_380),
    .din7(outwords_15_V_6_fu_384),
    .din8(outwords_15_V_7_fu_388),
    .din9(outwords_15_V_8_fu_392),
    .din10(outwords_15_V_9_fu_396),
    .din11(outwords_15_V_10_fu_400),
    .din12(outwords_15_V_11_fu_404),
    .din13(outwords_15_V_12_fu_408),
    .din14(outwords_15_V_13_fu_412),
    .din15(outwords_15_V_14_fu_416),
    .din16(outwords_15_V_15_fu_420),
    .din17(ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895),
    .dout(p_Val2_4_fu_36322_p18)
);

top_mux_164_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
top_mux_164_64_1_U80(
    .din1(outwords_15_V_fu_360),
    .din2(outwords_15_V_1_fu_364),
    .din3(outwords_15_V_2_fu_368),
    .din4(outwords_15_V_3_fu_372),
    .din5(outwords_15_V_4_fu_376),
    .din6(outwords_15_V_5_fu_380),
    .din7(outwords_15_V_6_fu_384),
    .din8(outwords_15_V_7_fu_388),
    .din9(outwords_15_V_8_fu_392),
    .din10(outwords_15_V_9_fu_396),
    .din11(outwords_15_V_10_fu_400),
    .din12(outwords_15_V_11_fu_404),
    .din13(outwords_15_V_12_fu_408),
    .din14(outwords_15_V_13_fu_412),
    .din15(outwords_15_V_14_fu_416),
    .din16(outwords_15_V_15_fu_420),
    .din17(tmp_7_fu_36512_p17),
    .dout(tmp_7_fu_36512_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_34163_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (~(1'b1 == ap_enable_reg_pp0_iter2)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_34163_p2))) begin
        indvar_flatten_reg_1733 <= indvar_flatten_next_fu_34169_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_1733 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_0_V_3_reg_13820 <= lbuf_0_0_0_V_s_phi_fu_3967_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_0_V_3_reg_13820 <= lbuf_0_0_0_V_2_phi_fu_7077_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_0_V_3_reg_13820 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_3_reg_13820;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_0_V_s_reg_3964 <= lbuf_0_0_0_V_3_reg_13820;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_0_V_s_reg_3964 <= lbuf_0_0_0_V_reg_1710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_10_V_3_reg_12760 <= lbuf_0_0_10_V_s_phi_fu_3867_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_10_V_3_reg_12760 <= lbuf_0_0_10_V_2_phi_fu_6077_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_10_V_3_reg_12760 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_3_reg_12760;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_10_V_s_reg_3864 <= lbuf_0_0_10_V_3_reg_12760;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_10_V_s_reg_3864 <= lbuf_0_0_10_V_reg_1590;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_11_V_3_reg_12654 <= lbuf_0_0_11_V_s_phi_fu_3857_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_11_V_3_reg_12654 <= lbuf_0_0_11_V_2_phi_fu_5977_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_11_V_3_reg_12654 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_3_reg_12654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_11_V_s_reg_3854 <= lbuf_0_0_11_V_3_reg_12654;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_11_V_s_reg_3854 <= lbuf_0_0_11_V_reg_1578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_12_V_3_reg_12548 <= lbuf_0_0_12_V_s_phi_fu_3847_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_12_V_3_reg_12548 <= lbuf_0_0_12_V_2_phi_fu_5877_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_12_V_3_reg_12548 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_3_reg_12548;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_12_V_s_reg_3844 <= lbuf_0_0_12_V_3_reg_12548;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_12_V_s_reg_3844 <= lbuf_0_0_12_V_reg_1566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_13_V_3_reg_12442 <= lbuf_0_0_13_V_s_phi_fu_3837_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_13_V_3_reg_12442 <= lbuf_0_0_13_V_2_phi_fu_5777_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_13_V_3_reg_12442 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_3_reg_12442;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_13_V_s_reg_3834 <= lbuf_0_0_13_V_3_reg_12442;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_13_V_s_reg_3834 <= lbuf_0_0_13_V_reg_1554;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_14_V_3_reg_12336 <= lbuf_0_0_14_V_s_phi_fu_3827_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_14_V_3_reg_12336 <= lbuf_0_0_14_V_2_phi_fu_5677_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_14_V_3_reg_12336 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_3_reg_12336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_14_V_s_reg_3824 <= lbuf_0_0_14_V_3_reg_12336;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_14_V_s_reg_3824 <= lbuf_0_0_14_V_reg_1542;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_15_V_3_reg_12230 <= lbuf_0_0_15_V_s_phi_fu_3817_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_15_V_3_reg_12230 <= lbuf_0_0_15_V_2_phi_fu_5577_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_15_V_3_reg_12230 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_3_reg_12230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_15_V_s_reg_3814 <= lbuf_0_0_15_V_3_reg_12230;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_15_V_s_reg_3814 <= lbuf_0_0_15_V_reg_1530;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_16_V_3_reg_12124 <= lbuf_0_0_16_V_s_phi_fu_3807_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_16_V_3_reg_12124 <= lbuf_0_0_16_V_2_phi_fu_5477_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_16_V_3_reg_12124 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_3_reg_12124;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_16_V_s_reg_3804 <= lbuf_0_0_16_V_3_reg_12124;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_16_V_s_reg_3804 <= lbuf_0_0_16_V_reg_1518;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_17_V_3_reg_12018 <= lbuf_0_0_17_V_s_phi_fu_3797_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_17_V_3_reg_12018 <= lbuf_0_0_17_V_2_phi_fu_5377_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_17_V_3_reg_12018 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_3_reg_12018;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_17_V_s_reg_3794 <= lbuf_0_0_17_V_3_reg_12018;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_17_V_s_reg_3794 <= lbuf_0_0_17_V_reg_1506;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_18_V_3_reg_11912 <= lbuf_0_0_18_V_s_phi_fu_3787_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_18_V_3_reg_11912 <= lbuf_0_0_18_V_2_phi_fu_5277_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_18_V_3_reg_11912 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_3_reg_11912;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_18_V_s_reg_3784 <= lbuf_0_0_18_V_3_reg_11912;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_18_V_s_reg_3784 <= lbuf_0_0_18_V_reg_1494;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_19_V_3_reg_11806 <= lbuf_0_0_19_V_s_phi_fu_3777_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_19_V_3_reg_11806 <= lbuf_0_0_19_V_2_phi_fu_5177_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_19_V_3_reg_11806 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_3_reg_11806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_19_V_s_reg_3774 <= lbuf_0_0_19_V_3_reg_11806;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_19_V_s_reg_3774 <= lbuf_0_0_19_V_reg_1482;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_1_V_3_reg_13714 <= lbuf_0_0_1_V_s_phi_fu_3957_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_1_V_3_reg_13714 <= lbuf_0_0_1_V_2_phi_fu_6977_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_1_V_3_reg_13714 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_3_reg_13714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_1_V_s_reg_3954 <= lbuf_0_0_1_V_3_reg_13714;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_1_V_s_reg_3954 <= lbuf_0_0_1_V_reg_1698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_20_V_3_reg_11700 <= lbuf_0_0_20_V_s_phi_fu_3767_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_20_V_3_reg_11700 <= lbuf_0_0_20_V_2_phi_fu_5077_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_20_V_3_reg_11700 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_3_reg_11700;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_20_V_s_reg_3764 <= lbuf_0_0_20_V_3_reg_11700;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_20_V_s_reg_3764 <= lbuf_0_0_20_V_reg_1470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_21_V_3_reg_11594 <= lbuf_0_0_21_V_s_phi_fu_3757_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_21_V_3_reg_11594 <= lbuf_0_0_21_V_2_phi_fu_4977_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_21_V_3_reg_11594 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_3_reg_11594;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_21_V_s_reg_3754 <= lbuf_0_0_21_V_3_reg_11594;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_21_V_s_reg_3754 <= lbuf_0_0_21_V_reg_1458;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_22_V_3_reg_11488 <= lbuf_0_0_22_V_s_phi_fu_3747_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_22_V_3_reg_11488 <= lbuf_0_0_22_V_2_phi_fu_4877_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_22_V_3_reg_11488 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_3_reg_11488;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_22_V_s_reg_3744 <= lbuf_0_0_22_V_3_reg_11488;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_22_V_s_reg_3744 <= lbuf_0_0_22_V_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_23_V_3_reg_11382 <= lbuf_0_0_23_V_s_phi_fu_3737_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_23_V_3_reg_11382 <= lbuf_0_0_23_V_2_phi_fu_4777_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_23_V_3_reg_11382 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_3_reg_11382;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_23_V_s_reg_3734 <= lbuf_0_0_23_V_3_reg_11382;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_23_V_s_reg_3734 <= lbuf_0_0_23_V_reg_1434;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_24_V_3_reg_11276 <= lbuf_0_0_24_V_s_phi_fu_3727_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_24_V_3_reg_11276 <= lbuf_0_0_24_V_2_phi_fu_4677_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_24_V_3_reg_11276 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_3_reg_11276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_24_V_s_reg_3724 <= lbuf_0_0_24_V_3_reg_11276;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_24_V_s_reg_3724 <= lbuf_0_0_24_V_reg_1422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_25_V_3_reg_11170 <= lbuf_0_0_25_V_s_phi_fu_3717_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_25_V_3_reg_11170 <= lbuf_0_0_25_V_2_phi_fu_4577_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_25_V_3_reg_11170 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_3_reg_11170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_25_V_s_reg_3714 <= lbuf_0_0_25_V_3_reg_11170;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_25_V_s_reg_3714 <= lbuf_0_0_25_V_reg_1410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_26_V_3_reg_11064 <= lbuf_0_0_26_V_s_phi_fu_3707_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_26_V_3_reg_11064 <= lbuf_0_0_26_V_2_phi_fu_4477_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_26_V_3_reg_11064 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_3_reg_11064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_26_V_s_reg_3704 <= lbuf_0_0_26_V_3_reg_11064;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_26_V_s_reg_3704 <= lbuf_0_0_26_V_reg_1398;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_27_V_3_reg_10958 <= lbuf_0_0_27_V_s_phi_fu_3697_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_27_V_3_reg_10958 <= lbuf_0_0_27_V_2_phi_fu_4377_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_27_V_3_reg_10958 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_3_reg_10958;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_27_V_s_reg_3694 <= lbuf_0_0_27_V_3_reg_10958;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_27_V_s_reg_3694 <= lbuf_0_0_27_V_reg_1386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_28_V_3_reg_10852 <= lbuf_0_0_28_V_s_phi_fu_3687_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_28_V_3_reg_10852 <= lbuf_0_0_28_V_2_phi_fu_4277_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_28_V_3_reg_10852 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_3_reg_10852;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_28_V_s_reg_3684 <= lbuf_0_0_28_V_3_reg_10852;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_28_V_s_reg_3684 <= lbuf_0_0_28_V_reg_1374;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_29_V_3_reg_10746 <= lbuf_0_0_29_V_s_phi_fu_3677_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_29_V_3_reg_10746 <= lbuf_0_0_29_V_2_phi_fu_4177_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_29_V_3_reg_10746 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_3_reg_10746;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_29_V_s_reg_3674 <= lbuf_0_0_29_V_3_reg_10746;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_29_V_s_reg_3674 <= lbuf_0_0_29_V_reg_1362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_2_V_3_reg_13608 <= lbuf_0_0_2_V_s_phi_fu_3947_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_2_V_3_reg_13608 <= lbuf_0_0_2_V_2_phi_fu_6877_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_2_V_3_reg_13608 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_3_reg_13608;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_2_V_s_reg_3944 <= lbuf_0_0_2_V_3_reg_13608;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_2_V_s_reg_3944 <= lbuf_0_0_2_V_reg_1686;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_30_V_3_reg_10640 <= lbuf_0_0_30_V_s_phi_fu_3667_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_30_V_3_reg_10640 <= lbuf_0_0_30_V_2_phi_fu_4077_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_30_V_3_reg_10640 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_3_reg_10640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_30_V_s_reg_3664 <= lbuf_0_0_30_V_3_reg_10640;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_30_V_s_reg_3664 <= lbuf_0_0_30_V_reg_1350;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_31_V_3_reg_10534 <= lbuf_0_0_31_V_s_phi_fu_3657_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_31_V_3_reg_10534 <= lbuf_0_0_31_V_2_phi_fu_3977_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_31_V_3_reg_10534 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_3_reg_10534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_31_V_s_reg_3654 <= lbuf_0_0_31_V_3_reg_10534;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_31_V_s_reg_3654 <= lbuf_0_0_31_V_reg_1338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_3_V_3_reg_13502 <= lbuf_0_0_3_V_s_phi_fu_3937_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_3_V_3_reg_13502 <= lbuf_0_0_3_V_2_phi_fu_6777_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_3_V_3_reg_13502 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_3_reg_13502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_3_V_s_reg_3934 <= lbuf_0_0_3_V_3_reg_13502;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_3_V_s_reg_3934 <= lbuf_0_0_3_V_reg_1674;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_4_V_3_reg_13396 <= lbuf_0_0_4_V_s_phi_fu_3927_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_4_V_3_reg_13396 <= lbuf_0_0_4_V_2_phi_fu_6677_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_4_V_3_reg_13396 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_3_reg_13396;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_4_V_s_reg_3924 <= lbuf_0_0_4_V_3_reg_13396;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_4_V_s_reg_3924 <= lbuf_0_0_4_V_reg_1662;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_5_V_3_reg_13290 <= lbuf_0_0_5_V_s_phi_fu_3917_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_5_V_3_reg_13290 <= lbuf_0_0_5_V_2_phi_fu_6577_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_5_V_3_reg_13290 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_3_reg_13290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_5_V_s_reg_3914 <= lbuf_0_0_5_V_3_reg_13290;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_5_V_s_reg_3914 <= lbuf_0_0_5_V_reg_1650;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_6_V_3_reg_13184 <= lbuf_0_0_6_V_s_phi_fu_3907_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_6_V_3_reg_13184 <= lbuf_0_0_6_V_2_phi_fu_6477_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_6_V_3_reg_13184 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_3_reg_13184;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_6_V_s_reg_3904 <= lbuf_0_0_6_V_3_reg_13184;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_6_V_s_reg_3904 <= lbuf_0_0_6_V_reg_1638;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_7_V_3_reg_13078 <= lbuf_0_0_7_V_s_phi_fu_3897_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_7_V_3_reg_13078 <= lbuf_0_0_7_V_2_phi_fu_6377_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_7_V_3_reg_13078 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_3_reg_13078;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_7_V_s_reg_3894 <= lbuf_0_0_7_V_3_reg_13078;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_7_V_s_reg_3894 <= lbuf_0_0_7_V_reg_1626;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_8_V_3_reg_12972 <= lbuf_0_0_8_V_s_phi_fu_3887_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_8_V_3_reg_12972 <= lbuf_0_0_8_V_2_phi_fu_6277_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_8_V_3_reg_12972 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_3_reg_12972;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_8_V_s_reg_3884 <= lbuf_0_0_8_V_3_reg_12972;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_8_V_s_reg_3884 <= lbuf_0_0_8_V_reg_1614;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_0_0_9_V_3_reg_12866 <= lbuf_0_0_9_V_s_phi_fu_3877_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_9_V_3_reg_12866 <= lbuf_0_0_9_V_2_phi_fu_6177_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_0_9_V_3_reg_12866 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_3_reg_12866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_9_V_s_reg_3874 <= lbuf_0_0_9_V_3_reg_12866;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_0_9_V_s_reg_3874 <= lbuf_0_0_9_V_reg_1602;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_0_V_2_reg_3641 <= lbuf_0_1_0_V_4_reg_10429;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_0_V_2_reg_3641 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0))) begin
        lbuf_0_1_0_V_4_reg_10429 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_0_V_4_reg_10429 <= lbuf_0_1_0_V_2_phi_fu_3646_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_0_V_4_reg_10429 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_0_V_4_reg_10429;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_10_V_2_reg_3511 <= lbuf_0_1_10_V_4_reg_9379;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_10_V_2_reg_3511 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A))) begin
        lbuf_0_1_10_V_4_reg_9379 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_10_V_4_reg_9379 <= lbuf_0_1_10_V_2_phi_fu_3516_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_10_V_4_reg_9379 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_10_V_4_reg_9379;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_11_V_2_reg_3498 <= lbuf_0_1_11_V_4_reg_9274;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_11_V_2_reg_3498 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B))) begin
        lbuf_0_1_11_V_4_reg_9274 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_11_V_4_reg_9274 <= lbuf_0_1_11_V_2_phi_fu_3503_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_11_V_4_reg_9274 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_11_V_4_reg_9274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_12_V_2_reg_3485 <= lbuf_0_1_12_V_4_reg_9169;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_12_V_2_reg_3485 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C))) begin
        lbuf_0_1_12_V_4_reg_9169 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_12_V_4_reg_9169 <= lbuf_0_1_12_V_2_phi_fu_3490_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_12_V_4_reg_9169 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_12_V_4_reg_9169;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_13_V_2_reg_3472 <= lbuf_0_1_13_V_4_reg_9064;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_13_V_2_reg_3472 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D))) begin
        lbuf_0_1_13_V_4_reg_9064 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_13_V_4_reg_9064 <= lbuf_0_1_13_V_2_phi_fu_3477_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_13_V_4_reg_9064 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_13_V_4_reg_9064;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_14_V_2_reg_3459 <= lbuf_0_1_14_V_4_reg_8959;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_14_V_2_reg_3459 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E))) begin
        lbuf_0_1_14_V_4_reg_8959 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_14_V_4_reg_8959 <= lbuf_0_1_14_V_2_phi_fu_3464_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_14_V_4_reg_8959 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_14_V_4_reg_8959;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_15_V_2_reg_3446 <= lbuf_0_1_15_V_4_reg_8854;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_15_V_2_reg_3446 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F))) begin
        lbuf_0_1_15_V_4_reg_8854 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_15_V_4_reg_8854 <= lbuf_0_1_15_V_2_phi_fu_3451_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_15_V_4_reg_8854 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_15_V_4_reg_8854;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_16_V_2_reg_3433 <= lbuf_0_1_16_V_4_reg_8749;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_16_V_2_reg_3433 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10))) begin
        lbuf_0_1_16_V_4_reg_8749 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_16_V_4_reg_8749 <= lbuf_0_1_16_V_2_phi_fu_3438_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_16_V_4_reg_8749 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_16_V_4_reg_8749;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_17_V_2_reg_3420 <= lbuf_0_1_17_V_4_reg_8644;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_17_V_2_reg_3420 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11))) begin
        lbuf_0_1_17_V_4_reg_8644 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_17_V_4_reg_8644 <= lbuf_0_1_17_V_2_phi_fu_3425_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_17_V_4_reg_8644 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_17_V_4_reg_8644;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_18_V_2_reg_3407 <= lbuf_0_1_18_V_4_reg_8539;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_18_V_2_reg_3407 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12))) begin
        lbuf_0_1_18_V_4_reg_8539 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_18_V_4_reg_8539 <= lbuf_0_1_18_V_2_phi_fu_3412_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_18_V_4_reg_8539 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_18_V_4_reg_8539;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_19_V_2_reg_3394 <= lbuf_0_1_19_V_4_reg_8434;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_19_V_2_reg_3394 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13))) begin
        lbuf_0_1_19_V_4_reg_8434 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_19_V_4_reg_8434 <= lbuf_0_1_19_V_2_phi_fu_3399_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_19_V_4_reg_8434 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_19_V_4_reg_8434;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_1_V_2_reg_3628 <= lbuf_0_1_1_V_4_reg_10324;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_1_V_2_reg_3628 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1))) begin
        lbuf_0_1_1_V_4_reg_10324 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_1_V_4_reg_10324 <= lbuf_0_1_1_V_2_phi_fu_3633_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_1_V_4_reg_10324 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_1_V_4_reg_10324;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_20_V_2_reg_3381 <= lbuf_0_1_20_V_4_reg_8329;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_20_V_2_reg_3381 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14))) begin
        lbuf_0_1_20_V_4_reg_8329 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_20_V_4_reg_8329 <= lbuf_0_1_20_V_2_phi_fu_3386_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_20_V_4_reg_8329 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_20_V_4_reg_8329;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_21_V_2_reg_3368 <= lbuf_0_1_21_V_4_reg_8224;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_21_V_2_reg_3368 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15))) begin
        lbuf_0_1_21_V_4_reg_8224 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_21_V_4_reg_8224 <= lbuf_0_1_21_V_2_phi_fu_3373_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_21_V_4_reg_8224 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_21_V_4_reg_8224;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_22_V_2_reg_3355 <= lbuf_0_1_22_V_4_reg_8119;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_22_V_2_reg_3355 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16))) begin
        lbuf_0_1_22_V_4_reg_8119 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_22_V_4_reg_8119 <= lbuf_0_1_22_V_2_phi_fu_3360_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_22_V_4_reg_8119 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_22_V_4_reg_8119;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_23_V_2_reg_3342 <= lbuf_0_1_23_V_4_reg_8014;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_23_V_2_reg_3342 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17))) begin
        lbuf_0_1_23_V_4_reg_8014 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_23_V_4_reg_8014 <= lbuf_0_1_23_V_2_phi_fu_3347_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_23_V_4_reg_8014 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_23_V_4_reg_8014;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_24_V_2_reg_3329 <= lbuf_0_1_24_V_4_reg_7909;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_24_V_2_reg_3329 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18))) begin
        lbuf_0_1_24_V_4_reg_7909 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_24_V_4_reg_7909 <= lbuf_0_1_24_V_2_phi_fu_3334_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_24_V_4_reg_7909 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_24_V_4_reg_7909;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_25_V_2_reg_3316 <= lbuf_0_1_25_V_4_reg_7804;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_25_V_2_reg_3316 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19))) begin
        lbuf_0_1_25_V_4_reg_7804 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_25_V_4_reg_7804 <= lbuf_0_1_25_V_2_phi_fu_3321_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_25_V_4_reg_7804 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_25_V_4_reg_7804;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_26_V_2_reg_3303 <= lbuf_0_1_26_V_4_reg_7699;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_26_V_2_reg_3303 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A))) begin
        lbuf_0_1_26_V_4_reg_7699 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_26_V_4_reg_7699 <= lbuf_0_1_26_V_2_phi_fu_3308_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_26_V_4_reg_7699 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_26_V_4_reg_7699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_27_V_2_reg_3290 <= lbuf_0_1_27_V_4_reg_7594;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_27_V_2_reg_3290 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B))) begin
        lbuf_0_1_27_V_4_reg_7594 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_27_V_4_reg_7594 <= lbuf_0_1_27_V_2_phi_fu_3295_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_27_V_4_reg_7594 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_27_V_4_reg_7594;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_28_V_2_reg_3277 <= lbuf_0_1_28_V_4_reg_7489;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_28_V_2_reg_3277 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C))) begin
        lbuf_0_1_28_V_4_reg_7489 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_28_V_4_reg_7489 <= lbuf_0_1_28_V_2_phi_fu_3282_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_28_V_4_reg_7489 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_28_V_4_reg_7489;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_29_V_2_reg_3264 <= lbuf_0_1_29_V_4_reg_7384;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_29_V_2_reg_3264 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D))) begin
        lbuf_0_1_29_V_4_reg_7384 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_29_V_4_reg_7384 <= lbuf_0_1_29_V_2_phi_fu_3269_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_29_V_4_reg_7384 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_29_V_4_reg_7384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_2_V_2_reg_3615 <= lbuf_0_1_2_V_4_reg_10219;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_2_V_2_reg_3615 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2))) begin
        lbuf_0_1_2_V_4_reg_10219 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_2_V_4_reg_10219 <= lbuf_0_1_2_V_2_phi_fu_3620_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_2_V_4_reg_10219 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_2_V_4_reg_10219;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_30_V_2_reg_3251 <= lbuf_0_1_30_V_4_reg_7279;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_30_V_2_reg_3251 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E))) begin
        lbuf_0_1_30_V_4_reg_7279 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_30_V_4_reg_7279 <= lbuf_0_1_30_V_2_phi_fu_3256_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_30_V_4_reg_7279 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_30_V_4_reg_7279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_31_V_2_reg_3238 <= lbuf_0_1_31_V_4_reg_7174;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_31_V_2_reg_3238 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_31_V_4_reg_7174 <= lbuf_0_1_31_V_2_phi_fu_3243_p4;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F))) begin
        lbuf_0_1_31_V_4_reg_7174 <= lbuf_0_1_0_V_reg_36965;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_31_V_4_reg_7174 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_31_V_4_reg_7174;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_3_V_2_reg_3602 <= lbuf_0_1_3_V_4_reg_10114;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_3_V_2_reg_3602 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3))) begin
        lbuf_0_1_3_V_4_reg_10114 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_3_V_4_reg_10114 <= lbuf_0_1_3_V_2_phi_fu_3607_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_3_V_4_reg_10114 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_3_V_4_reg_10114;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_4_V_2_reg_3589 <= lbuf_0_1_4_V_4_reg_10009;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_4_V_2_reg_3589 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4))) begin
        lbuf_0_1_4_V_4_reg_10009 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_4_V_4_reg_10009 <= lbuf_0_1_4_V_2_phi_fu_3594_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_4_V_4_reg_10009 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_4_V_4_reg_10009;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_5_V_2_reg_3576 <= lbuf_0_1_5_V_4_reg_9904;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_5_V_2_reg_3576 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5))) begin
        lbuf_0_1_5_V_4_reg_9904 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_5_V_4_reg_9904 <= lbuf_0_1_5_V_2_phi_fu_3581_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_5_V_4_reg_9904 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_5_V_4_reg_9904;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_6_V_2_reg_3563 <= lbuf_0_1_6_V_4_reg_9799;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_6_V_2_reg_3563 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6))) begin
        lbuf_0_1_6_V_4_reg_9799 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_6_V_4_reg_9799 <= lbuf_0_1_6_V_2_phi_fu_3568_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_6_V_4_reg_9799 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_6_V_4_reg_9799;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_7_V_2_reg_3550 <= lbuf_0_1_7_V_4_reg_9694;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_7_V_2_reg_3550 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7))) begin
        lbuf_0_1_7_V_4_reg_9694 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_7_V_4_reg_9694 <= lbuf_0_1_7_V_2_phi_fu_3555_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_7_V_4_reg_9694 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_7_V_4_reg_9694;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_8_V_2_reg_3537 <= lbuf_0_1_8_V_4_reg_9589;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_8_V_2_reg_3537 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8))) begin
        lbuf_0_1_8_V_4_reg_9589 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_8_V_4_reg_9589 <= lbuf_0_1_8_V_2_phi_fu_3542_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_8_V_4_reg_9589 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_8_V_4_reg_9589;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_9_V_2_reg_3524 <= lbuf_0_1_9_V_4_reg_9484;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_0_1_9_V_2_reg_3524 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9))) begin
        lbuf_0_1_9_V_4_reg_9484 <= lbuf_0_1_0_V_reg_36965;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_0_1_9_V_4_reg_9484 <= lbuf_0_1_9_V_2_phi_fu_3529_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_0_1_9_V_4_reg_9484 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_9_V_4_reg_9484;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_0_V_3_reg_23772 <= lbuf_1_0_0_V_s_phi_fu_3231_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_0_V_3_reg_23772 <= lbuf_1_0_0_V_2_phi_fu_17029_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_0_V_3_reg_23772 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_3_reg_23772;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_0_V_s_reg_3228 <= lbuf_1_0_0_V_3_reg_23772;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_0_V_s_reg_3228 <= lbuf_1_0_0_V_reg_1326;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_10_V_3_reg_22712 <= lbuf_1_0_10_V_s_phi_fu_3131_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_10_V_3_reg_22712 <= lbuf_1_0_10_V_2_phi_fu_16029_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_10_V_3_reg_22712 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_3_reg_22712;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_10_V_s_reg_3128 <= lbuf_1_0_10_V_3_reg_22712;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_10_V_s_reg_3128 <= lbuf_1_0_10_V_reg_1206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_11_V_3_reg_22606 <= lbuf_1_0_11_V_s_phi_fu_3121_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_11_V_3_reg_22606 <= lbuf_1_0_11_V_2_phi_fu_15929_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_11_V_3_reg_22606 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_3_reg_22606;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_11_V_s_reg_3118 <= lbuf_1_0_11_V_3_reg_22606;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_11_V_s_reg_3118 <= lbuf_1_0_11_V_reg_1194;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_12_V_3_reg_22500 <= lbuf_1_0_12_V_s_phi_fu_3111_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_12_V_3_reg_22500 <= lbuf_1_0_12_V_2_phi_fu_15829_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_12_V_3_reg_22500 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_3_reg_22500;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_12_V_s_reg_3108 <= lbuf_1_0_12_V_3_reg_22500;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_12_V_s_reg_3108 <= lbuf_1_0_12_V_reg_1182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_13_V_3_reg_22394 <= lbuf_1_0_13_V_s_phi_fu_3101_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_13_V_3_reg_22394 <= lbuf_1_0_13_V_2_phi_fu_15729_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_13_V_3_reg_22394 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_3_reg_22394;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_13_V_s_reg_3098 <= lbuf_1_0_13_V_3_reg_22394;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_13_V_s_reg_3098 <= lbuf_1_0_13_V_reg_1170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_14_V_3_reg_22288 <= lbuf_1_0_14_V_s_phi_fu_3091_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_14_V_3_reg_22288 <= lbuf_1_0_14_V_2_phi_fu_15629_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_14_V_3_reg_22288 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_3_reg_22288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_14_V_s_reg_3088 <= lbuf_1_0_14_V_3_reg_22288;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_14_V_s_reg_3088 <= lbuf_1_0_14_V_reg_1158;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_15_V_3_reg_22182 <= lbuf_1_0_15_V_s_phi_fu_3081_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_15_V_3_reg_22182 <= lbuf_1_0_15_V_2_phi_fu_15529_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_15_V_3_reg_22182 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_3_reg_22182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_15_V_s_reg_3078 <= lbuf_1_0_15_V_3_reg_22182;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_15_V_s_reg_3078 <= lbuf_1_0_15_V_reg_1146;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_16_V_3_reg_22076 <= lbuf_1_0_16_V_s_phi_fu_3071_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_16_V_3_reg_22076 <= lbuf_1_0_16_V_2_phi_fu_15429_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_16_V_3_reg_22076 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_3_reg_22076;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_16_V_s_reg_3068 <= lbuf_1_0_16_V_3_reg_22076;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_16_V_s_reg_3068 <= lbuf_1_0_16_V_reg_1134;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_17_V_3_reg_21970 <= lbuf_1_0_17_V_s_phi_fu_3061_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_17_V_3_reg_21970 <= lbuf_1_0_17_V_2_phi_fu_15329_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_17_V_3_reg_21970 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_3_reg_21970;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_17_V_s_reg_3058 <= lbuf_1_0_17_V_3_reg_21970;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_17_V_s_reg_3058 <= lbuf_1_0_17_V_reg_1122;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_18_V_3_reg_21864 <= lbuf_1_0_18_V_s_phi_fu_3051_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_18_V_3_reg_21864 <= lbuf_1_0_18_V_2_phi_fu_15229_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_18_V_3_reg_21864 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_3_reg_21864;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_18_V_s_reg_3048 <= lbuf_1_0_18_V_3_reg_21864;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_18_V_s_reg_3048 <= lbuf_1_0_18_V_reg_1110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_19_V_3_reg_21758 <= lbuf_1_0_19_V_s_phi_fu_3041_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_19_V_3_reg_21758 <= lbuf_1_0_19_V_2_phi_fu_15129_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_19_V_3_reg_21758 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_3_reg_21758;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_19_V_s_reg_3038 <= lbuf_1_0_19_V_3_reg_21758;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_19_V_s_reg_3038 <= lbuf_1_0_19_V_reg_1098;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_1_V_3_reg_23666 <= lbuf_1_0_1_V_s_phi_fu_3221_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_1_V_3_reg_23666 <= lbuf_1_0_1_V_2_phi_fu_16929_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_1_V_3_reg_23666 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_3_reg_23666;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_1_V_s_reg_3218 <= lbuf_1_0_1_V_3_reg_23666;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_1_V_s_reg_3218 <= lbuf_1_0_1_V_reg_1314;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_20_V_3_reg_21652 <= lbuf_1_0_20_V_s_phi_fu_3031_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_20_V_3_reg_21652 <= lbuf_1_0_20_V_2_phi_fu_15029_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_20_V_3_reg_21652 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_3_reg_21652;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_20_V_s_reg_3028 <= lbuf_1_0_20_V_3_reg_21652;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_20_V_s_reg_3028 <= lbuf_1_0_20_V_reg_1086;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_21_V_3_reg_21546 <= lbuf_1_0_21_V_s_phi_fu_3021_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_21_V_3_reg_21546 <= lbuf_1_0_21_V_2_phi_fu_14929_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_21_V_3_reg_21546 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_3_reg_21546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_21_V_s_reg_3018 <= lbuf_1_0_21_V_3_reg_21546;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_21_V_s_reg_3018 <= lbuf_1_0_21_V_reg_1074;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_22_V_3_reg_21440 <= lbuf_1_0_22_V_s_phi_fu_3011_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_22_V_3_reg_21440 <= lbuf_1_0_22_V_2_phi_fu_14829_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_22_V_3_reg_21440 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_3_reg_21440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_22_V_s_reg_3008 <= lbuf_1_0_22_V_3_reg_21440;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_22_V_s_reg_3008 <= lbuf_1_0_22_V_reg_1062;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_23_V_3_reg_21334 <= lbuf_1_0_23_V_s_phi_fu_3001_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_23_V_3_reg_21334 <= lbuf_1_0_23_V_2_phi_fu_14729_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_23_V_3_reg_21334 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_3_reg_21334;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_23_V_s_reg_2998 <= lbuf_1_0_23_V_3_reg_21334;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_23_V_s_reg_2998 <= lbuf_1_0_23_V_reg_1050;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_24_V_3_reg_21228 <= lbuf_1_0_24_V_s_phi_fu_2991_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_24_V_3_reg_21228 <= lbuf_1_0_24_V_2_phi_fu_14629_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_24_V_3_reg_21228 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_3_reg_21228;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_24_V_s_reg_2988 <= lbuf_1_0_24_V_3_reg_21228;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_24_V_s_reg_2988 <= lbuf_1_0_24_V_reg_1038;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_25_V_3_reg_21122 <= lbuf_1_0_25_V_s_phi_fu_2981_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_25_V_3_reg_21122 <= lbuf_1_0_25_V_2_phi_fu_14529_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_25_V_3_reg_21122 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_3_reg_21122;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_25_V_s_reg_2978 <= lbuf_1_0_25_V_3_reg_21122;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_25_V_s_reg_2978 <= lbuf_1_0_25_V_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_26_V_3_reg_21016 <= lbuf_1_0_26_V_s_phi_fu_2971_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_26_V_3_reg_21016 <= lbuf_1_0_26_V_2_phi_fu_14429_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_26_V_3_reg_21016 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_3_reg_21016;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_26_V_s_reg_2968 <= lbuf_1_0_26_V_3_reg_21016;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_26_V_s_reg_2968 <= lbuf_1_0_26_V_reg_1014;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_27_V_3_reg_20910 <= lbuf_1_0_27_V_s_phi_fu_2961_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_27_V_3_reg_20910 <= lbuf_1_0_27_V_2_phi_fu_14329_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_27_V_3_reg_20910 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_3_reg_20910;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_27_V_s_reg_2958 <= lbuf_1_0_27_V_3_reg_20910;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_27_V_s_reg_2958 <= lbuf_1_0_27_V_reg_1002;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_28_V_3_reg_20804 <= lbuf_1_0_28_V_s_phi_fu_2951_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_28_V_3_reg_20804 <= lbuf_1_0_28_V_2_phi_fu_14229_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_28_V_3_reg_20804 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_3_reg_20804;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_28_V_s_reg_2948 <= lbuf_1_0_28_V_3_reg_20804;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_28_V_s_reg_2948 <= lbuf_1_0_28_V_reg_990;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_29_V_3_reg_20698 <= lbuf_1_0_29_V_s_phi_fu_2941_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_29_V_3_reg_20698 <= lbuf_1_0_29_V_2_phi_fu_14129_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_29_V_3_reg_20698 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_3_reg_20698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_29_V_s_reg_2938 <= lbuf_1_0_29_V_3_reg_20698;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_29_V_s_reg_2938 <= lbuf_1_0_29_V_reg_978;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_2_V_3_reg_23560 <= lbuf_1_0_2_V_s_phi_fu_3211_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_2_V_3_reg_23560 <= lbuf_1_0_2_V_2_phi_fu_16829_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_2_V_3_reg_23560 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_3_reg_23560;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_2_V_s_reg_3208 <= lbuf_1_0_2_V_3_reg_23560;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_2_V_s_reg_3208 <= lbuf_1_0_2_V_reg_1302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_30_V_3_reg_20592 <= lbuf_1_0_30_V_s_phi_fu_2931_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_30_V_3_reg_20592 <= lbuf_1_0_30_V_2_phi_fu_14029_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_30_V_3_reg_20592 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_3_reg_20592;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_30_V_s_reg_2928 <= lbuf_1_0_30_V_3_reg_20592;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_30_V_s_reg_2928 <= lbuf_1_0_30_V_reg_966;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_31_V_3_reg_20486 <= lbuf_1_0_31_V_s_phi_fu_2921_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_31_V_3_reg_20486 <= lbuf_1_0_31_V_2_phi_fu_13929_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_31_V_3_reg_20486 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_3_reg_20486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_31_V_s_reg_2918 <= lbuf_1_0_31_V_3_reg_20486;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_31_V_s_reg_2918 <= lbuf_1_0_31_V_reg_954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_3_V_3_reg_23454 <= lbuf_1_0_3_V_s_phi_fu_3201_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_3_V_3_reg_23454 <= lbuf_1_0_3_V_2_phi_fu_16729_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_3_V_3_reg_23454 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_3_reg_23454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_3_V_s_reg_3198 <= lbuf_1_0_3_V_3_reg_23454;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_3_V_s_reg_3198 <= lbuf_1_0_3_V_reg_1290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_4_V_3_reg_23348 <= lbuf_1_0_4_V_s_phi_fu_3191_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_4_V_3_reg_23348 <= lbuf_1_0_4_V_2_phi_fu_16629_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_4_V_3_reg_23348 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_3_reg_23348;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_4_V_s_reg_3188 <= lbuf_1_0_4_V_3_reg_23348;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_4_V_s_reg_3188 <= lbuf_1_0_4_V_reg_1278;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_5_V_3_reg_23242 <= lbuf_1_0_5_V_s_phi_fu_3181_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_5_V_3_reg_23242 <= lbuf_1_0_5_V_2_phi_fu_16529_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_5_V_3_reg_23242 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_3_reg_23242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_5_V_s_reg_3178 <= lbuf_1_0_5_V_3_reg_23242;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_5_V_s_reg_3178 <= lbuf_1_0_5_V_reg_1266;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_6_V_3_reg_23136 <= lbuf_1_0_6_V_s_phi_fu_3171_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_6_V_3_reg_23136 <= lbuf_1_0_6_V_2_phi_fu_16429_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_6_V_3_reg_23136 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_3_reg_23136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_6_V_s_reg_3168 <= lbuf_1_0_6_V_3_reg_23136;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_6_V_s_reg_3168 <= lbuf_1_0_6_V_reg_1254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_7_V_3_reg_23030 <= lbuf_1_0_7_V_s_phi_fu_3161_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_7_V_3_reg_23030 <= lbuf_1_0_7_V_2_phi_fu_16329_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_7_V_3_reg_23030 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_3_reg_23030;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_7_V_s_reg_3158 <= lbuf_1_0_7_V_3_reg_23030;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_7_V_s_reg_3158 <= lbuf_1_0_7_V_reg_1242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_8_V_3_reg_22924 <= lbuf_1_0_8_V_s_phi_fu_3151_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_8_V_3_reg_22924 <= lbuf_1_0_8_V_2_phi_fu_16229_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_8_V_3_reg_22924 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_3_reg_22924;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_8_V_s_reg_3148 <= lbuf_1_0_8_V_3_reg_22924;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_8_V_s_reg_3148 <= lbuf_1_0_8_V_reg_1230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_1_0_9_V_3_reg_22818 <= lbuf_1_0_9_V_s_phi_fu_3141_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_9_V_3_reg_22818 <= lbuf_1_0_9_V_2_phi_fu_16129_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_0_9_V_3_reg_22818 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_3_reg_22818;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_9_V_s_reg_3138 <= lbuf_1_0_9_V_3_reg_22818;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_0_9_V_s_reg_3138 <= lbuf_1_0_9_V_reg_1218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_0_V_2_reg_2905 <= lbuf_1_1_0_V_4_reg_20381;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_0_V_2_reg_2905 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0))) begin
        lbuf_1_1_0_V_4_reg_20381 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_0_V_4_reg_20381 <= lbuf_1_1_0_V_2_phi_fu_2910_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_0_V_4_reg_20381 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_0_V_4_reg_20381;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_10_V_2_reg_2775 <= lbuf_1_1_10_V_4_reg_19331;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_10_V_2_reg_2775 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A))) begin
        lbuf_1_1_10_V_4_reg_19331 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_10_V_4_reg_19331 <= lbuf_1_1_10_V_2_phi_fu_2780_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_10_V_4_reg_19331 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_10_V_4_reg_19331;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_11_V_2_reg_2762 <= lbuf_1_1_11_V_4_reg_19226;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_11_V_2_reg_2762 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B))) begin
        lbuf_1_1_11_V_4_reg_19226 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_11_V_4_reg_19226 <= lbuf_1_1_11_V_2_phi_fu_2767_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_11_V_4_reg_19226 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_11_V_4_reg_19226;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_12_V_2_reg_2749 <= lbuf_1_1_12_V_4_reg_19121;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_12_V_2_reg_2749 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C))) begin
        lbuf_1_1_12_V_4_reg_19121 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_12_V_4_reg_19121 <= lbuf_1_1_12_V_2_phi_fu_2754_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_12_V_4_reg_19121 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_12_V_4_reg_19121;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_13_V_2_reg_2736 <= lbuf_1_1_13_V_4_reg_19016;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_13_V_2_reg_2736 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D))) begin
        lbuf_1_1_13_V_4_reg_19016 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_13_V_4_reg_19016 <= lbuf_1_1_13_V_2_phi_fu_2741_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_13_V_4_reg_19016 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_13_V_4_reg_19016;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_14_V_2_reg_2723 <= lbuf_1_1_14_V_4_reg_18911;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_14_V_2_reg_2723 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E))) begin
        lbuf_1_1_14_V_4_reg_18911 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_14_V_4_reg_18911 <= lbuf_1_1_14_V_2_phi_fu_2728_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_14_V_4_reg_18911 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_14_V_4_reg_18911;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_15_V_2_reg_2710 <= lbuf_1_1_15_V_4_reg_18806;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_15_V_2_reg_2710 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F))) begin
        lbuf_1_1_15_V_4_reg_18806 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_15_V_4_reg_18806 <= lbuf_1_1_15_V_2_phi_fu_2715_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_15_V_4_reg_18806 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_15_V_4_reg_18806;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_16_V_2_reg_2697 <= lbuf_1_1_16_V_4_reg_18701;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_16_V_2_reg_2697 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10))) begin
        lbuf_1_1_16_V_4_reg_18701 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_16_V_4_reg_18701 <= lbuf_1_1_16_V_2_phi_fu_2702_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_16_V_4_reg_18701 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_16_V_4_reg_18701;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_17_V_2_reg_2684 <= lbuf_1_1_17_V_4_reg_18596;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_17_V_2_reg_2684 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11))) begin
        lbuf_1_1_17_V_4_reg_18596 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_17_V_4_reg_18596 <= lbuf_1_1_17_V_2_phi_fu_2689_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_17_V_4_reg_18596 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_17_V_4_reg_18596;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_18_V_2_reg_2671 <= lbuf_1_1_18_V_4_reg_18491;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_18_V_2_reg_2671 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12))) begin
        lbuf_1_1_18_V_4_reg_18491 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_18_V_4_reg_18491 <= lbuf_1_1_18_V_2_phi_fu_2676_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_18_V_4_reg_18491 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_18_V_4_reg_18491;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_19_V_2_reg_2658 <= lbuf_1_1_19_V_4_reg_18386;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_19_V_2_reg_2658 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13))) begin
        lbuf_1_1_19_V_4_reg_18386 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_19_V_4_reg_18386 <= lbuf_1_1_19_V_2_phi_fu_2663_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_19_V_4_reg_18386 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_19_V_4_reg_18386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_1_V_2_reg_2892 <= lbuf_1_1_1_V_4_reg_20276;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_1_V_2_reg_2892 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1))) begin
        lbuf_1_1_1_V_4_reg_20276 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_1_V_4_reg_20276 <= lbuf_1_1_1_V_2_phi_fu_2897_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_1_V_4_reg_20276 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_1_V_4_reg_20276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_20_V_2_reg_2645 <= lbuf_1_1_20_V_4_reg_18281;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_20_V_2_reg_2645 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14))) begin
        lbuf_1_1_20_V_4_reg_18281 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_20_V_4_reg_18281 <= lbuf_1_1_20_V_2_phi_fu_2650_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_20_V_4_reg_18281 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_20_V_4_reg_18281;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_21_V_2_reg_2632 <= lbuf_1_1_21_V_4_reg_18176;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_21_V_2_reg_2632 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15))) begin
        lbuf_1_1_21_V_4_reg_18176 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_21_V_4_reg_18176 <= lbuf_1_1_21_V_2_phi_fu_2637_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_21_V_4_reg_18176 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_21_V_4_reg_18176;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_22_V_2_reg_2619 <= lbuf_1_1_22_V_4_reg_18071;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_22_V_2_reg_2619 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16))) begin
        lbuf_1_1_22_V_4_reg_18071 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_22_V_4_reg_18071 <= lbuf_1_1_22_V_2_phi_fu_2624_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_22_V_4_reg_18071 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_22_V_4_reg_18071;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_23_V_2_reg_2606 <= lbuf_1_1_23_V_4_reg_17966;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_23_V_2_reg_2606 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17))) begin
        lbuf_1_1_23_V_4_reg_17966 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_23_V_4_reg_17966 <= lbuf_1_1_23_V_2_phi_fu_2611_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_23_V_4_reg_17966 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_23_V_4_reg_17966;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_24_V_2_reg_2593 <= lbuf_1_1_24_V_4_reg_17861;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_24_V_2_reg_2593 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18))) begin
        lbuf_1_1_24_V_4_reg_17861 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_24_V_4_reg_17861 <= lbuf_1_1_24_V_2_phi_fu_2598_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_24_V_4_reg_17861 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_24_V_4_reg_17861;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_25_V_2_reg_2580 <= lbuf_1_1_25_V_4_reg_17756;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_25_V_2_reg_2580 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19))) begin
        lbuf_1_1_25_V_4_reg_17756 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_25_V_4_reg_17756 <= lbuf_1_1_25_V_2_phi_fu_2585_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_25_V_4_reg_17756 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_25_V_4_reg_17756;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_26_V_2_reg_2567 <= lbuf_1_1_26_V_4_reg_17651;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_26_V_2_reg_2567 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A))) begin
        lbuf_1_1_26_V_4_reg_17651 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_26_V_4_reg_17651 <= lbuf_1_1_26_V_2_phi_fu_2572_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_26_V_4_reg_17651 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_26_V_4_reg_17651;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_27_V_2_reg_2554 <= lbuf_1_1_27_V_4_reg_17546;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_27_V_2_reg_2554 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B))) begin
        lbuf_1_1_27_V_4_reg_17546 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_27_V_4_reg_17546 <= lbuf_1_1_27_V_2_phi_fu_2559_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_27_V_4_reg_17546 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_27_V_4_reg_17546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_28_V_2_reg_2541 <= lbuf_1_1_28_V_4_reg_17441;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_28_V_2_reg_2541 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C))) begin
        lbuf_1_1_28_V_4_reg_17441 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_28_V_4_reg_17441 <= lbuf_1_1_28_V_2_phi_fu_2546_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_28_V_4_reg_17441 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_28_V_4_reg_17441;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_29_V_2_reg_2528 <= lbuf_1_1_29_V_4_reg_17336;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_29_V_2_reg_2528 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D))) begin
        lbuf_1_1_29_V_4_reg_17336 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_29_V_4_reg_17336 <= lbuf_1_1_29_V_2_phi_fu_2533_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_29_V_4_reg_17336 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_29_V_4_reg_17336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_2_V_2_reg_2879 <= lbuf_1_1_2_V_4_reg_20171;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_2_V_2_reg_2879 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2))) begin
        lbuf_1_1_2_V_4_reg_20171 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_2_V_4_reg_20171 <= lbuf_1_1_2_V_2_phi_fu_2884_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_2_V_4_reg_20171 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_2_V_4_reg_20171;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_30_V_2_reg_2515 <= lbuf_1_1_30_V_4_reg_17231;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_30_V_2_reg_2515 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E))) begin
        lbuf_1_1_30_V_4_reg_17231 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_30_V_4_reg_17231 <= lbuf_1_1_30_V_2_phi_fu_2520_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_30_V_4_reg_17231 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_30_V_4_reg_17231;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_31_V_2_reg_2502 <= lbuf_1_1_31_V_4_reg_17126;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_31_V_2_reg_2502 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_31_V_4_reg_17126 <= lbuf_1_1_31_V_2_phi_fu_2507_p4;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F))) begin
        lbuf_1_1_31_V_4_reg_17126 <= lbuf_1_1_0_V_reg_37004;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_31_V_4_reg_17126 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_31_V_4_reg_17126;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_3_V_2_reg_2866 <= lbuf_1_1_3_V_4_reg_20066;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_3_V_2_reg_2866 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3))) begin
        lbuf_1_1_3_V_4_reg_20066 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_3_V_4_reg_20066 <= lbuf_1_1_3_V_2_phi_fu_2871_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_3_V_4_reg_20066 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_3_V_4_reg_20066;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_4_V_2_reg_2853 <= lbuf_1_1_4_V_4_reg_19961;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_4_V_2_reg_2853 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4))) begin
        lbuf_1_1_4_V_4_reg_19961 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_4_V_4_reg_19961 <= lbuf_1_1_4_V_2_phi_fu_2858_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_4_V_4_reg_19961 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_4_V_4_reg_19961;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_5_V_2_reg_2840 <= lbuf_1_1_5_V_4_reg_19856;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_5_V_2_reg_2840 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5))) begin
        lbuf_1_1_5_V_4_reg_19856 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_5_V_4_reg_19856 <= lbuf_1_1_5_V_2_phi_fu_2845_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_5_V_4_reg_19856 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_5_V_4_reg_19856;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_6_V_2_reg_2827 <= lbuf_1_1_6_V_4_reg_19751;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_6_V_2_reg_2827 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6))) begin
        lbuf_1_1_6_V_4_reg_19751 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_6_V_4_reg_19751 <= lbuf_1_1_6_V_2_phi_fu_2832_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_6_V_4_reg_19751 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_6_V_4_reg_19751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_7_V_2_reg_2814 <= lbuf_1_1_7_V_4_reg_19646;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_7_V_2_reg_2814 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7))) begin
        lbuf_1_1_7_V_4_reg_19646 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_7_V_4_reg_19646 <= lbuf_1_1_7_V_2_phi_fu_2819_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_7_V_4_reg_19646 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_7_V_4_reg_19646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_8_V_2_reg_2801 <= lbuf_1_1_8_V_4_reg_19541;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_8_V_2_reg_2801 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8))) begin
        lbuf_1_1_8_V_4_reg_19541 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_8_V_4_reg_19541 <= lbuf_1_1_8_V_2_phi_fu_2806_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_8_V_4_reg_19541 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_8_V_4_reg_19541;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_9_V_2_reg_2788 <= lbuf_1_1_9_V_4_reg_19436;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_1_1_9_V_2_reg_2788 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9))) begin
        lbuf_1_1_9_V_4_reg_19436 <= lbuf_1_1_0_V_reg_37004;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_1_1_9_V_4_reg_19436 <= lbuf_1_1_9_V_2_phi_fu_2793_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_1_1_9_V_4_reg_19436 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_9_V_4_reg_19436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_0_V_3_reg_33724 <= lbuf_2_0_0_V_s_phi_fu_2495_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_0_V_3_reg_33724 <= lbuf_2_0_0_V_2_phi_fu_26981_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_0_V_3_reg_33724 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_3_reg_33724;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_0_V_s_reg_2492 <= lbuf_2_0_0_V_3_reg_33724;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_0_V_s_reg_2492 <= lbuf_2_0_0_V_reg_942;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_10_V_3_reg_32664 <= lbuf_2_0_10_V_s_phi_fu_2395_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_10_V_3_reg_32664 <= lbuf_2_0_10_V_2_phi_fu_25981_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_10_V_3_reg_32664 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_3_reg_32664;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_10_V_s_reg_2392 <= lbuf_2_0_10_V_3_reg_32664;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_10_V_s_reg_2392 <= lbuf_2_0_10_V_reg_822;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_11_V_3_reg_32558 <= lbuf_2_0_11_V_s_phi_fu_2385_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_11_V_3_reg_32558 <= lbuf_2_0_11_V_2_phi_fu_25881_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_11_V_3_reg_32558 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_3_reg_32558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_11_V_s_reg_2382 <= lbuf_2_0_11_V_3_reg_32558;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_11_V_s_reg_2382 <= lbuf_2_0_11_V_reg_810;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_12_V_3_reg_32452 <= lbuf_2_0_12_V_s_phi_fu_2375_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_12_V_3_reg_32452 <= lbuf_2_0_12_V_2_phi_fu_25781_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_12_V_3_reg_32452 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_3_reg_32452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_12_V_s_reg_2372 <= lbuf_2_0_12_V_3_reg_32452;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_12_V_s_reg_2372 <= lbuf_2_0_12_V_reg_798;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_13_V_3_reg_32346 <= lbuf_2_0_13_V_s_phi_fu_2365_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_13_V_3_reg_32346 <= lbuf_2_0_13_V_2_phi_fu_25681_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_13_V_3_reg_32346 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_3_reg_32346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_13_V_s_reg_2362 <= lbuf_2_0_13_V_3_reg_32346;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_13_V_s_reg_2362 <= lbuf_2_0_13_V_reg_786;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_14_V_3_reg_32240 <= lbuf_2_0_14_V_s_phi_fu_2355_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_14_V_3_reg_32240 <= lbuf_2_0_14_V_2_phi_fu_25581_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_14_V_3_reg_32240 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_3_reg_32240;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_14_V_s_reg_2352 <= lbuf_2_0_14_V_3_reg_32240;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_14_V_s_reg_2352 <= lbuf_2_0_14_V_reg_774;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_15_V_3_reg_32134 <= lbuf_2_0_15_V_s_phi_fu_2345_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_15_V_3_reg_32134 <= lbuf_2_0_15_V_2_phi_fu_25481_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_15_V_3_reg_32134 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_3_reg_32134;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_15_V_s_reg_2342 <= lbuf_2_0_15_V_3_reg_32134;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_15_V_s_reg_2342 <= lbuf_2_0_15_V_reg_762;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_16_V_3_reg_32028 <= lbuf_2_0_16_V_s_phi_fu_2335_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_16_V_3_reg_32028 <= lbuf_2_0_16_V_2_phi_fu_25381_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_16_V_3_reg_32028 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_3_reg_32028;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_16_V_s_reg_2332 <= lbuf_2_0_16_V_3_reg_32028;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_16_V_s_reg_2332 <= lbuf_2_0_16_V_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_17_V_3_reg_31922 <= lbuf_2_0_17_V_s_phi_fu_2325_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_17_V_3_reg_31922 <= lbuf_2_0_17_V_2_phi_fu_25281_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_17_V_3_reg_31922 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_3_reg_31922;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_17_V_s_reg_2322 <= lbuf_2_0_17_V_3_reg_31922;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_17_V_s_reg_2322 <= lbuf_2_0_17_V_reg_738;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_18_V_3_reg_31816 <= lbuf_2_0_18_V_s_phi_fu_2315_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_18_V_3_reg_31816 <= lbuf_2_0_18_V_2_phi_fu_25181_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_18_V_3_reg_31816 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_3_reg_31816;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_18_V_s_reg_2312 <= lbuf_2_0_18_V_3_reg_31816;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_18_V_s_reg_2312 <= lbuf_2_0_18_V_reg_726;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_19_V_3_reg_31710 <= lbuf_2_0_19_V_s_phi_fu_2305_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_19_V_3_reg_31710 <= lbuf_2_0_19_V_2_phi_fu_25081_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_19_V_3_reg_31710 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_3_reg_31710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_19_V_s_reg_2302 <= lbuf_2_0_19_V_3_reg_31710;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_19_V_s_reg_2302 <= lbuf_2_0_19_V_reg_714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_1_V_3_reg_33618 <= lbuf_2_0_1_V_s_phi_fu_2485_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_1_V_3_reg_33618 <= lbuf_2_0_1_V_2_phi_fu_26881_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_1_V_3_reg_33618 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_3_reg_33618;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_1_V_s_reg_2482 <= lbuf_2_0_1_V_3_reg_33618;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_1_V_s_reg_2482 <= lbuf_2_0_1_V_reg_930;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_20_V_3_reg_31604 <= lbuf_2_0_20_V_s_phi_fu_2295_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_20_V_3_reg_31604 <= lbuf_2_0_20_V_2_phi_fu_24981_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_20_V_3_reg_31604 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_3_reg_31604;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_20_V_s_reg_2292 <= lbuf_2_0_20_V_3_reg_31604;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_20_V_s_reg_2292 <= lbuf_2_0_20_V_reg_702;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_21_V_3_reg_31498 <= lbuf_2_0_21_V_s_phi_fu_2285_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_21_V_3_reg_31498 <= lbuf_2_0_21_V_2_phi_fu_24881_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_21_V_3_reg_31498 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_3_reg_31498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_21_V_s_reg_2282 <= lbuf_2_0_21_V_3_reg_31498;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_21_V_s_reg_2282 <= lbuf_2_0_21_V_reg_690;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_22_V_3_reg_31392 <= lbuf_2_0_22_V_s_phi_fu_2275_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_22_V_3_reg_31392 <= lbuf_2_0_22_V_2_phi_fu_24781_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_22_V_3_reg_31392 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_3_reg_31392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_22_V_s_reg_2272 <= lbuf_2_0_22_V_3_reg_31392;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_22_V_s_reg_2272 <= lbuf_2_0_22_V_reg_678;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_23_V_3_reg_31286 <= lbuf_2_0_23_V_s_phi_fu_2265_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_23_V_3_reg_31286 <= lbuf_2_0_23_V_2_phi_fu_24681_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_23_V_3_reg_31286 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_3_reg_31286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_23_V_s_reg_2262 <= lbuf_2_0_23_V_3_reg_31286;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_23_V_s_reg_2262 <= lbuf_2_0_23_V_reg_666;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_24_V_3_reg_31180 <= lbuf_2_0_24_V_s_phi_fu_2255_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_24_V_3_reg_31180 <= lbuf_2_0_24_V_2_phi_fu_24581_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_24_V_3_reg_31180 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_3_reg_31180;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_24_V_s_reg_2252 <= lbuf_2_0_24_V_3_reg_31180;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_24_V_s_reg_2252 <= lbuf_2_0_24_V_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_25_V_3_reg_31074 <= lbuf_2_0_25_V_s_phi_fu_2245_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_25_V_3_reg_31074 <= lbuf_2_0_25_V_2_phi_fu_24481_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_25_V_3_reg_31074 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_3_reg_31074;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_25_V_s_reg_2242 <= lbuf_2_0_25_V_3_reg_31074;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_25_V_s_reg_2242 <= lbuf_2_0_25_V_reg_642;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_26_V_3_reg_30968 <= lbuf_2_0_26_V_s_phi_fu_2235_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_26_V_3_reg_30968 <= lbuf_2_0_26_V_2_phi_fu_24381_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_26_V_3_reg_30968 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_3_reg_30968;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_26_V_s_reg_2232 <= lbuf_2_0_26_V_3_reg_30968;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_26_V_s_reg_2232 <= lbuf_2_0_26_V_reg_630;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_27_V_3_reg_30862 <= lbuf_2_0_27_V_s_phi_fu_2225_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_27_V_3_reg_30862 <= lbuf_2_0_27_V_2_phi_fu_24281_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_27_V_3_reg_30862 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_3_reg_30862;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_27_V_s_reg_2222 <= lbuf_2_0_27_V_3_reg_30862;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_27_V_s_reg_2222 <= lbuf_2_0_27_V_reg_618;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_28_V_3_reg_30756 <= lbuf_2_0_28_V_s_phi_fu_2215_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_28_V_3_reg_30756 <= lbuf_2_0_28_V_2_phi_fu_24181_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_28_V_3_reg_30756 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_3_reg_30756;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_28_V_s_reg_2212 <= lbuf_2_0_28_V_3_reg_30756;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_28_V_s_reg_2212 <= lbuf_2_0_28_V_reg_606;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_29_V_3_reg_30650 <= lbuf_2_0_29_V_s_phi_fu_2205_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_29_V_3_reg_30650 <= lbuf_2_0_29_V_2_phi_fu_24081_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_29_V_3_reg_30650 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_3_reg_30650;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_29_V_s_reg_2202 <= lbuf_2_0_29_V_3_reg_30650;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_29_V_s_reg_2202 <= lbuf_2_0_29_V_reg_594;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_2_V_3_reg_33512 <= lbuf_2_0_2_V_s_phi_fu_2475_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_2_V_3_reg_33512 <= lbuf_2_0_2_V_2_phi_fu_26781_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_2_V_3_reg_33512 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_3_reg_33512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_2_V_s_reg_2472 <= lbuf_2_0_2_V_3_reg_33512;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_2_V_s_reg_2472 <= lbuf_2_0_2_V_reg_918;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_30_V_3_reg_30544 <= lbuf_2_0_30_V_s_phi_fu_2195_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_30_V_3_reg_30544 <= lbuf_2_0_30_V_2_phi_fu_23981_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_30_V_3_reg_30544 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_3_reg_30544;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_30_V_s_reg_2192 <= lbuf_2_0_30_V_3_reg_30544;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_30_V_s_reg_2192 <= lbuf_2_0_30_V_reg_582;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_31_V_3_reg_30438 <= lbuf_2_0_31_V_s_phi_fu_2185_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_31_V_3_reg_30438 <= lbuf_2_0_31_V_2_phi_fu_23881_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_31_V_3_reg_30438 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_3_reg_30438;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_31_V_s_reg_2182 <= lbuf_2_0_31_V_3_reg_30438;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_31_V_s_reg_2182 <= lbuf_2_0_31_V_reg_570;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_3_V_3_reg_33406 <= lbuf_2_0_3_V_s_phi_fu_2465_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_3_V_3_reg_33406 <= lbuf_2_0_3_V_2_phi_fu_26681_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_3_V_3_reg_33406 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_3_reg_33406;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_3_V_s_reg_2462 <= lbuf_2_0_3_V_3_reg_33406;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_3_V_s_reg_2462 <= lbuf_2_0_3_V_reg_906;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_4_V_3_reg_33300 <= lbuf_2_0_4_V_s_phi_fu_2455_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_4_V_3_reg_33300 <= lbuf_2_0_4_V_2_phi_fu_26581_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_4_V_3_reg_33300 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_3_reg_33300;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_4_V_s_reg_2452 <= lbuf_2_0_4_V_3_reg_33300;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_4_V_s_reg_2452 <= lbuf_2_0_4_V_reg_894;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_5_V_3_reg_33194 <= lbuf_2_0_5_V_s_phi_fu_2445_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_5_V_3_reg_33194 <= lbuf_2_0_5_V_2_phi_fu_26481_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_5_V_3_reg_33194 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_3_reg_33194;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_5_V_s_reg_2442 <= lbuf_2_0_5_V_3_reg_33194;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_5_V_s_reg_2442 <= lbuf_2_0_5_V_reg_882;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_6_V_3_reg_33088 <= lbuf_2_0_6_V_s_phi_fu_2435_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_6_V_3_reg_33088 <= lbuf_2_0_6_V_2_phi_fu_26381_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_6_V_3_reg_33088 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_3_reg_33088;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_6_V_s_reg_2432 <= lbuf_2_0_6_V_3_reg_33088;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_6_V_s_reg_2432 <= lbuf_2_0_6_V_reg_870;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_7_V_3_reg_32982 <= lbuf_2_0_7_V_s_phi_fu_2425_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_7_V_3_reg_32982 <= lbuf_2_0_7_V_2_phi_fu_26281_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_7_V_3_reg_32982 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_3_reg_32982;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_7_V_s_reg_2422 <= lbuf_2_0_7_V_3_reg_32982;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_7_V_s_reg_2422 <= lbuf_2_0_7_V_reg_858;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_8_V_3_reg_32876 <= lbuf_2_0_8_V_s_phi_fu_2415_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_8_V_3_reg_32876 <= lbuf_2_0_8_V_2_phi_fu_26181_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_8_V_3_reg_32876 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_3_reg_32876;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_8_V_s_reg_2412 <= lbuf_2_0_8_V_3_reg_32876;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_8_V_s_reg_2412 <= lbuf_2_0_8_V_reg_846;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2))) begin
        lbuf_2_0_9_V_3_reg_32770 <= lbuf_2_0_9_V_s_phi_fu_2405_p4;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_9_V_3_reg_32770 <= lbuf_2_0_9_V_2_phi_fu_26081_p64;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_0_9_V_3_reg_32770 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_3_reg_32770;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_9_V_s_reg_2402 <= lbuf_2_0_9_V_3_reg_32770;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_0_9_V_s_reg_2402 <= lbuf_2_0_9_V_reg_834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_0_V_2_reg_2169 <= lbuf_2_1_0_V_4_reg_30333;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_0_V_2_reg_2169 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0))) begin
        lbuf_2_1_0_V_4_reg_30333 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_0_V_4_reg_30333 <= lbuf_2_1_0_V_2_phi_fu_2174_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_0_V_4_reg_30333 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_0_V_4_reg_30333;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_10_V_2_reg_2039 <= lbuf_2_1_10_V_4_reg_29283;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_10_V_2_reg_2039 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A))) begin
        lbuf_2_1_10_V_4_reg_29283 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_10_V_4_reg_29283 <= lbuf_2_1_10_V_2_phi_fu_2044_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_10_V_4_reg_29283 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_10_V_4_reg_29283;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_11_V_2_reg_2026 <= lbuf_2_1_11_V_4_reg_29178;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_11_V_2_reg_2026 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B))) begin
        lbuf_2_1_11_V_4_reg_29178 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_11_V_4_reg_29178 <= lbuf_2_1_11_V_2_phi_fu_2031_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_11_V_4_reg_29178 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_11_V_4_reg_29178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_12_V_2_reg_2013 <= lbuf_2_1_12_V_4_reg_29073;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_12_V_2_reg_2013 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C))) begin
        lbuf_2_1_12_V_4_reg_29073 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_12_V_4_reg_29073 <= lbuf_2_1_12_V_2_phi_fu_2018_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_12_V_4_reg_29073 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_12_V_4_reg_29073;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_13_V_2_reg_2000 <= lbuf_2_1_13_V_4_reg_28968;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_13_V_2_reg_2000 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D))) begin
        lbuf_2_1_13_V_4_reg_28968 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_13_V_4_reg_28968 <= lbuf_2_1_13_V_2_phi_fu_2005_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_13_V_4_reg_28968 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_13_V_4_reg_28968;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_14_V_2_reg_1987 <= lbuf_2_1_14_V_4_reg_28863;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_14_V_2_reg_1987 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E))) begin
        lbuf_2_1_14_V_4_reg_28863 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_14_V_4_reg_28863 <= lbuf_2_1_14_V_2_phi_fu_1992_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_14_V_4_reg_28863 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_14_V_4_reg_28863;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_15_V_2_reg_1974 <= lbuf_2_1_15_V_4_reg_28758;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_15_V_2_reg_1974 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F))) begin
        lbuf_2_1_15_V_4_reg_28758 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_15_V_4_reg_28758 <= lbuf_2_1_15_V_2_phi_fu_1979_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_15_V_4_reg_28758 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_15_V_4_reg_28758;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_16_V_2_reg_1961 <= lbuf_2_1_16_V_4_reg_28653;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_16_V_2_reg_1961 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10))) begin
        lbuf_2_1_16_V_4_reg_28653 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_16_V_4_reg_28653 <= lbuf_2_1_16_V_2_phi_fu_1966_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_16_V_4_reg_28653 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_16_V_4_reg_28653;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_17_V_2_reg_1948 <= lbuf_2_1_17_V_4_reg_28548;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_17_V_2_reg_1948 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11))) begin
        lbuf_2_1_17_V_4_reg_28548 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_17_V_4_reg_28548 <= lbuf_2_1_17_V_2_phi_fu_1953_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_17_V_4_reg_28548 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_17_V_4_reg_28548;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_18_V_2_reg_1935 <= lbuf_2_1_18_V_4_reg_28443;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_18_V_2_reg_1935 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12))) begin
        lbuf_2_1_18_V_4_reg_28443 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_18_V_4_reg_28443 <= lbuf_2_1_18_V_2_phi_fu_1940_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_18_V_4_reg_28443 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_18_V_4_reg_28443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_19_V_2_reg_1922 <= lbuf_2_1_19_V_4_reg_28338;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_19_V_2_reg_1922 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13))) begin
        lbuf_2_1_19_V_4_reg_28338 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_19_V_4_reg_28338 <= lbuf_2_1_19_V_2_phi_fu_1927_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_19_V_4_reg_28338 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_19_V_4_reg_28338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_1_V_2_reg_2156 <= lbuf_2_1_1_V_4_reg_30228;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_1_V_2_reg_2156 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1))) begin
        lbuf_2_1_1_V_4_reg_30228 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_1_V_4_reg_30228 <= lbuf_2_1_1_V_2_phi_fu_2161_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_1_V_4_reg_30228 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_1_V_4_reg_30228;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_20_V_2_reg_1909 <= lbuf_2_1_20_V_4_reg_28233;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_20_V_2_reg_1909 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14))) begin
        lbuf_2_1_20_V_4_reg_28233 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_20_V_4_reg_28233 <= lbuf_2_1_20_V_2_phi_fu_1914_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_20_V_4_reg_28233 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_20_V_4_reg_28233;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_21_V_2_reg_1896 <= lbuf_2_1_21_V_4_reg_28128;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_21_V_2_reg_1896 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15))) begin
        lbuf_2_1_21_V_4_reg_28128 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_21_V_4_reg_28128 <= lbuf_2_1_21_V_2_phi_fu_1901_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_21_V_4_reg_28128 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_21_V_4_reg_28128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_22_V_2_reg_1883 <= lbuf_2_1_22_V_4_reg_28023;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_22_V_2_reg_1883 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16))) begin
        lbuf_2_1_22_V_4_reg_28023 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_22_V_4_reg_28023 <= lbuf_2_1_22_V_2_phi_fu_1888_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_22_V_4_reg_28023 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_22_V_4_reg_28023;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_23_V_2_reg_1870 <= lbuf_2_1_23_V_4_reg_27918;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_23_V_2_reg_1870 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17))) begin
        lbuf_2_1_23_V_4_reg_27918 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_23_V_4_reg_27918 <= lbuf_2_1_23_V_2_phi_fu_1875_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_23_V_4_reg_27918 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_23_V_4_reg_27918;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_24_V_2_reg_1857 <= lbuf_2_1_24_V_4_reg_27813;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_24_V_2_reg_1857 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18))) begin
        lbuf_2_1_24_V_4_reg_27813 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_24_V_4_reg_27813 <= lbuf_2_1_24_V_2_phi_fu_1862_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_24_V_4_reg_27813 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_24_V_4_reg_27813;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_25_V_2_reg_1844 <= lbuf_2_1_25_V_4_reg_27708;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_25_V_2_reg_1844 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19))) begin
        lbuf_2_1_25_V_4_reg_27708 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_25_V_4_reg_27708 <= lbuf_2_1_25_V_2_phi_fu_1849_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_25_V_4_reg_27708 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_25_V_4_reg_27708;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_26_V_2_reg_1831 <= lbuf_2_1_26_V_4_reg_27603;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_26_V_2_reg_1831 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A))) begin
        lbuf_2_1_26_V_4_reg_27603 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_26_V_4_reg_27603 <= lbuf_2_1_26_V_2_phi_fu_1836_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_26_V_4_reg_27603 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_26_V_4_reg_27603;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_27_V_2_reg_1818 <= lbuf_2_1_27_V_4_reg_27498;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_27_V_2_reg_1818 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B))) begin
        lbuf_2_1_27_V_4_reg_27498 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_27_V_4_reg_27498 <= lbuf_2_1_27_V_2_phi_fu_1823_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_27_V_4_reg_27498 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_27_V_4_reg_27498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_28_V_2_reg_1805 <= lbuf_2_1_28_V_4_reg_27393;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_28_V_2_reg_1805 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C))) begin
        lbuf_2_1_28_V_4_reg_27393 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_28_V_4_reg_27393 <= lbuf_2_1_28_V_2_phi_fu_1810_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_28_V_4_reg_27393 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_28_V_4_reg_27393;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_29_V_2_reg_1792 <= lbuf_2_1_29_V_4_reg_27288;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_29_V_2_reg_1792 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D))) begin
        lbuf_2_1_29_V_4_reg_27288 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_29_V_4_reg_27288 <= lbuf_2_1_29_V_2_phi_fu_1797_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_29_V_4_reg_27288 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_29_V_4_reg_27288;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_2_V_2_reg_2143 <= lbuf_2_1_2_V_4_reg_30123;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_2_V_2_reg_2143 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2))) begin
        lbuf_2_1_2_V_4_reg_30123 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_2_V_4_reg_30123 <= lbuf_2_1_2_V_2_phi_fu_2148_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_2_V_4_reg_30123 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_2_V_4_reg_30123;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_30_V_2_reg_1779 <= lbuf_2_1_30_V_4_reg_27183;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_30_V_2_reg_1779 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E))) begin
        lbuf_2_1_30_V_4_reg_27183 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_30_V_4_reg_27183 <= lbuf_2_1_30_V_2_phi_fu_1784_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_30_V_4_reg_27183 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_30_V_4_reg_27183;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_31_V_2_reg_1766 <= lbuf_2_1_31_V_4_reg_27078;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_31_V_2_reg_1766 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_31_V_4_reg_27078 <= lbuf_2_1_31_V_2_phi_fu_1771_p4;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F))) begin
        lbuf_2_1_31_V_4_reg_27078 <= lbuf_2_1_0_V_reg_37043;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_31_V_4_reg_27078 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_31_V_4_reg_27078;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_3_V_2_reg_2130 <= lbuf_2_1_3_V_4_reg_30018;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_3_V_2_reg_2130 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3))) begin
        lbuf_2_1_3_V_4_reg_30018 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_3_V_4_reg_30018 <= lbuf_2_1_3_V_2_phi_fu_2135_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_3_V_4_reg_30018 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_3_V_4_reg_30018;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_4_V_2_reg_2117 <= lbuf_2_1_4_V_4_reg_29913;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_4_V_2_reg_2117 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4))) begin
        lbuf_2_1_4_V_4_reg_29913 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_4_V_4_reg_29913 <= lbuf_2_1_4_V_2_phi_fu_2122_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_4_V_4_reg_29913 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_4_V_4_reg_29913;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_5_V_2_reg_2104 <= lbuf_2_1_5_V_4_reg_29808;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_5_V_2_reg_2104 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5))) begin
        lbuf_2_1_5_V_4_reg_29808 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_5_V_4_reg_29808 <= lbuf_2_1_5_V_2_phi_fu_2109_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_5_V_4_reg_29808 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_5_V_4_reg_29808;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_6_V_2_reg_2091 <= lbuf_2_1_6_V_4_reg_29703;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_6_V_2_reg_2091 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6))) begin
        lbuf_2_1_6_V_4_reg_29703 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_6_V_4_reg_29703 <= lbuf_2_1_6_V_2_phi_fu_2096_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_6_V_4_reg_29703 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_6_V_4_reg_29703;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_7_V_2_reg_2078 <= lbuf_2_1_7_V_4_reg_29598;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_7_V_2_reg_2078 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7))) begin
        lbuf_2_1_7_V_4_reg_29598 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_7_V_4_reg_29598 <= lbuf_2_1_7_V_2_phi_fu_2083_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_7_V_4_reg_29598 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_7_V_4_reg_29598;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_8_V_2_reg_2065 <= lbuf_2_1_8_V_4_reg_29493;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_8_V_2_reg_2065 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8))) begin
        lbuf_2_1_8_V_4_reg_29493 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_8_V_4_reg_29493 <= lbuf_2_1_8_V_2_phi_fu_2070_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_8_V_4_reg_29493 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_8_V_4_reg_29493;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_9_V_2_reg_2052 <= lbuf_2_1_9_V_4_reg_29388;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        lbuf_2_1_9_V_2_reg_2052 <= ap_const_lv20_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9))) begin
        lbuf_2_1_9_V_4_reg_29388 <= lbuf_2_1_0_V_reg_37043;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == tmp_43_fu_34542_p2)))) begin
        lbuf_2_1_9_V_4_reg_29388 <= lbuf_2_1_9_V_2_phi_fu_2057_p4;
    end else if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        lbuf_2_1_9_V_4_reg_29388 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_9_V_4_reg_29388;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_1_reg_1744 <= tmp_45_mid2_v_v_reg_36890;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_1_reg_1744 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_3_reg_33830 <= ap_const_lv5_0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == tmp_44_fu_36479_p2))) begin
        p_3_reg_33830 <= i_V_fu_36485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_34163_p2))) begin
        p_4_reg_1755 <= c_V_fu_34387_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_4_reg_1755 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_s_reg_1722 <= n_V_reg_36805;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        p_s_reg_1722 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_36874 <= exitcond_flatten_reg_36874;
        ap_pipeline_reg_pp0_iter1_or_cond_48_reg_36936 <= or_cond_48_reg_36936;
        ap_pipeline_reg_pp0_iter1_p_4_mid2_reg_36883 <= p_4_mid2_reg_36883;
        ap_pipeline_reg_pp0_iter1_tmp_14_reg_36900 <= tmp_14_reg_36900;
        ap_pipeline_reg_pp0_iter1_tmp_40_mid2_reg_36895 <= tmp_40_mid2_reg_36895;
        ap_pipeline_reg_pp0_iter1_tmp_62_reg_36910 <= tmp_62_reg_36910;
        ap_pipeline_reg_pp0_iter1_tmp_63_reg_36916 <= tmp_63_reg_36916;
        ap_pipeline_reg_pp0_iter1_tmp_65_reg_36923 <= tmp_65_reg_36923;
        exitcond_flatten_reg_36874 <= exitcond_flatten_fu_34163_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_36874;
        ap_pipeline_reg_pp0_iter2_or_cond_48_reg_36936 <= ap_pipeline_reg_pp0_iter1_or_cond_48_reg_36936;
        ap_pipeline_reg_pp0_iter2_p_4_mid2_reg_36883 <= ap_pipeline_reg_pp0_iter1_p_4_mid2_reg_36883;
        ap_pipeline_reg_pp0_iter2_tmp_14_reg_36900 <= ap_pipeline_reg_pp0_iter1_tmp_14_reg_36900;
        ap_pipeline_reg_pp0_iter2_tmp_40_mid2_reg_36895 <= ap_pipeline_reg_pp0_iter1_tmp_40_mid2_reg_36895;
        ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 <= ap_pipeline_reg_pp0_iter1_tmp_65_reg_36923;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874;
        ap_pipeline_reg_pp0_iter3_lbuf_2_1_0_V_reg_37043 <= lbuf_2_1_0_V_reg_37043;
        ap_pipeline_reg_pp0_iter3_or_cond_48_reg_36936 <= ap_pipeline_reg_pp0_iter2_or_cond_48_reg_36936;
        ap_pipeline_reg_pp0_iter3_tmp_40_mid2_reg_36895 <= ap_pipeline_reg_pp0_iter2_tmp_40_mid2_reg_36895;
        ap_pipeline_reg_pp0_iter4_bvh_d_index_reg_37179 <= bvh_d_index_reg_37179;
        ap_pipeline_reg_pp0_iter4_or_cond_48_reg_36936 <= ap_pipeline_reg_pp0_iter3_or_cond_48_reg_36936;
        ap_pipeline_reg_pp0_iter4_tmp23_reg_37169 <= tmp23_reg_37169;
        ap_pipeline_reg_pp0_iter4_tmp33_reg_37174 <= tmp33_reg_37174;
        ap_pipeline_reg_pp0_iter4_tmp_40_mid2_reg_36895 <= ap_pipeline_reg_pp0_iter3_tmp_40_mid2_reg_36895;
        ap_pipeline_reg_pp0_iter5_bvh_d_index_reg_37179 <= ap_pipeline_reg_pp0_iter4_bvh_d_index_reg_37179;
        ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936 <= ap_pipeline_reg_pp0_iter4_or_cond_48_reg_36936;
        ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 <= ap_pipeline_reg_pp0_iter4_tmp_40_mid2_reg_36895;
        win_0_0_1_V_2_reg_37082 <= win_0_0_1_V_1_fu_292;
        win_0_1_1_V_2_reg_37089 <= win_0_1_1_V_1_fu_300;
        win_1_0_1_V_2_reg_37096 <= win_1_0_1_V_1_fu_316;
        win_1_1_1_V_2_reg_37103 <= win_1_1_1_V_1_fu_324;
        win_1_2_1_V_2_reg_37110 <= win_1_2_1_V_1_fu_332;
        win_2_1_1_V_2_reg_37115 <= win_2_1_1_V_1_fu_348;
        win_2_2_1_V_2_reg_37122 <= win_2_2_1_V_1_fu_356;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b0 == ap_pipeline_reg_pp0_iter2_or_cond_48_reg_36936))) begin
        bvh_d_index_reg_37179 <= bvh_d_index_fu_35536_p2;
        tmp23_reg_37169 <= tmp23_fu_35495_p2;
        tmp33_reg_37174 <= tmp33_fu_35521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        kh_index_V_cast_reg_36782[0] <= kh_index_V_cast_fu_33893_p1[0];
        sel_tmp1_reg_36792 <= sel_tmp1_fu_33901_p2;
        tmp_3_reg_36787[0] <= tmp_3_fu_33897_p1[0];
        tmp_50_reg_36777 <= tmp_50_fu_33889_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_0_0_0_V_reg_1710 <= lbuf_0_1_0_V_2_reg_3641;
        lbuf_0_0_10_V_reg_1590 <= lbuf_0_1_10_V_2_reg_3511;
        lbuf_0_0_11_V_reg_1578 <= lbuf_0_1_11_V_2_reg_3498;
        lbuf_0_0_12_V_reg_1566 <= lbuf_0_1_12_V_2_reg_3485;
        lbuf_0_0_13_V_reg_1554 <= lbuf_0_1_13_V_2_reg_3472;
        lbuf_0_0_14_V_reg_1542 <= lbuf_0_1_14_V_2_reg_3459;
        lbuf_0_0_15_V_reg_1530 <= lbuf_0_1_15_V_2_reg_3446;
        lbuf_0_0_16_V_reg_1518 <= lbuf_0_1_16_V_2_reg_3433;
        lbuf_0_0_17_V_reg_1506 <= lbuf_0_1_17_V_2_reg_3420;
        lbuf_0_0_18_V_reg_1494 <= lbuf_0_1_18_V_2_reg_3407;
        lbuf_0_0_19_V_reg_1482 <= lbuf_0_1_19_V_2_reg_3394;
        lbuf_0_0_1_V_reg_1698 <= lbuf_0_1_1_V_2_reg_3628;
        lbuf_0_0_20_V_reg_1470 <= lbuf_0_1_20_V_2_reg_3381;
        lbuf_0_0_21_V_reg_1458 <= lbuf_0_1_21_V_2_reg_3368;
        lbuf_0_0_22_V_reg_1446 <= lbuf_0_1_22_V_2_reg_3355;
        lbuf_0_0_23_V_reg_1434 <= lbuf_0_1_23_V_2_reg_3342;
        lbuf_0_0_24_V_reg_1422 <= lbuf_0_1_24_V_2_reg_3329;
        lbuf_0_0_25_V_reg_1410 <= lbuf_0_1_25_V_2_reg_3316;
        lbuf_0_0_26_V_reg_1398 <= lbuf_0_1_26_V_2_reg_3303;
        lbuf_0_0_27_V_reg_1386 <= lbuf_0_1_27_V_2_reg_3290;
        lbuf_0_0_28_V_reg_1374 <= lbuf_0_1_28_V_2_reg_3277;
        lbuf_0_0_29_V_reg_1362 <= lbuf_0_1_29_V_2_reg_3264;
        lbuf_0_0_2_V_reg_1686 <= lbuf_0_1_2_V_2_reg_3615;
        lbuf_0_0_30_V_reg_1350 <= lbuf_0_1_30_V_2_reg_3251;
        lbuf_0_0_31_V_reg_1338 <= lbuf_0_1_31_V_2_reg_3238;
        lbuf_0_0_3_V_reg_1674 <= lbuf_0_1_3_V_2_reg_3602;
        lbuf_0_0_4_V_reg_1662 <= lbuf_0_1_4_V_2_reg_3589;
        lbuf_0_0_5_V_reg_1650 <= lbuf_0_1_5_V_2_reg_3576;
        lbuf_0_0_6_V_reg_1638 <= lbuf_0_1_6_V_2_reg_3563;
        lbuf_0_0_7_V_reg_1626 <= lbuf_0_1_7_V_2_reg_3550;
        lbuf_0_0_8_V_reg_1614 <= lbuf_0_1_8_V_2_reg_3537;
        lbuf_0_0_9_V_reg_1602 <= lbuf_0_1_9_V_2_reg_3524;
        lbuf_1_0_0_V_reg_1326 <= lbuf_1_1_0_V_2_reg_2905;
        lbuf_1_0_10_V_reg_1206 <= lbuf_1_1_10_V_2_reg_2775;
        lbuf_1_0_11_V_reg_1194 <= lbuf_1_1_11_V_2_reg_2762;
        lbuf_1_0_12_V_reg_1182 <= lbuf_1_1_12_V_2_reg_2749;
        lbuf_1_0_13_V_reg_1170 <= lbuf_1_1_13_V_2_reg_2736;
        lbuf_1_0_14_V_reg_1158 <= lbuf_1_1_14_V_2_reg_2723;
        lbuf_1_0_15_V_reg_1146 <= lbuf_1_1_15_V_2_reg_2710;
        lbuf_1_0_16_V_reg_1134 <= lbuf_1_1_16_V_2_reg_2697;
        lbuf_1_0_17_V_reg_1122 <= lbuf_1_1_17_V_2_reg_2684;
        lbuf_1_0_18_V_reg_1110 <= lbuf_1_1_18_V_2_reg_2671;
        lbuf_1_0_19_V_reg_1098 <= lbuf_1_1_19_V_2_reg_2658;
        lbuf_1_0_1_V_reg_1314 <= lbuf_1_1_1_V_2_reg_2892;
        lbuf_1_0_20_V_reg_1086 <= lbuf_1_1_20_V_2_reg_2645;
        lbuf_1_0_21_V_reg_1074 <= lbuf_1_1_21_V_2_reg_2632;
        lbuf_1_0_22_V_reg_1062 <= lbuf_1_1_22_V_2_reg_2619;
        lbuf_1_0_23_V_reg_1050 <= lbuf_1_1_23_V_2_reg_2606;
        lbuf_1_0_24_V_reg_1038 <= lbuf_1_1_24_V_2_reg_2593;
        lbuf_1_0_25_V_reg_1026 <= lbuf_1_1_25_V_2_reg_2580;
        lbuf_1_0_26_V_reg_1014 <= lbuf_1_1_26_V_2_reg_2567;
        lbuf_1_0_27_V_reg_1002 <= lbuf_1_1_27_V_2_reg_2554;
        lbuf_1_0_28_V_reg_990 <= lbuf_1_1_28_V_2_reg_2541;
        lbuf_1_0_29_V_reg_978 <= lbuf_1_1_29_V_2_reg_2528;
        lbuf_1_0_2_V_reg_1302 <= lbuf_1_1_2_V_2_reg_2879;
        lbuf_1_0_30_V_reg_966 <= lbuf_1_1_30_V_2_reg_2515;
        lbuf_1_0_31_V_reg_954 <= lbuf_1_1_31_V_2_reg_2502;
        lbuf_1_0_3_V_reg_1290 <= lbuf_1_1_3_V_2_reg_2866;
        lbuf_1_0_4_V_reg_1278 <= lbuf_1_1_4_V_2_reg_2853;
        lbuf_1_0_5_V_reg_1266 <= lbuf_1_1_5_V_2_reg_2840;
        lbuf_1_0_6_V_reg_1254 <= lbuf_1_1_6_V_2_reg_2827;
        lbuf_1_0_7_V_reg_1242 <= lbuf_1_1_7_V_2_reg_2814;
        lbuf_1_0_8_V_reg_1230 <= lbuf_1_1_8_V_2_reg_2801;
        lbuf_1_0_9_V_reg_1218 <= lbuf_1_1_9_V_2_reg_2788;
        lbuf_2_0_0_V_reg_942 <= lbuf_2_1_0_V_2_reg_2169;
        lbuf_2_0_10_V_reg_822 <= lbuf_2_1_10_V_2_reg_2039;
        lbuf_2_0_11_V_reg_810 <= lbuf_2_1_11_V_2_reg_2026;
        lbuf_2_0_12_V_reg_798 <= lbuf_2_1_12_V_2_reg_2013;
        lbuf_2_0_13_V_reg_786 <= lbuf_2_1_13_V_2_reg_2000;
        lbuf_2_0_14_V_reg_774 <= lbuf_2_1_14_V_2_reg_1987;
        lbuf_2_0_15_V_reg_762 <= lbuf_2_1_15_V_2_reg_1974;
        lbuf_2_0_16_V_reg_750 <= lbuf_2_1_16_V_2_reg_1961;
        lbuf_2_0_17_V_reg_738 <= lbuf_2_1_17_V_2_reg_1948;
        lbuf_2_0_18_V_reg_726 <= lbuf_2_1_18_V_2_reg_1935;
        lbuf_2_0_19_V_reg_714 <= lbuf_2_1_19_V_2_reg_1922;
        lbuf_2_0_1_V_reg_930 <= lbuf_2_1_1_V_2_reg_2156;
        lbuf_2_0_20_V_reg_702 <= lbuf_2_1_20_V_2_reg_1909;
        lbuf_2_0_21_V_reg_690 <= lbuf_2_1_21_V_2_reg_1896;
        lbuf_2_0_22_V_reg_678 <= lbuf_2_1_22_V_2_reg_1883;
        lbuf_2_0_23_V_reg_666 <= lbuf_2_1_23_V_2_reg_1870;
        lbuf_2_0_24_V_reg_654 <= lbuf_2_1_24_V_2_reg_1857;
        lbuf_2_0_25_V_reg_642 <= lbuf_2_1_25_V_2_reg_1844;
        lbuf_2_0_26_V_reg_630 <= lbuf_2_1_26_V_2_reg_1831;
        lbuf_2_0_27_V_reg_618 <= lbuf_2_1_27_V_2_reg_1818;
        lbuf_2_0_28_V_reg_606 <= lbuf_2_1_28_V_2_reg_1805;
        lbuf_2_0_29_V_reg_594 <= lbuf_2_1_29_V_2_reg_1792;
        lbuf_2_0_2_V_reg_918 <= lbuf_2_1_2_V_2_reg_2143;
        lbuf_2_0_30_V_reg_582 <= lbuf_2_1_30_V_2_reg_1779;
        lbuf_2_0_31_V_reg_570 <= lbuf_2_1_31_V_2_reg_1766;
        lbuf_2_0_3_V_reg_906 <= lbuf_2_1_3_V_2_reg_2130;
        lbuf_2_0_4_V_reg_894 <= lbuf_2_1_4_V_2_reg_2117;
        lbuf_2_0_5_V_reg_882 <= lbuf_2_1_5_V_2_reg_2104;
        lbuf_2_0_6_V_reg_870 <= lbuf_2_1_6_V_2_reg_2091;
        lbuf_2_0_7_V_reg_858 <= lbuf_2_1_7_V_2_reg_2078;
        lbuf_2_0_8_V_reg_846 <= lbuf_2_1_8_V_2_reg_2065;
        lbuf_2_0_9_V_reg_834 <= lbuf_2_1_9_V_2_reg_2052;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_36874)) begin
        lbuf_0_1_0_V_reg_36965 <= lbuf_0_1_0_V_fu_34484_p1;
        lbuf_1_1_0_V_reg_37004 <= {{p_Val2_1_fu_34476_p3[ap_const_lv32_27 : ap_const_lv32_14]}};
        lbuf_2_1_0_V_reg_37043 <= {{p_Val2_1_fu_34476_p3[ap_const_lv32_3B : ap_const_lv32_28]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        n_V_reg_36805 <= n_V_fu_33916_p2;
        tmp_cast_reg_36797[9 : 0] <= tmp_cast_fu_33907_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(tmp_s_fu_33911_p2 == 1'b0))) begin
        off_V_reg_36831 <= off_V_fu_33970_p2;
        tmp_51_reg_36810 <= tmp_51_fu_33938_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_34163_p2))) begin
        or_cond_48_reg_36936 <= or_cond_48_fu_34381_p2;
        p_4_mid2_reg_36883 <= p_4_mid2_fu_34181_p3;
        tmp_14_reg_36900 <= tmp_14_fu_34327_p3;
        tmp_40_mid2_reg_36895 <= tmp_40_mid2_fu_34273_p3;
        tmp_61_reg_36905 <= tmp_61_fu_34335_p1;
        tmp_62_reg_36910 <= tmp_40_fu_34339_p2[ap_const_lv32_5];
        tmp_63_reg_36916 <= addr_V_fu_34357_p2[ap_const_lv32_A];
        tmp_65_reg_36923 <= tmp_65_fu_34371_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_A))) begin
        outwords_15_V_10_fu_400 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_B))) begin
        outwords_15_V_11_fu_404 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_C))) begin
        outwords_15_V_12_fu_408 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_D))) begin
        outwords_15_V_13_fu_412 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_E))) begin
        outwords_15_V_14_fu_416 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_F))) begin
        outwords_15_V_15_fu_420 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_1))) begin
        outwords_15_V_1_fu_364 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_2))) begin
        outwords_15_V_2_fu_368 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_3))) begin
        outwords_15_V_3_fu_372 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_4))) begin
        outwords_15_V_4_fu_376 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_5))) begin
        outwords_15_V_5_fu_380 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_6))) begin
        outwords_15_V_6_fu_384 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_7))) begin
        outwords_15_V_7_fu_388 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_8))) begin
        outwords_15_V_8_fu_392 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_9))) begin
        outwords_15_V_9_fu_396 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_48_reg_36936) & (ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895 == ap_const_lv4_0))) begin
        outwords_15_V_fu_360 <= outwords_0_V_fu_36363_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_48_reg_36936)) begin
        p_Val2_19_2_2_2_reg_37214 <= p_Val2_19_2_2_2_fu_36309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_V_35_t_reg_37224 <= r_V_35_t_fu_36475_p2;
        r_V_7_reg_37219[18 : 4] <= r_V_7_fu_36467_p3[18 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter3_or_cond_48_reg_36936)) begin
        tmp18_reg_37184 <= tmp18_fu_36099_p2;
        tmp20_reg_37189 <= tmp20_fu_36115_p2;
        tmp26_reg_37194 <= tmp26_fu_36141_p2;
        tmp30_reg_37199 <= tmp30_fu_36157_p2;
        tmp36_reg_37204 <= tmp36_fu_36173_p2;
        tmp39_reg_37209 <= tmp39_fu_36199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_34163_p2))) begin
        tmp_45_mid2_v_v_reg_36890 <= tmp_45_mid2_v_v_fu_34195_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_50_cast_reg_36869[23 : 6] <= tmp_50_cast_fu_34099_p1[23 : 6];
        wt_word_V_reg_36838 <= wt_word_V_fu_33975_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        win_0_0_1_V_1_fu_292 <= win_V_0_0_2_3_fu_34685_p3;
        win_0_1_1_V_1_fu_300 <= win_0_1_2_V_fu_34693_p3;
        win_0_2_1_V_1_fu_308 <= lbuf_0_1_0_V_reg_36965;
        win_0_2_1_V_fu_304 <= win_0_2_1_V_1_fu_308;
        win_1_0_1_V_1_fu_316 <= win_V_1_0_2_3_fu_34940_p3;
        win_1_1_1_V_1_fu_324 <= win_1_1_2_V_fu_34948_p3;
        win_1_2_1_V_1_fu_332 <= lbuf_1_1_0_V_reg_37004;
        win_2_0_1_V_1_fu_340 <= win_V_2_0_2_3_fu_35195_p3;
        win_2_0_1_V_fu_336 <= win_2_0_1_V_1_fu_340;
        win_2_1_1_V_1_fu_348 <= win_2_1_2_V_fu_35203_p3;
        win_2_2_1_V_1_fu_356 <= lbuf_2_1_0_V_reg_37043;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        win_0_0_1_V_fu_288 <= win_0_0_1_V_2_reg_37082;
        win_0_1_1_V_fu_296 <= win_0_1_1_V_2_reg_37089;
        win_1_0_1_V_fu_312 <= win_1_0_1_V_2_reg_37096;
        win_1_1_1_V_fu_320 <= win_1_1_1_V_2_reg_37103;
        win_1_2_1_V_fu_328 <= win_1_2_1_V_2_reg_37110;
        win_2_1_1_V_fu_344 <= win_2_1_1_V_2_reg_37115;
        win_2_2_1_V_fu_352 <= win_2_2_1_V_2_reg_37122;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874)) begin
        win_0_1_2_V_reg_37139 <= win_0_1_2_V_fu_34693_p3;
        win_1_1_2_V_reg_37151 <= win_1_1_2_V_fu_34948_p3;
        win_2_1_2_V_reg_37163 <= win_2_1_2_V_fu_35203_p3;
        win_V_0_0_2_3_reg_37133 <= win_V_0_0_2_3_fu_34685_p3;
        win_V_1_0_2_3_reg_37145 <= win_V_1_0_2_3_fu_34940_p3;
        win_V_2_0_2_3_reg_37157 <= win_V_2_0_2_3_fu_35195_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_s_fu_33911_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_s_fu_33911_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_0_0_V_address0 = tmp_45_fu_36500_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dmem_0_0_V_address0 = tmp_42_fu_34409_p1;
    end else begin
        dmem_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_0_0_V_ce0 = 1'b1;
    end else begin
        dmem_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == tmp_44_fu_36479_p2) & (d_o_idx_V_read_read_fu_442_p2 == 1'b0) & (1'b0 == r_V_35_t_reg_37224))) begin
        dmem_0_0_V_we0 = 1'b1;
    end else begin
        dmem_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_0_1_V_address0 = tmp_45_fu_36500_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dmem_0_1_V_address0 = tmp_42_fu_34409_p1;
    end else begin
        dmem_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_0_1_V_ce0 = 1'b1;
    end else begin
        dmem_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == tmp_44_fu_36479_p2) & (d_o_idx_V_read_read_fu_442_p2 == 1'b0) & ~(1'b0 == r_V_35_t_reg_37224))) begin
        dmem_0_1_V_we0 = 1'b1;
    end else begin
        dmem_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_1_0_V_address0 = tmp_45_fu_36500_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dmem_1_0_V_address0 = tmp_42_fu_34409_p1;
    end else begin
        dmem_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_1_0_V_ce0 = 1'b1;
    end else begin
        dmem_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == tmp_44_fu_36479_p2) & ~(d_o_idx_V_read_read_fu_442_p2 == 1'b0) & (1'b0 == r_V_35_t_reg_37224))) begin
        dmem_1_0_V_we0 = 1'b1;
    end else begin
        dmem_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_1_1_V_address0 = tmp_45_fu_36500_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dmem_1_1_V_address0 = tmp_42_fu_34409_p1;
    end else begin
        dmem_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_1_1_V_ce0 = 1'b1;
    end else begin
        dmem_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == tmp_44_fu_36479_p2) & ~(d_o_idx_V_read_read_fu_442_p2 == 1'b0) & ~(1'b0 == r_V_35_t_reg_37224))) begin
        dmem_1_1_V_we0 = 1'b1;
    end else begin
        dmem_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kh_mem_V_ce0 = 1'b1;
    end else begin
        kh_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0))) begin
        lbuf_0_0_0_V_2_phi_fu_7077_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)))) begin
        lbuf_0_0_0_V_2_phi_fu_7077_p64 = lbuf_0_0_0_V_s_phi_fu_3967_p4;
    end else begin
        lbuf_0_0_0_V_2_phi_fu_7077_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_2_reg_7074;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_0_V_s_phi_fu_3967_p4 = lbuf_0_0_0_V_3_reg_13820;
    end else begin
        lbuf_0_0_0_V_s_phi_fu_3967_p4 = lbuf_0_0_0_V_s_reg_3964;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A))) begin
        lbuf_0_0_10_V_2_phi_fu_6077_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_10_V_2_phi_fu_6077_p64 = lbuf_0_0_10_V_s_phi_fu_3867_p4;
    end else begin
        lbuf_0_0_10_V_2_phi_fu_6077_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_2_reg_6074;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_10_V_s_phi_fu_3867_p4 = lbuf_0_0_10_V_3_reg_12760;
    end else begin
        lbuf_0_0_10_V_s_phi_fu_3867_p4 = lbuf_0_0_10_V_s_reg_3864;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B))) begin
        lbuf_0_0_11_V_2_phi_fu_5977_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_11_V_2_phi_fu_5977_p64 = lbuf_0_0_11_V_s_phi_fu_3857_p4;
    end else begin
        lbuf_0_0_11_V_2_phi_fu_5977_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_2_reg_5974;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_11_V_s_phi_fu_3857_p4 = lbuf_0_0_11_V_3_reg_12654;
    end else begin
        lbuf_0_0_11_V_s_phi_fu_3857_p4 = lbuf_0_0_11_V_s_reg_3854;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C))) begin
        lbuf_0_0_12_V_2_phi_fu_5877_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_12_V_2_phi_fu_5877_p64 = lbuf_0_0_12_V_s_phi_fu_3847_p4;
    end else begin
        lbuf_0_0_12_V_2_phi_fu_5877_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_2_reg_5874;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_12_V_s_phi_fu_3847_p4 = lbuf_0_0_12_V_3_reg_12548;
    end else begin
        lbuf_0_0_12_V_s_phi_fu_3847_p4 = lbuf_0_0_12_V_s_reg_3844;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D))) begin
        lbuf_0_0_13_V_2_phi_fu_5777_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_13_V_2_phi_fu_5777_p64 = lbuf_0_0_13_V_s_phi_fu_3837_p4;
    end else begin
        lbuf_0_0_13_V_2_phi_fu_5777_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_2_reg_5774;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_13_V_s_phi_fu_3837_p4 = lbuf_0_0_13_V_3_reg_12442;
    end else begin
        lbuf_0_0_13_V_s_phi_fu_3837_p4 = lbuf_0_0_13_V_s_reg_3834;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E))) begin
        lbuf_0_0_14_V_2_phi_fu_5677_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_14_V_2_phi_fu_5677_p64 = lbuf_0_0_14_V_s_phi_fu_3827_p4;
    end else begin
        lbuf_0_0_14_V_2_phi_fu_5677_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_2_reg_5674;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_14_V_s_phi_fu_3827_p4 = lbuf_0_0_14_V_3_reg_12336;
    end else begin
        lbuf_0_0_14_V_s_phi_fu_3827_p4 = lbuf_0_0_14_V_s_reg_3824;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F))) begin
        lbuf_0_0_15_V_2_phi_fu_5577_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_15_V_2_phi_fu_5577_p64 = lbuf_0_0_15_V_s_phi_fu_3817_p4;
    end else begin
        lbuf_0_0_15_V_2_phi_fu_5577_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_2_reg_5574;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_15_V_s_phi_fu_3817_p4 = lbuf_0_0_15_V_3_reg_12230;
    end else begin
        lbuf_0_0_15_V_s_phi_fu_3817_p4 = lbuf_0_0_15_V_s_reg_3814;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10))) begin
        lbuf_0_0_16_V_2_phi_fu_5477_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_16_V_2_phi_fu_5477_p64 = lbuf_0_0_16_V_s_phi_fu_3807_p4;
    end else begin
        lbuf_0_0_16_V_2_phi_fu_5477_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_2_reg_5474;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_16_V_s_phi_fu_3807_p4 = lbuf_0_0_16_V_3_reg_12124;
    end else begin
        lbuf_0_0_16_V_s_phi_fu_3807_p4 = lbuf_0_0_16_V_s_reg_3804;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11))) begin
        lbuf_0_0_17_V_2_phi_fu_5377_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_17_V_2_phi_fu_5377_p64 = lbuf_0_0_17_V_s_phi_fu_3797_p4;
    end else begin
        lbuf_0_0_17_V_2_phi_fu_5377_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_2_reg_5374;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_17_V_s_phi_fu_3797_p4 = lbuf_0_0_17_V_3_reg_12018;
    end else begin
        lbuf_0_0_17_V_s_phi_fu_3797_p4 = lbuf_0_0_17_V_s_reg_3794;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12))) begin
        lbuf_0_0_18_V_2_phi_fu_5277_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_18_V_2_phi_fu_5277_p64 = lbuf_0_0_18_V_s_phi_fu_3787_p4;
    end else begin
        lbuf_0_0_18_V_2_phi_fu_5277_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_2_reg_5274;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_18_V_s_phi_fu_3787_p4 = lbuf_0_0_18_V_3_reg_11912;
    end else begin
        lbuf_0_0_18_V_s_phi_fu_3787_p4 = lbuf_0_0_18_V_s_reg_3784;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13))) begin
        lbuf_0_0_19_V_2_phi_fu_5177_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_19_V_2_phi_fu_5177_p64 = lbuf_0_0_19_V_s_phi_fu_3777_p4;
    end else begin
        lbuf_0_0_19_V_2_phi_fu_5177_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_2_reg_5174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_19_V_s_phi_fu_3777_p4 = lbuf_0_0_19_V_3_reg_11806;
    end else begin
        lbuf_0_0_19_V_s_phi_fu_3777_p4 = lbuf_0_0_19_V_s_reg_3774;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1))) begin
        lbuf_0_0_1_V_2_phi_fu_6977_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_1_V_2_phi_fu_6977_p64 = lbuf_0_0_1_V_s_phi_fu_3957_p4;
    end else begin
        lbuf_0_0_1_V_2_phi_fu_6977_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_2_reg_6974;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_1_V_s_phi_fu_3957_p4 = lbuf_0_0_1_V_3_reg_13714;
    end else begin
        lbuf_0_0_1_V_s_phi_fu_3957_p4 = lbuf_0_0_1_V_s_reg_3954;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14))) begin
        lbuf_0_0_20_V_2_phi_fu_5077_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_20_V_2_phi_fu_5077_p64 = lbuf_0_0_20_V_s_phi_fu_3767_p4;
    end else begin
        lbuf_0_0_20_V_2_phi_fu_5077_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_2_reg_5074;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_20_V_s_phi_fu_3767_p4 = lbuf_0_0_20_V_3_reg_11700;
    end else begin
        lbuf_0_0_20_V_s_phi_fu_3767_p4 = lbuf_0_0_20_V_s_reg_3764;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15))) begin
        lbuf_0_0_21_V_2_phi_fu_4977_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_21_V_2_phi_fu_4977_p64 = lbuf_0_0_21_V_s_phi_fu_3757_p4;
    end else begin
        lbuf_0_0_21_V_2_phi_fu_4977_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_2_reg_4974;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_21_V_s_phi_fu_3757_p4 = lbuf_0_0_21_V_3_reg_11594;
    end else begin
        lbuf_0_0_21_V_s_phi_fu_3757_p4 = lbuf_0_0_21_V_s_reg_3754;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16))) begin
        lbuf_0_0_22_V_2_phi_fu_4877_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_22_V_2_phi_fu_4877_p64 = lbuf_0_0_22_V_s_phi_fu_3747_p4;
    end else begin
        lbuf_0_0_22_V_2_phi_fu_4877_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_2_reg_4874;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_22_V_s_phi_fu_3747_p4 = lbuf_0_0_22_V_3_reg_11488;
    end else begin
        lbuf_0_0_22_V_s_phi_fu_3747_p4 = lbuf_0_0_22_V_s_reg_3744;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17))) begin
        lbuf_0_0_23_V_2_phi_fu_4777_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_23_V_2_phi_fu_4777_p64 = lbuf_0_0_23_V_s_phi_fu_3737_p4;
    end else begin
        lbuf_0_0_23_V_2_phi_fu_4777_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_2_reg_4774;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_23_V_s_phi_fu_3737_p4 = lbuf_0_0_23_V_3_reg_11382;
    end else begin
        lbuf_0_0_23_V_s_phi_fu_3737_p4 = lbuf_0_0_23_V_s_reg_3734;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18))) begin
        lbuf_0_0_24_V_2_phi_fu_4677_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_24_V_2_phi_fu_4677_p64 = lbuf_0_0_24_V_s_phi_fu_3727_p4;
    end else begin
        lbuf_0_0_24_V_2_phi_fu_4677_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_2_reg_4674;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_24_V_s_phi_fu_3727_p4 = lbuf_0_0_24_V_3_reg_11276;
    end else begin
        lbuf_0_0_24_V_s_phi_fu_3727_p4 = lbuf_0_0_24_V_s_reg_3724;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19))) begin
        lbuf_0_0_25_V_2_phi_fu_4577_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_25_V_2_phi_fu_4577_p64 = lbuf_0_0_25_V_s_phi_fu_3717_p4;
    end else begin
        lbuf_0_0_25_V_2_phi_fu_4577_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_2_reg_4574;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_25_V_s_phi_fu_3717_p4 = lbuf_0_0_25_V_3_reg_11170;
    end else begin
        lbuf_0_0_25_V_s_phi_fu_3717_p4 = lbuf_0_0_25_V_s_reg_3714;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A))) begin
        lbuf_0_0_26_V_2_phi_fu_4477_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_26_V_2_phi_fu_4477_p64 = lbuf_0_0_26_V_s_phi_fu_3707_p4;
    end else begin
        lbuf_0_0_26_V_2_phi_fu_4477_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_2_reg_4474;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_26_V_s_phi_fu_3707_p4 = lbuf_0_0_26_V_3_reg_11064;
    end else begin
        lbuf_0_0_26_V_s_phi_fu_3707_p4 = lbuf_0_0_26_V_s_reg_3704;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B))) begin
        lbuf_0_0_27_V_2_phi_fu_4377_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_27_V_2_phi_fu_4377_p64 = lbuf_0_0_27_V_s_phi_fu_3697_p4;
    end else begin
        lbuf_0_0_27_V_2_phi_fu_4377_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_2_reg_4374;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_27_V_s_phi_fu_3697_p4 = lbuf_0_0_27_V_3_reg_10958;
    end else begin
        lbuf_0_0_27_V_s_phi_fu_3697_p4 = lbuf_0_0_27_V_s_reg_3694;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C))) begin
        lbuf_0_0_28_V_2_phi_fu_4277_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_28_V_2_phi_fu_4277_p64 = lbuf_0_0_28_V_s_phi_fu_3687_p4;
    end else begin
        lbuf_0_0_28_V_2_phi_fu_4277_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_2_reg_4274;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_28_V_s_phi_fu_3687_p4 = lbuf_0_0_28_V_3_reg_10852;
    end else begin
        lbuf_0_0_28_V_s_phi_fu_3687_p4 = lbuf_0_0_28_V_s_reg_3684;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D))) begin
        lbuf_0_0_29_V_2_phi_fu_4177_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_29_V_2_phi_fu_4177_p64 = lbuf_0_0_29_V_s_phi_fu_3677_p4;
    end else begin
        lbuf_0_0_29_V_2_phi_fu_4177_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_2_reg_4174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_29_V_s_phi_fu_3677_p4 = lbuf_0_0_29_V_3_reg_10746;
    end else begin
        lbuf_0_0_29_V_s_phi_fu_3677_p4 = lbuf_0_0_29_V_s_reg_3674;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2))) begin
        lbuf_0_0_2_V_2_phi_fu_6877_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_2_V_2_phi_fu_6877_p64 = lbuf_0_0_2_V_s_phi_fu_3947_p4;
    end else begin
        lbuf_0_0_2_V_2_phi_fu_6877_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_2_reg_6874;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_2_V_s_phi_fu_3947_p4 = lbuf_0_0_2_V_3_reg_13608;
    end else begin
        lbuf_0_0_2_V_s_phi_fu_3947_p4 = lbuf_0_0_2_V_s_reg_3944;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E))) begin
        lbuf_0_0_30_V_2_phi_fu_4077_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_30_V_2_phi_fu_4077_p64 = lbuf_0_0_30_V_s_phi_fu_3667_p4;
    end else begin
        lbuf_0_0_30_V_2_phi_fu_4077_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_2_reg_4074;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_30_V_s_phi_fu_3667_p4 = lbuf_0_0_30_V_3_reg_10640;
    end else begin
        lbuf_0_0_30_V_s_phi_fu_3667_p4 = lbuf_0_0_30_V_s_reg_3664;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_31_V_2_phi_fu_3977_p64 = lbuf_0_0_31_V_s_phi_fu_3657_p4;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F))) begin
        lbuf_0_0_31_V_2_phi_fu_3977_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else begin
        lbuf_0_0_31_V_2_phi_fu_3977_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_2_reg_3974;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_31_V_s_phi_fu_3657_p4 = lbuf_0_0_31_V_3_reg_10534;
    end else begin
        lbuf_0_0_31_V_s_phi_fu_3657_p4 = lbuf_0_0_31_V_s_reg_3654;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3))) begin
        lbuf_0_0_3_V_2_phi_fu_6777_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_3_V_2_phi_fu_6777_p64 = lbuf_0_0_3_V_s_phi_fu_3937_p4;
    end else begin
        lbuf_0_0_3_V_2_phi_fu_6777_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_2_reg_6774;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_3_V_s_phi_fu_3937_p4 = lbuf_0_0_3_V_3_reg_13502;
    end else begin
        lbuf_0_0_3_V_s_phi_fu_3937_p4 = lbuf_0_0_3_V_s_reg_3934;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4))) begin
        lbuf_0_0_4_V_2_phi_fu_6677_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_4_V_2_phi_fu_6677_p64 = lbuf_0_0_4_V_s_phi_fu_3927_p4;
    end else begin
        lbuf_0_0_4_V_2_phi_fu_6677_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_2_reg_6674;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_4_V_s_phi_fu_3927_p4 = lbuf_0_0_4_V_3_reg_13396;
    end else begin
        lbuf_0_0_4_V_s_phi_fu_3927_p4 = lbuf_0_0_4_V_s_reg_3924;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5))) begin
        lbuf_0_0_5_V_2_phi_fu_6577_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_5_V_2_phi_fu_6577_p64 = lbuf_0_0_5_V_s_phi_fu_3917_p4;
    end else begin
        lbuf_0_0_5_V_2_phi_fu_6577_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_2_reg_6574;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_5_V_s_phi_fu_3917_p4 = lbuf_0_0_5_V_3_reg_13290;
    end else begin
        lbuf_0_0_5_V_s_phi_fu_3917_p4 = lbuf_0_0_5_V_s_reg_3914;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6))) begin
        lbuf_0_0_6_V_2_phi_fu_6477_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_6_V_2_phi_fu_6477_p64 = lbuf_0_0_6_V_s_phi_fu_3907_p4;
    end else begin
        lbuf_0_0_6_V_2_phi_fu_6477_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_2_reg_6474;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_6_V_s_phi_fu_3907_p4 = lbuf_0_0_6_V_3_reg_13184;
    end else begin
        lbuf_0_0_6_V_s_phi_fu_3907_p4 = lbuf_0_0_6_V_s_reg_3904;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7))) begin
        lbuf_0_0_7_V_2_phi_fu_6377_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_7_V_2_phi_fu_6377_p64 = lbuf_0_0_7_V_s_phi_fu_3897_p4;
    end else begin
        lbuf_0_0_7_V_2_phi_fu_6377_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_2_reg_6374;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_7_V_s_phi_fu_3897_p4 = lbuf_0_0_7_V_3_reg_13078;
    end else begin
        lbuf_0_0_7_V_s_phi_fu_3897_p4 = lbuf_0_0_7_V_s_reg_3894;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8))) begin
        lbuf_0_0_8_V_2_phi_fu_6277_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_8_V_2_phi_fu_6277_p64 = lbuf_0_0_8_V_s_phi_fu_3887_p4;
    end else begin
        lbuf_0_0_8_V_2_phi_fu_6277_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_2_reg_6274;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_8_V_s_phi_fu_3887_p4 = lbuf_0_0_8_V_3_reg_12972;
    end else begin
        lbuf_0_0_8_V_s_phi_fu_3887_p4 = lbuf_0_0_8_V_s_reg_3884;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9))) begin
        lbuf_0_0_9_V_2_phi_fu_6177_p64 = lbuf_0_0_0_V_4_fu_34701_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_0_0_9_V_2_phi_fu_6177_p64 = lbuf_0_0_9_V_s_phi_fu_3877_p4;
    end else begin
        lbuf_0_0_9_V_2_phi_fu_6177_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_2_reg_6174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_0_9_V_s_phi_fu_3877_p4 = lbuf_0_0_9_V_3_reg_12866;
    end else begin
        lbuf_0_0_9_V_s_phi_fu_3877_p4 = lbuf_0_0_9_V_s_reg_3874;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_0_V_2_phi_fu_3646_p4 = lbuf_0_1_0_V_4_reg_10429;
    end else begin
        lbuf_0_1_0_V_2_phi_fu_3646_p4 = lbuf_0_1_0_V_2_reg_3641;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_10_V_2_phi_fu_3516_p4 = lbuf_0_1_10_V_4_reg_9379;
    end else begin
        lbuf_0_1_10_V_2_phi_fu_3516_p4 = lbuf_0_1_10_V_2_reg_3511;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_11_V_2_phi_fu_3503_p4 = lbuf_0_1_11_V_4_reg_9274;
    end else begin
        lbuf_0_1_11_V_2_phi_fu_3503_p4 = lbuf_0_1_11_V_2_reg_3498;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_12_V_2_phi_fu_3490_p4 = lbuf_0_1_12_V_4_reg_9169;
    end else begin
        lbuf_0_1_12_V_2_phi_fu_3490_p4 = lbuf_0_1_12_V_2_reg_3485;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_13_V_2_phi_fu_3477_p4 = lbuf_0_1_13_V_4_reg_9064;
    end else begin
        lbuf_0_1_13_V_2_phi_fu_3477_p4 = lbuf_0_1_13_V_2_reg_3472;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_14_V_2_phi_fu_3464_p4 = lbuf_0_1_14_V_4_reg_8959;
    end else begin
        lbuf_0_1_14_V_2_phi_fu_3464_p4 = lbuf_0_1_14_V_2_reg_3459;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_15_V_2_phi_fu_3451_p4 = lbuf_0_1_15_V_4_reg_8854;
    end else begin
        lbuf_0_1_15_V_2_phi_fu_3451_p4 = lbuf_0_1_15_V_2_reg_3446;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_16_V_2_phi_fu_3438_p4 = lbuf_0_1_16_V_4_reg_8749;
    end else begin
        lbuf_0_1_16_V_2_phi_fu_3438_p4 = lbuf_0_1_16_V_2_reg_3433;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_17_V_2_phi_fu_3425_p4 = lbuf_0_1_17_V_4_reg_8644;
    end else begin
        lbuf_0_1_17_V_2_phi_fu_3425_p4 = lbuf_0_1_17_V_2_reg_3420;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_18_V_2_phi_fu_3412_p4 = lbuf_0_1_18_V_4_reg_8539;
    end else begin
        lbuf_0_1_18_V_2_phi_fu_3412_p4 = lbuf_0_1_18_V_2_reg_3407;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_19_V_2_phi_fu_3399_p4 = lbuf_0_1_19_V_4_reg_8434;
    end else begin
        lbuf_0_1_19_V_2_phi_fu_3399_p4 = lbuf_0_1_19_V_2_reg_3394;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_1_V_2_phi_fu_3633_p4 = lbuf_0_1_1_V_4_reg_10324;
    end else begin
        lbuf_0_1_1_V_2_phi_fu_3633_p4 = lbuf_0_1_1_V_2_reg_3628;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_20_V_2_phi_fu_3386_p4 = lbuf_0_1_20_V_4_reg_8329;
    end else begin
        lbuf_0_1_20_V_2_phi_fu_3386_p4 = lbuf_0_1_20_V_2_reg_3381;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_21_V_2_phi_fu_3373_p4 = lbuf_0_1_21_V_4_reg_8224;
    end else begin
        lbuf_0_1_21_V_2_phi_fu_3373_p4 = lbuf_0_1_21_V_2_reg_3368;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_22_V_2_phi_fu_3360_p4 = lbuf_0_1_22_V_4_reg_8119;
    end else begin
        lbuf_0_1_22_V_2_phi_fu_3360_p4 = lbuf_0_1_22_V_2_reg_3355;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_23_V_2_phi_fu_3347_p4 = lbuf_0_1_23_V_4_reg_8014;
    end else begin
        lbuf_0_1_23_V_2_phi_fu_3347_p4 = lbuf_0_1_23_V_2_reg_3342;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_24_V_2_phi_fu_3334_p4 = lbuf_0_1_24_V_4_reg_7909;
    end else begin
        lbuf_0_1_24_V_2_phi_fu_3334_p4 = lbuf_0_1_24_V_2_reg_3329;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_25_V_2_phi_fu_3321_p4 = lbuf_0_1_25_V_4_reg_7804;
    end else begin
        lbuf_0_1_25_V_2_phi_fu_3321_p4 = lbuf_0_1_25_V_2_reg_3316;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_26_V_2_phi_fu_3308_p4 = lbuf_0_1_26_V_4_reg_7699;
    end else begin
        lbuf_0_1_26_V_2_phi_fu_3308_p4 = lbuf_0_1_26_V_2_reg_3303;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_27_V_2_phi_fu_3295_p4 = lbuf_0_1_27_V_4_reg_7594;
    end else begin
        lbuf_0_1_27_V_2_phi_fu_3295_p4 = lbuf_0_1_27_V_2_reg_3290;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_28_V_2_phi_fu_3282_p4 = lbuf_0_1_28_V_4_reg_7489;
    end else begin
        lbuf_0_1_28_V_2_phi_fu_3282_p4 = lbuf_0_1_28_V_2_reg_3277;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_29_V_2_phi_fu_3269_p4 = lbuf_0_1_29_V_4_reg_7384;
    end else begin
        lbuf_0_1_29_V_2_phi_fu_3269_p4 = lbuf_0_1_29_V_2_reg_3264;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_2_V_2_phi_fu_3620_p4 = lbuf_0_1_2_V_4_reg_10219;
    end else begin
        lbuf_0_1_2_V_2_phi_fu_3620_p4 = lbuf_0_1_2_V_2_reg_3615;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_30_V_2_phi_fu_3256_p4 = lbuf_0_1_30_V_4_reg_7279;
    end else begin
        lbuf_0_1_30_V_2_phi_fu_3256_p4 = lbuf_0_1_30_V_2_reg_3251;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_31_V_2_phi_fu_3243_p4 = lbuf_0_1_31_V_4_reg_7174;
    end else begin
        lbuf_0_1_31_V_2_phi_fu_3243_p4 = lbuf_0_1_31_V_2_reg_3238;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_3_V_2_phi_fu_3607_p4 = lbuf_0_1_3_V_4_reg_10114;
    end else begin
        lbuf_0_1_3_V_2_phi_fu_3607_p4 = lbuf_0_1_3_V_2_reg_3602;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_4_V_2_phi_fu_3594_p4 = lbuf_0_1_4_V_4_reg_10009;
    end else begin
        lbuf_0_1_4_V_2_phi_fu_3594_p4 = lbuf_0_1_4_V_2_reg_3589;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_5_V_2_phi_fu_3581_p4 = lbuf_0_1_5_V_4_reg_9904;
    end else begin
        lbuf_0_1_5_V_2_phi_fu_3581_p4 = lbuf_0_1_5_V_2_reg_3576;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_6_V_2_phi_fu_3568_p4 = lbuf_0_1_6_V_4_reg_9799;
    end else begin
        lbuf_0_1_6_V_2_phi_fu_3568_p4 = lbuf_0_1_6_V_2_reg_3563;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_7_V_2_phi_fu_3555_p4 = lbuf_0_1_7_V_4_reg_9694;
    end else begin
        lbuf_0_1_7_V_2_phi_fu_3555_p4 = lbuf_0_1_7_V_2_reg_3550;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_8_V_2_phi_fu_3542_p4 = lbuf_0_1_8_V_4_reg_9589;
    end else begin
        lbuf_0_1_8_V_2_phi_fu_3542_p4 = lbuf_0_1_8_V_2_reg_3537;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_0_1_9_V_2_phi_fu_3529_p4 = lbuf_0_1_9_V_4_reg_9484;
    end else begin
        lbuf_0_1_9_V_2_phi_fu_3529_p4 = lbuf_0_1_9_V_2_reg_3524;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0))) begin
        lbuf_1_0_0_V_2_phi_fu_17029_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)))) begin
        lbuf_1_0_0_V_2_phi_fu_17029_p64 = lbuf_1_0_0_V_s_phi_fu_3231_p4;
    end else begin
        lbuf_1_0_0_V_2_phi_fu_17029_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_2_reg_17026;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_0_V_s_phi_fu_3231_p4 = lbuf_1_0_0_V_3_reg_23772;
    end else begin
        lbuf_1_0_0_V_s_phi_fu_3231_p4 = lbuf_1_0_0_V_s_reg_3228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A))) begin
        lbuf_1_0_10_V_2_phi_fu_16029_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_10_V_2_phi_fu_16029_p64 = lbuf_1_0_10_V_s_phi_fu_3131_p4;
    end else begin
        lbuf_1_0_10_V_2_phi_fu_16029_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_2_reg_16026;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_10_V_s_phi_fu_3131_p4 = lbuf_1_0_10_V_3_reg_22712;
    end else begin
        lbuf_1_0_10_V_s_phi_fu_3131_p4 = lbuf_1_0_10_V_s_reg_3128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B))) begin
        lbuf_1_0_11_V_2_phi_fu_15929_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_11_V_2_phi_fu_15929_p64 = lbuf_1_0_11_V_s_phi_fu_3121_p4;
    end else begin
        lbuf_1_0_11_V_2_phi_fu_15929_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_2_reg_15926;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_11_V_s_phi_fu_3121_p4 = lbuf_1_0_11_V_3_reg_22606;
    end else begin
        lbuf_1_0_11_V_s_phi_fu_3121_p4 = lbuf_1_0_11_V_s_reg_3118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C))) begin
        lbuf_1_0_12_V_2_phi_fu_15829_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_12_V_2_phi_fu_15829_p64 = lbuf_1_0_12_V_s_phi_fu_3111_p4;
    end else begin
        lbuf_1_0_12_V_2_phi_fu_15829_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_2_reg_15826;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_12_V_s_phi_fu_3111_p4 = lbuf_1_0_12_V_3_reg_22500;
    end else begin
        lbuf_1_0_12_V_s_phi_fu_3111_p4 = lbuf_1_0_12_V_s_reg_3108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D))) begin
        lbuf_1_0_13_V_2_phi_fu_15729_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_13_V_2_phi_fu_15729_p64 = lbuf_1_0_13_V_s_phi_fu_3101_p4;
    end else begin
        lbuf_1_0_13_V_2_phi_fu_15729_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_2_reg_15726;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_13_V_s_phi_fu_3101_p4 = lbuf_1_0_13_V_3_reg_22394;
    end else begin
        lbuf_1_0_13_V_s_phi_fu_3101_p4 = lbuf_1_0_13_V_s_reg_3098;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E))) begin
        lbuf_1_0_14_V_2_phi_fu_15629_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_14_V_2_phi_fu_15629_p64 = lbuf_1_0_14_V_s_phi_fu_3091_p4;
    end else begin
        lbuf_1_0_14_V_2_phi_fu_15629_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_2_reg_15626;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_14_V_s_phi_fu_3091_p4 = lbuf_1_0_14_V_3_reg_22288;
    end else begin
        lbuf_1_0_14_V_s_phi_fu_3091_p4 = lbuf_1_0_14_V_s_reg_3088;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F))) begin
        lbuf_1_0_15_V_2_phi_fu_15529_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_15_V_2_phi_fu_15529_p64 = lbuf_1_0_15_V_s_phi_fu_3081_p4;
    end else begin
        lbuf_1_0_15_V_2_phi_fu_15529_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_2_reg_15526;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_15_V_s_phi_fu_3081_p4 = lbuf_1_0_15_V_3_reg_22182;
    end else begin
        lbuf_1_0_15_V_s_phi_fu_3081_p4 = lbuf_1_0_15_V_s_reg_3078;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10))) begin
        lbuf_1_0_16_V_2_phi_fu_15429_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_16_V_2_phi_fu_15429_p64 = lbuf_1_0_16_V_s_phi_fu_3071_p4;
    end else begin
        lbuf_1_0_16_V_2_phi_fu_15429_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_2_reg_15426;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_16_V_s_phi_fu_3071_p4 = lbuf_1_0_16_V_3_reg_22076;
    end else begin
        lbuf_1_0_16_V_s_phi_fu_3071_p4 = lbuf_1_0_16_V_s_reg_3068;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11))) begin
        lbuf_1_0_17_V_2_phi_fu_15329_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_17_V_2_phi_fu_15329_p64 = lbuf_1_0_17_V_s_phi_fu_3061_p4;
    end else begin
        lbuf_1_0_17_V_2_phi_fu_15329_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_2_reg_15326;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_17_V_s_phi_fu_3061_p4 = lbuf_1_0_17_V_3_reg_21970;
    end else begin
        lbuf_1_0_17_V_s_phi_fu_3061_p4 = lbuf_1_0_17_V_s_reg_3058;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12))) begin
        lbuf_1_0_18_V_2_phi_fu_15229_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_18_V_2_phi_fu_15229_p64 = lbuf_1_0_18_V_s_phi_fu_3051_p4;
    end else begin
        lbuf_1_0_18_V_2_phi_fu_15229_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_2_reg_15226;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_18_V_s_phi_fu_3051_p4 = lbuf_1_0_18_V_3_reg_21864;
    end else begin
        lbuf_1_0_18_V_s_phi_fu_3051_p4 = lbuf_1_0_18_V_s_reg_3048;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13))) begin
        lbuf_1_0_19_V_2_phi_fu_15129_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_19_V_2_phi_fu_15129_p64 = lbuf_1_0_19_V_s_phi_fu_3041_p4;
    end else begin
        lbuf_1_0_19_V_2_phi_fu_15129_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_2_reg_15126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_19_V_s_phi_fu_3041_p4 = lbuf_1_0_19_V_3_reg_21758;
    end else begin
        lbuf_1_0_19_V_s_phi_fu_3041_p4 = lbuf_1_0_19_V_s_reg_3038;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1))) begin
        lbuf_1_0_1_V_2_phi_fu_16929_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_1_V_2_phi_fu_16929_p64 = lbuf_1_0_1_V_s_phi_fu_3221_p4;
    end else begin
        lbuf_1_0_1_V_2_phi_fu_16929_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_2_reg_16926;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_1_V_s_phi_fu_3221_p4 = lbuf_1_0_1_V_3_reg_23666;
    end else begin
        lbuf_1_0_1_V_s_phi_fu_3221_p4 = lbuf_1_0_1_V_s_reg_3218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14))) begin
        lbuf_1_0_20_V_2_phi_fu_15029_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_20_V_2_phi_fu_15029_p64 = lbuf_1_0_20_V_s_phi_fu_3031_p4;
    end else begin
        lbuf_1_0_20_V_2_phi_fu_15029_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_2_reg_15026;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_20_V_s_phi_fu_3031_p4 = lbuf_1_0_20_V_3_reg_21652;
    end else begin
        lbuf_1_0_20_V_s_phi_fu_3031_p4 = lbuf_1_0_20_V_s_reg_3028;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15))) begin
        lbuf_1_0_21_V_2_phi_fu_14929_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_21_V_2_phi_fu_14929_p64 = lbuf_1_0_21_V_s_phi_fu_3021_p4;
    end else begin
        lbuf_1_0_21_V_2_phi_fu_14929_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_2_reg_14926;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_21_V_s_phi_fu_3021_p4 = lbuf_1_0_21_V_3_reg_21546;
    end else begin
        lbuf_1_0_21_V_s_phi_fu_3021_p4 = lbuf_1_0_21_V_s_reg_3018;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16))) begin
        lbuf_1_0_22_V_2_phi_fu_14829_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_22_V_2_phi_fu_14829_p64 = lbuf_1_0_22_V_s_phi_fu_3011_p4;
    end else begin
        lbuf_1_0_22_V_2_phi_fu_14829_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_2_reg_14826;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_22_V_s_phi_fu_3011_p4 = lbuf_1_0_22_V_3_reg_21440;
    end else begin
        lbuf_1_0_22_V_s_phi_fu_3011_p4 = lbuf_1_0_22_V_s_reg_3008;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17))) begin
        lbuf_1_0_23_V_2_phi_fu_14729_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_23_V_2_phi_fu_14729_p64 = lbuf_1_0_23_V_s_phi_fu_3001_p4;
    end else begin
        lbuf_1_0_23_V_2_phi_fu_14729_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_2_reg_14726;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_23_V_s_phi_fu_3001_p4 = lbuf_1_0_23_V_3_reg_21334;
    end else begin
        lbuf_1_0_23_V_s_phi_fu_3001_p4 = lbuf_1_0_23_V_s_reg_2998;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18))) begin
        lbuf_1_0_24_V_2_phi_fu_14629_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_24_V_2_phi_fu_14629_p64 = lbuf_1_0_24_V_s_phi_fu_2991_p4;
    end else begin
        lbuf_1_0_24_V_2_phi_fu_14629_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_2_reg_14626;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_24_V_s_phi_fu_2991_p4 = lbuf_1_0_24_V_3_reg_21228;
    end else begin
        lbuf_1_0_24_V_s_phi_fu_2991_p4 = lbuf_1_0_24_V_s_reg_2988;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19))) begin
        lbuf_1_0_25_V_2_phi_fu_14529_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_25_V_2_phi_fu_14529_p64 = lbuf_1_0_25_V_s_phi_fu_2981_p4;
    end else begin
        lbuf_1_0_25_V_2_phi_fu_14529_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_2_reg_14526;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_25_V_s_phi_fu_2981_p4 = lbuf_1_0_25_V_3_reg_21122;
    end else begin
        lbuf_1_0_25_V_s_phi_fu_2981_p4 = lbuf_1_0_25_V_s_reg_2978;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A))) begin
        lbuf_1_0_26_V_2_phi_fu_14429_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_26_V_2_phi_fu_14429_p64 = lbuf_1_0_26_V_s_phi_fu_2971_p4;
    end else begin
        lbuf_1_0_26_V_2_phi_fu_14429_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_2_reg_14426;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_26_V_s_phi_fu_2971_p4 = lbuf_1_0_26_V_3_reg_21016;
    end else begin
        lbuf_1_0_26_V_s_phi_fu_2971_p4 = lbuf_1_0_26_V_s_reg_2968;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B))) begin
        lbuf_1_0_27_V_2_phi_fu_14329_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_27_V_2_phi_fu_14329_p64 = lbuf_1_0_27_V_s_phi_fu_2961_p4;
    end else begin
        lbuf_1_0_27_V_2_phi_fu_14329_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_2_reg_14326;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_27_V_s_phi_fu_2961_p4 = lbuf_1_0_27_V_3_reg_20910;
    end else begin
        lbuf_1_0_27_V_s_phi_fu_2961_p4 = lbuf_1_0_27_V_s_reg_2958;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C))) begin
        lbuf_1_0_28_V_2_phi_fu_14229_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_28_V_2_phi_fu_14229_p64 = lbuf_1_0_28_V_s_phi_fu_2951_p4;
    end else begin
        lbuf_1_0_28_V_2_phi_fu_14229_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_2_reg_14226;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_28_V_s_phi_fu_2951_p4 = lbuf_1_0_28_V_3_reg_20804;
    end else begin
        lbuf_1_0_28_V_s_phi_fu_2951_p4 = lbuf_1_0_28_V_s_reg_2948;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D))) begin
        lbuf_1_0_29_V_2_phi_fu_14129_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_29_V_2_phi_fu_14129_p64 = lbuf_1_0_29_V_s_phi_fu_2941_p4;
    end else begin
        lbuf_1_0_29_V_2_phi_fu_14129_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_2_reg_14126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_29_V_s_phi_fu_2941_p4 = lbuf_1_0_29_V_3_reg_20698;
    end else begin
        lbuf_1_0_29_V_s_phi_fu_2941_p4 = lbuf_1_0_29_V_s_reg_2938;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2))) begin
        lbuf_1_0_2_V_2_phi_fu_16829_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_2_V_2_phi_fu_16829_p64 = lbuf_1_0_2_V_s_phi_fu_3211_p4;
    end else begin
        lbuf_1_0_2_V_2_phi_fu_16829_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_2_reg_16826;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_2_V_s_phi_fu_3211_p4 = lbuf_1_0_2_V_3_reg_23560;
    end else begin
        lbuf_1_0_2_V_s_phi_fu_3211_p4 = lbuf_1_0_2_V_s_reg_3208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E))) begin
        lbuf_1_0_30_V_2_phi_fu_14029_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_30_V_2_phi_fu_14029_p64 = lbuf_1_0_30_V_s_phi_fu_2931_p4;
    end else begin
        lbuf_1_0_30_V_2_phi_fu_14029_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_2_reg_14026;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_30_V_s_phi_fu_2931_p4 = lbuf_1_0_30_V_3_reg_20592;
    end else begin
        lbuf_1_0_30_V_s_phi_fu_2931_p4 = lbuf_1_0_30_V_s_reg_2928;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_31_V_2_phi_fu_13929_p64 = lbuf_1_0_31_V_s_phi_fu_2921_p4;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F))) begin
        lbuf_1_0_31_V_2_phi_fu_13929_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else begin
        lbuf_1_0_31_V_2_phi_fu_13929_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_2_reg_13926;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_31_V_s_phi_fu_2921_p4 = lbuf_1_0_31_V_3_reg_20486;
    end else begin
        lbuf_1_0_31_V_s_phi_fu_2921_p4 = lbuf_1_0_31_V_s_reg_2918;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3))) begin
        lbuf_1_0_3_V_2_phi_fu_16729_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_3_V_2_phi_fu_16729_p64 = lbuf_1_0_3_V_s_phi_fu_3201_p4;
    end else begin
        lbuf_1_0_3_V_2_phi_fu_16729_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_2_reg_16726;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_3_V_s_phi_fu_3201_p4 = lbuf_1_0_3_V_3_reg_23454;
    end else begin
        lbuf_1_0_3_V_s_phi_fu_3201_p4 = lbuf_1_0_3_V_s_reg_3198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4))) begin
        lbuf_1_0_4_V_2_phi_fu_16629_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_4_V_2_phi_fu_16629_p64 = lbuf_1_0_4_V_s_phi_fu_3191_p4;
    end else begin
        lbuf_1_0_4_V_2_phi_fu_16629_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_2_reg_16626;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_4_V_s_phi_fu_3191_p4 = lbuf_1_0_4_V_3_reg_23348;
    end else begin
        lbuf_1_0_4_V_s_phi_fu_3191_p4 = lbuf_1_0_4_V_s_reg_3188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5))) begin
        lbuf_1_0_5_V_2_phi_fu_16529_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_5_V_2_phi_fu_16529_p64 = lbuf_1_0_5_V_s_phi_fu_3181_p4;
    end else begin
        lbuf_1_0_5_V_2_phi_fu_16529_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_2_reg_16526;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_5_V_s_phi_fu_3181_p4 = lbuf_1_0_5_V_3_reg_23242;
    end else begin
        lbuf_1_0_5_V_s_phi_fu_3181_p4 = lbuf_1_0_5_V_s_reg_3178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6))) begin
        lbuf_1_0_6_V_2_phi_fu_16429_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_6_V_2_phi_fu_16429_p64 = lbuf_1_0_6_V_s_phi_fu_3171_p4;
    end else begin
        lbuf_1_0_6_V_2_phi_fu_16429_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_2_reg_16426;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_6_V_s_phi_fu_3171_p4 = lbuf_1_0_6_V_3_reg_23136;
    end else begin
        lbuf_1_0_6_V_s_phi_fu_3171_p4 = lbuf_1_0_6_V_s_reg_3168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7))) begin
        lbuf_1_0_7_V_2_phi_fu_16329_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_7_V_2_phi_fu_16329_p64 = lbuf_1_0_7_V_s_phi_fu_3161_p4;
    end else begin
        lbuf_1_0_7_V_2_phi_fu_16329_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_2_reg_16326;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_7_V_s_phi_fu_3161_p4 = lbuf_1_0_7_V_3_reg_23030;
    end else begin
        lbuf_1_0_7_V_s_phi_fu_3161_p4 = lbuf_1_0_7_V_s_reg_3158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8))) begin
        lbuf_1_0_8_V_2_phi_fu_16229_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_8_V_2_phi_fu_16229_p64 = lbuf_1_0_8_V_s_phi_fu_3151_p4;
    end else begin
        lbuf_1_0_8_V_2_phi_fu_16229_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_2_reg_16226;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_8_V_s_phi_fu_3151_p4 = lbuf_1_0_8_V_3_reg_22924;
    end else begin
        lbuf_1_0_8_V_s_phi_fu_3151_p4 = lbuf_1_0_8_V_s_reg_3148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9))) begin
        lbuf_1_0_9_V_2_phi_fu_16129_p64 = lbuf_1_0_0_V_4_fu_34956_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_1_0_9_V_2_phi_fu_16129_p64 = lbuf_1_0_9_V_s_phi_fu_3141_p4;
    end else begin
        lbuf_1_0_9_V_2_phi_fu_16129_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_2_reg_16126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_0_9_V_s_phi_fu_3141_p4 = lbuf_1_0_9_V_3_reg_22818;
    end else begin
        lbuf_1_0_9_V_s_phi_fu_3141_p4 = lbuf_1_0_9_V_s_reg_3138;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_0_V_2_phi_fu_2910_p4 = lbuf_1_1_0_V_4_reg_20381;
    end else begin
        lbuf_1_1_0_V_2_phi_fu_2910_p4 = lbuf_1_1_0_V_2_reg_2905;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_10_V_2_phi_fu_2780_p4 = lbuf_1_1_10_V_4_reg_19331;
    end else begin
        lbuf_1_1_10_V_2_phi_fu_2780_p4 = lbuf_1_1_10_V_2_reg_2775;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_11_V_2_phi_fu_2767_p4 = lbuf_1_1_11_V_4_reg_19226;
    end else begin
        lbuf_1_1_11_V_2_phi_fu_2767_p4 = lbuf_1_1_11_V_2_reg_2762;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_12_V_2_phi_fu_2754_p4 = lbuf_1_1_12_V_4_reg_19121;
    end else begin
        lbuf_1_1_12_V_2_phi_fu_2754_p4 = lbuf_1_1_12_V_2_reg_2749;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_13_V_2_phi_fu_2741_p4 = lbuf_1_1_13_V_4_reg_19016;
    end else begin
        lbuf_1_1_13_V_2_phi_fu_2741_p4 = lbuf_1_1_13_V_2_reg_2736;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_14_V_2_phi_fu_2728_p4 = lbuf_1_1_14_V_4_reg_18911;
    end else begin
        lbuf_1_1_14_V_2_phi_fu_2728_p4 = lbuf_1_1_14_V_2_reg_2723;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_15_V_2_phi_fu_2715_p4 = lbuf_1_1_15_V_4_reg_18806;
    end else begin
        lbuf_1_1_15_V_2_phi_fu_2715_p4 = lbuf_1_1_15_V_2_reg_2710;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_16_V_2_phi_fu_2702_p4 = lbuf_1_1_16_V_4_reg_18701;
    end else begin
        lbuf_1_1_16_V_2_phi_fu_2702_p4 = lbuf_1_1_16_V_2_reg_2697;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_17_V_2_phi_fu_2689_p4 = lbuf_1_1_17_V_4_reg_18596;
    end else begin
        lbuf_1_1_17_V_2_phi_fu_2689_p4 = lbuf_1_1_17_V_2_reg_2684;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_18_V_2_phi_fu_2676_p4 = lbuf_1_1_18_V_4_reg_18491;
    end else begin
        lbuf_1_1_18_V_2_phi_fu_2676_p4 = lbuf_1_1_18_V_2_reg_2671;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_19_V_2_phi_fu_2663_p4 = lbuf_1_1_19_V_4_reg_18386;
    end else begin
        lbuf_1_1_19_V_2_phi_fu_2663_p4 = lbuf_1_1_19_V_2_reg_2658;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_1_V_2_phi_fu_2897_p4 = lbuf_1_1_1_V_4_reg_20276;
    end else begin
        lbuf_1_1_1_V_2_phi_fu_2897_p4 = lbuf_1_1_1_V_2_reg_2892;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_20_V_2_phi_fu_2650_p4 = lbuf_1_1_20_V_4_reg_18281;
    end else begin
        lbuf_1_1_20_V_2_phi_fu_2650_p4 = lbuf_1_1_20_V_2_reg_2645;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_21_V_2_phi_fu_2637_p4 = lbuf_1_1_21_V_4_reg_18176;
    end else begin
        lbuf_1_1_21_V_2_phi_fu_2637_p4 = lbuf_1_1_21_V_2_reg_2632;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_22_V_2_phi_fu_2624_p4 = lbuf_1_1_22_V_4_reg_18071;
    end else begin
        lbuf_1_1_22_V_2_phi_fu_2624_p4 = lbuf_1_1_22_V_2_reg_2619;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_23_V_2_phi_fu_2611_p4 = lbuf_1_1_23_V_4_reg_17966;
    end else begin
        lbuf_1_1_23_V_2_phi_fu_2611_p4 = lbuf_1_1_23_V_2_reg_2606;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_24_V_2_phi_fu_2598_p4 = lbuf_1_1_24_V_4_reg_17861;
    end else begin
        lbuf_1_1_24_V_2_phi_fu_2598_p4 = lbuf_1_1_24_V_2_reg_2593;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_25_V_2_phi_fu_2585_p4 = lbuf_1_1_25_V_4_reg_17756;
    end else begin
        lbuf_1_1_25_V_2_phi_fu_2585_p4 = lbuf_1_1_25_V_2_reg_2580;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_26_V_2_phi_fu_2572_p4 = lbuf_1_1_26_V_4_reg_17651;
    end else begin
        lbuf_1_1_26_V_2_phi_fu_2572_p4 = lbuf_1_1_26_V_2_reg_2567;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_27_V_2_phi_fu_2559_p4 = lbuf_1_1_27_V_4_reg_17546;
    end else begin
        lbuf_1_1_27_V_2_phi_fu_2559_p4 = lbuf_1_1_27_V_2_reg_2554;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_28_V_2_phi_fu_2546_p4 = lbuf_1_1_28_V_4_reg_17441;
    end else begin
        lbuf_1_1_28_V_2_phi_fu_2546_p4 = lbuf_1_1_28_V_2_reg_2541;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_29_V_2_phi_fu_2533_p4 = lbuf_1_1_29_V_4_reg_17336;
    end else begin
        lbuf_1_1_29_V_2_phi_fu_2533_p4 = lbuf_1_1_29_V_2_reg_2528;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_2_V_2_phi_fu_2884_p4 = lbuf_1_1_2_V_4_reg_20171;
    end else begin
        lbuf_1_1_2_V_2_phi_fu_2884_p4 = lbuf_1_1_2_V_2_reg_2879;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_30_V_2_phi_fu_2520_p4 = lbuf_1_1_30_V_4_reg_17231;
    end else begin
        lbuf_1_1_30_V_2_phi_fu_2520_p4 = lbuf_1_1_30_V_2_reg_2515;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_31_V_2_phi_fu_2507_p4 = lbuf_1_1_31_V_4_reg_17126;
    end else begin
        lbuf_1_1_31_V_2_phi_fu_2507_p4 = lbuf_1_1_31_V_2_reg_2502;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_3_V_2_phi_fu_2871_p4 = lbuf_1_1_3_V_4_reg_20066;
    end else begin
        lbuf_1_1_3_V_2_phi_fu_2871_p4 = lbuf_1_1_3_V_2_reg_2866;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_4_V_2_phi_fu_2858_p4 = lbuf_1_1_4_V_4_reg_19961;
    end else begin
        lbuf_1_1_4_V_2_phi_fu_2858_p4 = lbuf_1_1_4_V_2_reg_2853;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_5_V_2_phi_fu_2845_p4 = lbuf_1_1_5_V_4_reg_19856;
    end else begin
        lbuf_1_1_5_V_2_phi_fu_2845_p4 = lbuf_1_1_5_V_2_reg_2840;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_6_V_2_phi_fu_2832_p4 = lbuf_1_1_6_V_4_reg_19751;
    end else begin
        lbuf_1_1_6_V_2_phi_fu_2832_p4 = lbuf_1_1_6_V_2_reg_2827;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_7_V_2_phi_fu_2819_p4 = lbuf_1_1_7_V_4_reg_19646;
    end else begin
        lbuf_1_1_7_V_2_phi_fu_2819_p4 = lbuf_1_1_7_V_2_reg_2814;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_8_V_2_phi_fu_2806_p4 = lbuf_1_1_8_V_4_reg_19541;
    end else begin
        lbuf_1_1_8_V_2_phi_fu_2806_p4 = lbuf_1_1_8_V_2_reg_2801;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_1_1_9_V_2_phi_fu_2793_p4 = lbuf_1_1_9_V_4_reg_19436;
    end else begin
        lbuf_1_1_9_V_2_phi_fu_2793_p4 = lbuf_1_1_9_V_2_reg_2788;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0))) begin
        lbuf_2_0_0_V_2_phi_fu_26981_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)))) begin
        lbuf_2_0_0_V_2_phi_fu_26981_p64 = lbuf_2_0_0_V_s_phi_fu_2495_p4;
    end else begin
        lbuf_2_0_0_V_2_phi_fu_26981_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_2_reg_26978;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_0_V_s_phi_fu_2495_p4 = lbuf_2_0_0_V_3_reg_33724;
    end else begin
        lbuf_2_0_0_V_s_phi_fu_2495_p4 = lbuf_2_0_0_V_s_reg_2492;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A))) begin
        lbuf_2_0_10_V_2_phi_fu_25981_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_10_V_2_phi_fu_25981_p64 = lbuf_2_0_10_V_s_phi_fu_2395_p4;
    end else begin
        lbuf_2_0_10_V_2_phi_fu_25981_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_2_reg_25978;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_10_V_s_phi_fu_2395_p4 = lbuf_2_0_10_V_3_reg_32664;
    end else begin
        lbuf_2_0_10_V_s_phi_fu_2395_p4 = lbuf_2_0_10_V_s_reg_2392;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B))) begin
        lbuf_2_0_11_V_2_phi_fu_25881_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_11_V_2_phi_fu_25881_p64 = lbuf_2_0_11_V_s_phi_fu_2385_p4;
    end else begin
        lbuf_2_0_11_V_2_phi_fu_25881_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_2_reg_25878;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_11_V_s_phi_fu_2385_p4 = lbuf_2_0_11_V_3_reg_32558;
    end else begin
        lbuf_2_0_11_V_s_phi_fu_2385_p4 = lbuf_2_0_11_V_s_reg_2382;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C))) begin
        lbuf_2_0_12_V_2_phi_fu_25781_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_12_V_2_phi_fu_25781_p64 = lbuf_2_0_12_V_s_phi_fu_2375_p4;
    end else begin
        lbuf_2_0_12_V_2_phi_fu_25781_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_2_reg_25778;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_12_V_s_phi_fu_2375_p4 = lbuf_2_0_12_V_3_reg_32452;
    end else begin
        lbuf_2_0_12_V_s_phi_fu_2375_p4 = lbuf_2_0_12_V_s_reg_2372;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D))) begin
        lbuf_2_0_13_V_2_phi_fu_25681_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_13_V_2_phi_fu_25681_p64 = lbuf_2_0_13_V_s_phi_fu_2365_p4;
    end else begin
        lbuf_2_0_13_V_2_phi_fu_25681_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_2_reg_25678;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_13_V_s_phi_fu_2365_p4 = lbuf_2_0_13_V_3_reg_32346;
    end else begin
        lbuf_2_0_13_V_s_phi_fu_2365_p4 = lbuf_2_0_13_V_s_reg_2362;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E))) begin
        lbuf_2_0_14_V_2_phi_fu_25581_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_14_V_2_phi_fu_25581_p64 = lbuf_2_0_14_V_s_phi_fu_2355_p4;
    end else begin
        lbuf_2_0_14_V_2_phi_fu_25581_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_2_reg_25578;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_14_V_s_phi_fu_2355_p4 = lbuf_2_0_14_V_3_reg_32240;
    end else begin
        lbuf_2_0_14_V_s_phi_fu_2355_p4 = lbuf_2_0_14_V_s_reg_2352;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F))) begin
        lbuf_2_0_15_V_2_phi_fu_25481_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_15_V_2_phi_fu_25481_p64 = lbuf_2_0_15_V_s_phi_fu_2345_p4;
    end else begin
        lbuf_2_0_15_V_2_phi_fu_25481_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_2_reg_25478;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_15_V_s_phi_fu_2345_p4 = lbuf_2_0_15_V_3_reg_32134;
    end else begin
        lbuf_2_0_15_V_s_phi_fu_2345_p4 = lbuf_2_0_15_V_s_reg_2342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10))) begin
        lbuf_2_0_16_V_2_phi_fu_25381_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_16_V_2_phi_fu_25381_p64 = lbuf_2_0_16_V_s_phi_fu_2335_p4;
    end else begin
        lbuf_2_0_16_V_2_phi_fu_25381_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_2_reg_25378;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_16_V_s_phi_fu_2335_p4 = lbuf_2_0_16_V_3_reg_32028;
    end else begin
        lbuf_2_0_16_V_s_phi_fu_2335_p4 = lbuf_2_0_16_V_s_reg_2332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11))) begin
        lbuf_2_0_17_V_2_phi_fu_25281_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_17_V_2_phi_fu_25281_p64 = lbuf_2_0_17_V_s_phi_fu_2325_p4;
    end else begin
        lbuf_2_0_17_V_2_phi_fu_25281_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_2_reg_25278;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_17_V_s_phi_fu_2325_p4 = lbuf_2_0_17_V_3_reg_31922;
    end else begin
        lbuf_2_0_17_V_s_phi_fu_2325_p4 = lbuf_2_0_17_V_s_reg_2322;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12))) begin
        lbuf_2_0_18_V_2_phi_fu_25181_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_18_V_2_phi_fu_25181_p64 = lbuf_2_0_18_V_s_phi_fu_2315_p4;
    end else begin
        lbuf_2_0_18_V_2_phi_fu_25181_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_2_reg_25178;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_18_V_s_phi_fu_2315_p4 = lbuf_2_0_18_V_3_reg_31816;
    end else begin
        lbuf_2_0_18_V_s_phi_fu_2315_p4 = lbuf_2_0_18_V_s_reg_2312;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13))) begin
        lbuf_2_0_19_V_2_phi_fu_25081_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_19_V_2_phi_fu_25081_p64 = lbuf_2_0_19_V_s_phi_fu_2305_p4;
    end else begin
        lbuf_2_0_19_V_2_phi_fu_25081_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_2_reg_25078;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_19_V_s_phi_fu_2305_p4 = lbuf_2_0_19_V_3_reg_31710;
    end else begin
        lbuf_2_0_19_V_s_phi_fu_2305_p4 = lbuf_2_0_19_V_s_reg_2302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1))) begin
        lbuf_2_0_1_V_2_phi_fu_26881_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_1_V_2_phi_fu_26881_p64 = lbuf_2_0_1_V_s_phi_fu_2485_p4;
    end else begin
        lbuf_2_0_1_V_2_phi_fu_26881_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_2_reg_26878;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_1_V_s_phi_fu_2485_p4 = lbuf_2_0_1_V_3_reg_33618;
    end else begin
        lbuf_2_0_1_V_s_phi_fu_2485_p4 = lbuf_2_0_1_V_s_reg_2482;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14))) begin
        lbuf_2_0_20_V_2_phi_fu_24981_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_20_V_2_phi_fu_24981_p64 = lbuf_2_0_20_V_s_phi_fu_2295_p4;
    end else begin
        lbuf_2_0_20_V_2_phi_fu_24981_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_2_reg_24978;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_20_V_s_phi_fu_2295_p4 = lbuf_2_0_20_V_3_reg_31604;
    end else begin
        lbuf_2_0_20_V_s_phi_fu_2295_p4 = lbuf_2_0_20_V_s_reg_2292;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15))) begin
        lbuf_2_0_21_V_2_phi_fu_24881_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_21_V_2_phi_fu_24881_p64 = lbuf_2_0_21_V_s_phi_fu_2285_p4;
    end else begin
        lbuf_2_0_21_V_2_phi_fu_24881_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_2_reg_24878;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_21_V_s_phi_fu_2285_p4 = lbuf_2_0_21_V_3_reg_31498;
    end else begin
        lbuf_2_0_21_V_s_phi_fu_2285_p4 = lbuf_2_0_21_V_s_reg_2282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16))) begin
        lbuf_2_0_22_V_2_phi_fu_24781_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_22_V_2_phi_fu_24781_p64 = lbuf_2_0_22_V_s_phi_fu_2275_p4;
    end else begin
        lbuf_2_0_22_V_2_phi_fu_24781_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_2_reg_24778;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_22_V_s_phi_fu_2275_p4 = lbuf_2_0_22_V_3_reg_31392;
    end else begin
        lbuf_2_0_22_V_s_phi_fu_2275_p4 = lbuf_2_0_22_V_s_reg_2272;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17))) begin
        lbuf_2_0_23_V_2_phi_fu_24681_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_23_V_2_phi_fu_24681_p64 = lbuf_2_0_23_V_s_phi_fu_2265_p4;
    end else begin
        lbuf_2_0_23_V_2_phi_fu_24681_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_2_reg_24678;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_23_V_s_phi_fu_2265_p4 = lbuf_2_0_23_V_3_reg_31286;
    end else begin
        lbuf_2_0_23_V_s_phi_fu_2265_p4 = lbuf_2_0_23_V_s_reg_2262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18))) begin
        lbuf_2_0_24_V_2_phi_fu_24581_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_24_V_2_phi_fu_24581_p64 = lbuf_2_0_24_V_s_phi_fu_2255_p4;
    end else begin
        lbuf_2_0_24_V_2_phi_fu_24581_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_2_reg_24578;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_24_V_s_phi_fu_2255_p4 = lbuf_2_0_24_V_3_reg_31180;
    end else begin
        lbuf_2_0_24_V_s_phi_fu_2255_p4 = lbuf_2_0_24_V_s_reg_2252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19))) begin
        lbuf_2_0_25_V_2_phi_fu_24481_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_25_V_2_phi_fu_24481_p64 = lbuf_2_0_25_V_s_phi_fu_2245_p4;
    end else begin
        lbuf_2_0_25_V_2_phi_fu_24481_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_2_reg_24478;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_25_V_s_phi_fu_2245_p4 = lbuf_2_0_25_V_3_reg_31074;
    end else begin
        lbuf_2_0_25_V_s_phi_fu_2245_p4 = lbuf_2_0_25_V_s_reg_2242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A))) begin
        lbuf_2_0_26_V_2_phi_fu_24381_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_26_V_2_phi_fu_24381_p64 = lbuf_2_0_26_V_s_phi_fu_2235_p4;
    end else begin
        lbuf_2_0_26_V_2_phi_fu_24381_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_2_reg_24378;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_26_V_s_phi_fu_2235_p4 = lbuf_2_0_26_V_3_reg_30968;
    end else begin
        lbuf_2_0_26_V_s_phi_fu_2235_p4 = lbuf_2_0_26_V_s_reg_2232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B))) begin
        lbuf_2_0_27_V_2_phi_fu_24281_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_27_V_2_phi_fu_24281_p64 = lbuf_2_0_27_V_s_phi_fu_2225_p4;
    end else begin
        lbuf_2_0_27_V_2_phi_fu_24281_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_2_reg_24278;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_27_V_s_phi_fu_2225_p4 = lbuf_2_0_27_V_3_reg_30862;
    end else begin
        lbuf_2_0_27_V_s_phi_fu_2225_p4 = lbuf_2_0_27_V_s_reg_2222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C))) begin
        lbuf_2_0_28_V_2_phi_fu_24181_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_28_V_2_phi_fu_24181_p64 = lbuf_2_0_28_V_s_phi_fu_2215_p4;
    end else begin
        lbuf_2_0_28_V_2_phi_fu_24181_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_2_reg_24178;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_28_V_s_phi_fu_2215_p4 = lbuf_2_0_28_V_3_reg_30756;
    end else begin
        lbuf_2_0_28_V_s_phi_fu_2215_p4 = lbuf_2_0_28_V_s_reg_2212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D))) begin
        lbuf_2_0_29_V_2_phi_fu_24081_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_29_V_2_phi_fu_24081_p64 = lbuf_2_0_29_V_s_phi_fu_2205_p4;
    end else begin
        lbuf_2_0_29_V_2_phi_fu_24081_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_2_reg_24078;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_29_V_s_phi_fu_2205_p4 = lbuf_2_0_29_V_3_reg_30650;
    end else begin
        lbuf_2_0_29_V_s_phi_fu_2205_p4 = lbuf_2_0_29_V_s_reg_2202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2))) begin
        lbuf_2_0_2_V_2_phi_fu_26781_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_2_V_2_phi_fu_26781_p64 = lbuf_2_0_2_V_s_phi_fu_2475_p4;
    end else begin
        lbuf_2_0_2_V_2_phi_fu_26781_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_2_reg_26778;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_2_V_s_phi_fu_2475_p4 = lbuf_2_0_2_V_3_reg_33512;
    end else begin
        lbuf_2_0_2_V_s_phi_fu_2475_p4 = lbuf_2_0_2_V_s_reg_2472;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E))) begin
        lbuf_2_0_30_V_2_phi_fu_23981_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_30_V_2_phi_fu_23981_p64 = lbuf_2_0_30_V_s_phi_fu_2195_p4;
    end else begin
        lbuf_2_0_30_V_2_phi_fu_23981_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_2_reg_23978;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_30_V_s_phi_fu_2195_p4 = lbuf_2_0_30_V_3_reg_30544;
    end else begin
        lbuf_2_0_30_V_s_phi_fu_2195_p4 = lbuf_2_0_30_V_s_reg_2192;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_31_V_2_phi_fu_23881_p64 = lbuf_2_0_31_V_s_phi_fu_2185_p4;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F))) begin
        lbuf_2_0_31_V_2_phi_fu_23881_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else begin
        lbuf_2_0_31_V_2_phi_fu_23881_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_2_reg_23878;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_31_V_s_phi_fu_2185_p4 = lbuf_2_0_31_V_3_reg_30438;
    end else begin
        lbuf_2_0_31_V_s_phi_fu_2185_p4 = lbuf_2_0_31_V_s_reg_2182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3))) begin
        lbuf_2_0_3_V_2_phi_fu_26681_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_3_V_2_phi_fu_26681_p64 = lbuf_2_0_3_V_s_phi_fu_2465_p4;
    end else begin
        lbuf_2_0_3_V_2_phi_fu_26681_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_2_reg_26678;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_3_V_s_phi_fu_2465_p4 = lbuf_2_0_3_V_3_reg_33406;
    end else begin
        lbuf_2_0_3_V_s_phi_fu_2465_p4 = lbuf_2_0_3_V_s_reg_2462;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4))) begin
        lbuf_2_0_4_V_2_phi_fu_26581_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_4_V_2_phi_fu_26581_p64 = lbuf_2_0_4_V_s_phi_fu_2455_p4;
    end else begin
        lbuf_2_0_4_V_2_phi_fu_26581_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_2_reg_26578;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_4_V_s_phi_fu_2455_p4 = lbuf_2_0_4_V_3_reg_33300;
    end else begin
        lbuf_2_0_4_V_s_phi_fu_2455_p4 = lbuf_2_0_4_V_s_reg_2452;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5))) begin
        lbuf_2_0_5_V_2_phi_fu_26481_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_5_V_2_phi_fu_26481_p64 = lbuf_2_0_5_V_s_phi_fu_2445_p4;
    end else begin
        lbuf_2_0_5_V_2_phi_fu_26481_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_2_reg_26478;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_5_V_s_phi_fu_2445_p4 = lbuf_2_0_5_V_3_reg_33194;
    end else begin
        lbuf_2_0_5_V_s_phi_fu_2445_p4 = lbuf_2_0_5_V_s_reg_2442;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6))) begin
        lbuf_2_0_6_V_2_phi_fu_26381_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_6_V_2_phi_fu_26381_p64 = lbuf_2_0_6_V_s_phi_fu_2435_p4;
    end else begin
        lbuf_2_0_6_V_2_phi_fu_26381_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_2_reg_26378;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_6_V_s_phi_fu_2435_p4 = lbuf_2_0_6_V_3_reg_33088;
    end else begin
        lbuf_2_0_6_V_s_phi_fu_2435_p4 = lbuf_2_0_6_V_s_reg_2432;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7))) begin
        lbuf_2_0_7_V_2_phi_fu_26281_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_7_V_2_phi_fu_26281_p64 = lbuf_2_0_7_V_s_phi_fu_2425_p4;
    end else begin
        lbuf_2_0_7_V_2_phi_fu_26281_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_2_reg_26278;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_7_V_s_phi_fu_2425_p4 = lbuf_2_0_7_V_3_reg_32982;
    end else begin
        lbuf_2_0_7_V_s_phi_fu_2425_p4 = lbuf_2_0_7_V_s_reg_2422;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8))) begin
        lbuf_2_0_8_V_2_phi_fu_26181_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_8_V_2_phi_fu_26181_p64 = lbuf_2_0_8_V_s_phi_fu_2415_p4;
    end else begin
        lbuf_2_0_8_V_2_phi_fu_26181_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_2_reg_26178;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_8_V_s_phi_fu_2415_p4 = lbuf_2_0_8_V_3_reg_32876;
    end else begin
        lbuf_2_0_8_V_s_phi_fu_2415_p4 = lbuf_2_0_8_V_s_reg_2412;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_9))) begin
        lbuf_2_0_9_V_2_phi_fu_26081_p64 = lbuf_2_0_0_V_4_fu_35211_p34;
    end else if ((((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_19)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_18)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_17)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_16)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_15)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_14)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_13)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_12)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_11)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_10)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_F)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == tmp_43_fu_34542_p2) & (ap_pipeline_reg_pp0_iter2_tmp_65_reg_36923 == ap_const_lv5_0)))) begin
        lbuf_2_0_9_V_2_phi_fu_26081_p64 = lbuf_2_0_9_V_s_phi_fu_2405_p4;
    end else begin
        lbuf_2_0_9_V_2_phi_fu_26081_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_2_reg_26078;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_0_9_V_s_phi_fu_2405_p4 = lbuf_2_0_9_V_3_reg_32770;
    end else begin
        lbuf_2_0_9_V_s_phi_fu_2405_p4 = lbuf_2_0_9_V_s_reg_2402;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_0_V_2_phi_fu_2174_p4 = lbuf_2_1_0_V_4_reg_30333;
    end else begin
        lbuf_2_1_0_V_2_phi_fu_2174_p4 = lbuf_2_1_0_V_2_reg_2169;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_10_V_2_phi_fu_2044_p4 = lbuf_2_1_10_V_4_reg_29283;
    end else begin
        lbuf_2_1_10_V_2_phi_fu_2044_p4 = lbuf_2_1_10_V_2_reg_2039;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_11_V_2_phi_fu_2031_p4 = lbuf_2_1_11_V_4_reg_29178;
    end else begin
        lbuf_2_1_11_V_2_phi_fu_2031_p4 = lbuf_2_1_11_V_2_reg_2026;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_12_V_2_phi_fu_2018_p4 = lbuf_2_1_12_V_4_reg_29073;
    end else begin
        lbuf_2_1_12_V_2_phi_fu_2018_p4 = lbuf_2_1_12_V_2_reg_2013;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_13_V_2_phi_fu_2005_p4 = lbuf_2_1_13_V_4_reg_28968;
    end else begin
        lbuf_2_1_13_V_2_phi_fu_2005_p4 = lbuf_2_1_13_V_2_reg_2000;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_14_V_2_phi_fu_1992_p4 = lbuf_2_1_14_V_4_reg_28863;
    end else begin
        lbuf_2_1_14_V_2_phi_fu_1992_p4 = lbuf_2_1_14_V_2_reg_1987;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_15_V_2_phi_fu_1979_p4 = lbuf_2_1_15_V_4_reg_28758;
    end else begin
        lbuf_2_1_15_V_2_phi_fu_1979_p4 = lbuf_2_1_15_V_2_reg_1974;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_16_V_2_phi_fu_1966_p4 = lbuf_2_1_16_V_4_reg_28653;
    end else begin
        lbuf_2_1_16_V_2_phi_fu_1966_p4 = lbuf_2_1_16_V_2_reg_1961;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_17_V_2_phi_fu_1953_p4 = lbuf_2_1_17_V_4_reg_28548;
    end else begin
        lbuf_2_1_17_V_2_phi_fu_1953_p4 = lbuf_2_1_17_V_2_reg_1948;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_18_V_2_phi_fu_1940_p4 = lbuf_2_1_18_V_4_reg_28443;
    end else begin
        lbuf_2_1_18_V_2_phi_fu_1940_p4 = lbuf_2_1_18_V_2_reg_1935;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_19_V_2_phi_fu_1927_p4 = lbuf_2_1_19_V_4_reg_28338;
    end else begin
        lbuf_2_1_19_V_2_phi_fu_1927_p4 = lbuf_2_1_19_V_2_reg_1922;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_1_V_2_phi_fu_2161_p4 = lbuf_2_1_1_V_4_reg_30228;
    end else begin
        lbuf_2_1_1_V_2_phi_fu_2161_p4 = lbuf_2_1_1_V_2_reg_2156;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_20_V_2_phi_fu_1914_p4 = lbuf_2_1_20_V_4_reg_28233;
    end else begin
        lbuf_2_1_20_V_2_phi_fu_1914_p4 = lbuf_2_1_20_V_2_reg_1909;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_21_V_2_phi_fu_1901_p4 = lbuf_2_1_21_V_4_reg_28128;
    end else begin
        lbuf_2_1_21_V_2_phi_fu_1901_p4 = lbuf_2_1_21_V_2_reg_1896;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_22_V_2_phi_fu_1888_p4 = lbuf_2_1_22_V_4_reg_28023;
    end else begin
        lbuf_2_1_22_V_2_phi_fu_1888_p4 = lbuf_2_1_22_V_2_reg_1883;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_23_V_2_phi_fu_1875_p4 = lbuf_2_1_23_V_4_reg_27918;
    end else begin
        lbuf_2_1_23_V_2_phi_fu_1875_p4 = lbuf_2_1_23_V_2_reg_1870;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_24_V_2_phi_fu_1862_p4 = lbuf_2_1_24_V_4_reg_27813;
    end else begin
        lbuf_2_1_24_V_2_phi_fu_1862_p4 = lbuf_2_1_24_V_2_reg_1857;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_25_V_2_phi_fu_1849_p4 = lbuf_2_1_25_V_4_reg_27708;
    end else begin
        lbuf_2_1_25_V_2_phi_fu_1849_p4 = lbuf_2_1_25_V_2_reg_1844;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_26_V_2_phi_fu_1836_p4 = lbuf_2_1_26_V_4_reg_27603;
    end else begin
        lbuf_2_1_26_V_2_phi_fu_1836_p4 = lbuf_2_1_26_V_2_reg_1831;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_27_V_2_phi_fu_1823_p4 = lbuf_2_1_27_V_4_reg_27498;
    end else begin
        lbuf_2_1_27_V_2_phi_fu_1823_p4 = lbuf_2_1_27_V_2_reg_1818;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_28_V_2_phi_fu_1810_p4 = lbuf_2_1_28_V_4_reg_27393;
    end else begin
        lbuf_2_1_28_V_2_phi_fu_1810_p4 = lbuf_2_1_28_V_2_reg_1805;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_29_V_2_phi_fu_1797_p4 = lbuf_2_1_29_V_4_reg_27288;
    end else begin
        lbuf_2_1_29_V_2_phi_fu_1797_p4 = lbuf_2_1_29_V_2_reg_1792;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_2_V_2_phi_fu_2148_p4 = lbuf_2_1_2_V_4_reg_30123;
    end else begin
        lbuf_2_1_2_V_2_phi_fu_2148_p4 = lbuf_2_1_2_V_2_reg_2143;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_30_V_2_phi_fu_1784_p4 = lbuf_2_1_30_V_4_reg_27183;
    end else begin
        lbuf_2_1_30_V_2_phi_fu_1784_p4 = lbuf_2_1_30_V_2_reg_1779;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_31_V_2_phi_fu_1771_p4 = lbuf_2_1_31_V_4_reg_27078;
    end else begin
        lbuf_2_1_31_V_2_phi_fu_1771_p4 = lbuf_2_1_31_V_2_reg_1766;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_3_V_2_phi_fu_2135_p4 = lbuf_2_1_3_V_4_reg_30018;
    end else begin
        lbuf_2_1_3_V_2_phi_fu_2135_p4 = lbuf_2_1_3_V_2_reg_2130;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_4_V_2_phi_fu_2122_p4 = lbuf_2_1_4_V_4_reg_29913;
    end else begin
        lbuf_2_1_4_V_2_phi_fu_2122_p4 = lbuf_2_1_4_V_2_reg_2117;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_5_V_2_phi_fu_2109_p4 = lbuf_2_1_5_V_4_reg_29808;
    end else begin
        lbuf_2_1_5_V_2_phi_fu_2109_p4 = lbuf_2_1_5_V_2_reg_2104;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_6_V_2_phi_fu_2096_p4 = lbuf_2_1_6_V_4_reg_29703;
    end else begin
        lbuf_2_1_6_V_2_phi_fu_2096_p4 = lbuf_2_1_6_V_2_reg_2091;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_7_V_2_phi_fu_2083_p4 = lbuf_2_1_7_V_4_reg_29598;
    end else begin
        lbuf_2_1_7_V_2_phi_fu_2083_p4 = lbuf_2_1_7_V_2_reg_2078;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_8_V_2_phi_fu_2070_p4 = lbuf_2_1_8_V_4_reg_29493;
    end else begin
        lbuf_2_1_8_V_2_phi_fu_2070_p4 = lbuf_2_1_8_V_2_reg_2065;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_36874))) begin
        lbuf_2_1_9_V_2_phi_fu_2057_p4 = lbuf_2_1_9_V_4_reg_29388;
    end else begin
        lbuf_2_1_9_V_2_phi_fu_2057_p4 = lbuf_2_1_9_V_2_reg_2052;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_reg_36874) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_1_phi_fu_1748_p4 = tmp_45_mid2_v_v_reg_36890;
    end else begin
        p_1_phi_fu_1748_p4 = p_1_reg_1744;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_0_V_ce0 = 1'b1;
    end else begin
        wt_mem_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_1_V_ce0 = 1'b1;
    end else begin
        wt_mem_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((tmp_s_fu_33911_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter6) & ~(1'b1 == ap_enable_reg_pp0_iter5)) & ~(~(1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b1 == ap_enable_reg_pp0_iter4)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~(1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b1 == ap_enable_reg_pp0_iter4))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((1'b0 == tmp_44_fu_36479_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addr_V_fu_34357_p2 = (tmp_45_mid2_fu_34203_p3 + tmp_61_cast_fu_34353_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_2_reg_7074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_3_reg_13820 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_2_reg_6074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_3_reg_12760 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_2_reg_5974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_3_reg_12654 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_2_reg_5874 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_3_reg_12548 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_2_reg_5774 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_3_reg_12442 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_2_reg_5674 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_3_reg_12336 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_2_reg_5574 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_3_reg_12230 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_2_reg_5474 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_3_reg_12124 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_2_reg_5374 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_3_reg_12018 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_2_reg_5274 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_3_reg_11912 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_2_reg_5174 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_3_reg_11806 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_2_reg_6974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_3_reg_13714 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_2_reg_5074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_3_reg_11700 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_2_reg_4974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_3_reg_11594 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_2_reg_4874 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_3_reg_11488 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_2_reg_4774 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_3_reg_11382 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_2_reg_4674 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_3_reg_11276 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_2_reg_4574 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_3_reg_11170 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_2_reg_4474 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_3_reg_11064 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_2_reg_4374 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_3_reg_10958 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_2_reg_4274 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_3_reg_10852 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_2_reg_4174 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_3_reg_10746 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_2_reg_6874 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_3_reg_13608 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_2_reg_4074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_3_reg_10640 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_2_reg_3974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_3_reg_10534 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_2_reg_6774 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_3_reg_13502 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_2_reg_6674 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_3_reg_13396 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_2_reg_6574 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_3_reg_13290 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_2_reg_6474 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_3_reg_13184 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_2_reg_6374 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_3_reg_13078 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_2_reg_6274 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_3_reg_12972 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_2_reg_6174 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_3_reg_12866 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_0_V_4_reg_10429 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_10_V_4_reg_9379 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_11_V_4_reg_9274 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_12_V_4_reg_9169 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_13_V_4_reg_9064 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_14_V_4_reg_8959 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_15_V_4_reg_8854 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_16_V_4_reg_8749 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_17_V_4_reg_8644 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_18_V_4_reg_8539 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_19_V_4_reg_8434 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_1_V_4_reg_10324 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_20_V_4_reg_8329 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_21_V_4_reg_8224 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_22_V_4_reg_8119 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_23_V_4_reg_8014 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_24_V_4_reg_7909 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_25_V_4_reg_7804 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_26_V_4_reg_7699 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_27_V_4_reg_7594 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_28_V_4_reg_7489 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_29_V_4_reg_7384 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_2_V_4_reg_10219 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_30_V_4_reg_7279 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_31_V_4_reg_7174 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_3_V_4_reg_10114 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_4_V_4_reg_10009 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_5_V_4_reg_9904 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_6_V_4_reg_9799 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_7_V_4_reg_9694 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_8_V_4_reg_9589 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_9_V_4_reg_9484 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_2_reg_17026 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_3_reg_23772 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_2_reg_16026 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_3_reg_22712 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_2_reg_15926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_3_reg_22606 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_2_reg_15826 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_3_reg_22500 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_2_reg_15726 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_3_reg_22394 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_2_reg_15626 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_3_reg_22288 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_2_reg_15526 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_3_reg_22182 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_2_reg_15426 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_3_reg_22076 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_2_reg_15326 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_3_reg_21970 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_2_reg_15226 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_3_reg_21864 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_2_reg_15126 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_3_reg_21758 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_2_reg_16926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_3_reg_23666 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_2_reg_15026 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_3_reg_21652 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_2_reg_14926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_3_reg_21546 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_2_reg_14826 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_3_reg_21440 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_2_reg_14726 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_3_reg_21334 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_2_reg_14626 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_3_reg_21228 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_2_reg_14526 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_3_reg_21122 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_2_reg_14426 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_3_reg_21016 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_2_reg_14326 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_3_reg_20910 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_2_reg_14226 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_3_reg_20804 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_2_reg_14126 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_3_reg_20698 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_2_reg_16826 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_3_reg_23560 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_2_reg_14026 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_3_reg_20592 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_2_reg_13926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_3_reg_20486 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_2_reg_16726 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_3_reg_23454 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_2_reg_16626 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_3_reg_23348 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_2_reg_16526 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_3_reg_23242 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_2_reg_16426 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_3_reg_23136 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_2_reg_16326 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_3_reg_23030 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_2_reg_16226 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_3_reg_22924 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_2_reg_16126 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_3_reg_22818 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_0_V_4_reg_20381 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_10_V_4_reg_19331 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_11_V_4_reg_19226 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_12_V_4_reg_19121 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_13_V_4_reg_19016 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_14_V_4_reg_18911 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_15_V_4_reg_18806 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_16_V_4_reg_18701 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_17_V_4_reg_18596 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_18_V_4_reg_18491 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_19_V_4_reg_18386 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_1_V_4_reg_20276 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_20_V_4_reg_18281 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_21_V_4_reg_18176 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_22_V_4_reg_18071 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_23_V_4_reg_17966 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_24_V_4_reg_17861 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_25_V_4_reg_17756 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_26_V_4_reg_17651 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_27_V_4_reg_17546 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_28_V_4_reg_17441 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_29_V_4_reg_17336 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_2_V_4_reg_20171 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_30_V_4_reg_17231 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_31_V_4_reg_17126 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_3_V_4_reg_20066 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_4_V_4_reg_19961 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_5_V_4_reg_19856 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_6_V_4_reg_19751 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_7_V_4_reg_19646 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_8_V_4_reg_19541 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_9_V_4_reg_19436 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_2_reg_26978 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_3_reg_33724 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_2_reg_25978 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_3_reg_32664 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_2_reg_25878 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_3_reg_32558 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_2_reg_25778 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_3_reg_32452 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_2_reg_25678 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_3_reg_32346 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_2_reg_25578 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_3_reg_32240 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_2_reg_25478 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_3_reg_32134 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_2_reg_25378 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_3_reg_32028 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_2_reg_25278 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_3_reg_31922 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_2_reg_25178 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_3_reg_31816 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_2_reg_25078 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_3_reg_31710 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_2_reg_26878 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_3_reg_33618 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_2_reg_24978 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_3_reg_31604 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_2_reg_24878 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_3_reg_31498 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_2_reg_24778 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_3_reg_31392 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_2_reg_24678 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_3_reg_31286 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_2_reg_24578 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_3_reg_31180 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_2_reg_24478 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_3_reg_31074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_2_reg_24378 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_3_reg_30968 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_2_reg_24278 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_3_reg_30862 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_2_reg_24178 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_3_reg_30756 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_2_reg_24078 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_3_reg_30650 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_2_reg_26778 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_3_reg_33512 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_2_reg_23978 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_3_reg_30544 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_2_reg_23878 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_3_reg_30438 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_2_reg_26678 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_3_reg_33406 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_2_reg_26578 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_3_reg_33300 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_2_reg_26478 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_3_reg_33194 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_2_reg_26378 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_3_reg_33088 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_2_reg_26278 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_3_reg_32982 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_2_reg_26178 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_3_reg_32876 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_2_reg_26078 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_3_reg_32770 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_0_V_4_reg_30333 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_10_V_4_reg_29283 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_11_V_4_reg_29178 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_12_V_4_reg_29073 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_13_V_4_reg_28968 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_14_V_4_reg_28863 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_15_V_4_reg_28758 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_16_V_4_reg_28653 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_17_V_4_reg_28548 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_18_V_4_reg_28443 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_19_V_4_reg_28338 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_1_V_4_reg_30228 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_20_V_4_reg_28233 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_21_V_4_reg_28128 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_22_V_4_reg_28023 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_23_V_4_reg_27918 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_24_V_4_reg_27813 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_25_V_4_reg_27708 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_26_V_4_reg_27603 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_27_V_4_reg_27498 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_28_V_4_reg_27393 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_29_V_4_reg_27288 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_2_V_4_reg_30123 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_30_V_4_reg_27183 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_31_V_4_reg_27078 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_3_V_4_reg_30018 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_4_V_4_reg_29913 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_5_V_4_reg_29808 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_6_V_4_reg_29703 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_7_V_4_reg_29598 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_8_V_4_reg_29493 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_9_V_4_reg_29388 = 'bx;

assign bvh_d_index_fu_35536_p2 = (p_2_mid2_fu_34535_p3 + tmp168_cast_fu_35532_p1);

assign c_V_fu_34387_p2 = (p_4_mid2_fu_34181_p3 + ap_const_lv6_1);

assign d_o_idx_V_read_read_fu_442_p2 = d_o_idx_V;

assign dmem_0_0_V_d0 = tmp_7_fu_36512_p18;

assign dmem_0_1_V_d0 = tmp_7_fu_36512_p18;

assign dmem_1_0_V_d0 = tmp_7_fu_36512_p18;

assign dmem_1_1_V_d0 = tmp_7_fu_36512_p18;

assign exitcond_flatten_fu_34163_p2 = ((indvar_flatten_reg_1733 == ap_const_lv11_441) ? 1'b1 : 1'b0);

assign i_V_fu_36485_p2 = (p_3_reg_33830 + ap_const_lv5_1);

assign img_idx_V_fu_36453_p2 = (tmp_cast_reg_36797 + o_index_V);

assign index_assign_cast_fu_36315_p1 = $signed(ap_pipeline_reg_pp0_iter5_bvh_d_index_reg_37179);

assign indvar_flatten_next_fu_34169_p2 = (indvar_flatten_reg_1733 + ap_const_lv11_1);

assign kh_index_V_cast_fu_33893_p1 = kh_index_V;

assign kh_mem_V_address0 = tmp_i_fu_33961_p1;

assign lbuf_0_1_0_V_fu_34484_p1 = p_Val2_1_fu_34476_p3[19:0];

assign loc_V_4_fu_33996_p4 = {{kh_mem_V_q0[ap_const_lv32_1F : ap_const_lv32_10]}};

assign loc_V_5_fu_34011_p4 = {{kh_mem_V_q0[ap_const_lv32_2F : ap_const_lv32_20]}};

assign loc_V_6_fu_34021_p4 = {{kh_mem_V_q0[ap_const_lv32_3F : ap_const_lv32_30]}};

assign loc_V_fu_33987_p1 = kh_mem_V_q0[15:0];

assign n_V_fu_33916_p2 = (p_s_reg_1722 + ap_const_lv10_1);

assign newSel9_fu_34075_p3 = ((tmp_45_i_fu_33982_p2[0:0] === 1'b1) ? loc_V_fu_33987_p1 : loc_V_6_fu_34021_p4);

assign newSel_fu_34061_p3 = ((sel_tmp3_fu_34055_p2[0:0] === 1'b1) ? loc_V_5_fu_34011_p4 : loc_V_4_fu_33996_p4);

assign off_V_fu_33970_p2 = (tmp_52_fu_33966_p1 + tmp_3_reg_36787);

assign or_cond_48_fu_34381_p2 = (tmp_46_mid2_fu_34217_p3 | tmp_46_fu_34375_p2);

assign or_cond_fu_34069_p2 = (sel_tmp3_fu_34055_p2 | sel_tmp9_fu_34037_p2);

always @ (*) begin
    outwords_0_V_fu_36363_p4 = p_Val2_4_fu_36322_p18;
    outwords_0_V_fu_36363_p4[index_assign_cast_fu_36315_p1] = |(p_Repl2_s_fu_36359_p1);
end

assign p_2_mid2_fu_34535_p3 = {{ap_pipeline_reg_pp0_iter2_tmp_14_reg_36900}, {ap_const_lv5_0}};

assign p_2_mid2_v_v_v_v_fu_34281_p3 = ((tmp_38_fu_34175_p2[0:0] === 1'b1) ? p_1_phi_fu_1748_p4 : r_V_8_fu_34109_p2);

assign p_4_mid2_fu_34181_p3 = ((tmp_38_fu_34175_p2[0:0] === 1'b1) ? ap_const_lv6_0 : p_4_reg_1755);

assign p_Repl2_s_fu_36359_p1 = tmp_47_fu_36318_p2;

assign p_Val2_16_0_0_1_fu_35647_p2 = (ap_const_lv20_0 - win_0_0_1_V_2_reg_37082);

assign p_Val2_16_0_0_1_wi_fu_35652_p3 = ((tmp_68_fu_35640_p3[0:0] === 1'b1) ? p_Val2_16_0_0_1_fu_35647_p2 : win_0_0_1_V_2_reg_37082);

assign p_Val2_16_0_0_2_fu_35670_p2 = (ap_const_lv20_0 - win_V_0_0_2_3_reg_37133);

assign p_Val2_16_0_1_0_wi_fu_35699_p3 = ((tmp_70_fu_35686_p3[0:0] === 1'b1) ? p_Val2_16_0_1_fu_35693_p2 : win_0_1_1_V_fu_296);

assign p_Val2_16_0_1_1_fu_35718_p2 = (ap_const_lv20_0 - win_0_1_1_V_2_reg_37089);

assign p_Val2_16_0_1_1_wi_fu_35723_p3 = ((tmp_71_fu_35711_p3[0:0] === 1'b1) ? p_Val2_16_0_1_1_fu_35718_p2 : win_0_1_1_V_2_reg_37089);

assign p_Val2_16_0_1_2_fu_35741_p2 = (ap_const_lv20_0 - win_0_1_2_V_reg_37139);

assign p_Val2_16_0_1_2_wi_fu_35746_p3 = ((tmp_72_fu_35734_p3[0:0] === 1'b1) ? p_Val2_16_0_1_2_fu_35741_p2 : win_0_1_2_V_reg_37139);

assign p_Val2_16_0_1_fu_35693_p2 = (ap_const_lv20_0 - win_0_1_1_V_fu_296);

assign p_Val2_16_0_2_0_wi_fu_35331_p3 = ((tmp_73_fu_35318_p3[0:0] === 1'b1) ? p_Val2_16_0_2_fu_35325_p2 : win_0_2_1_V_fu_304);

assign p_Val2_16_0_2_1_fu_35350_p2 = (ap_const_lv20_0 - win_0_2_1_V_1_fu_308);

assign p_Val2_16_0_2_1_wi_fu_35356_p3 = ((tmp_74_fu_35343_p3[0:0] === 1'b1) ? p_Val2_16_0_2_1_fu_35350_p2 : win_0_2_1_V_1_fu_308);

assign p_Val2_16_0_2_2_fu_35371_p2 = (ap_const_lv20_0 - lbuf_0_1_0_V_reg_36965);

assign p_Val2_16_0_2_2_s_fu_35376_p3 = ((tmp_75_fu_35368_p1[0:0] === 1'b1) ? p_Val2_16_0_2_2_fu_35371_p2 : lbuf_0_1_0_V_reg_36965);

assign p_Val2_16_0_2_fu_35325_p2 = (ap_const_lv20_0 - win_0_2_1_V_fu_304);

assign p_Val2_16_1_0_0_wi_fu_35770_p3 = ((tmp_76_fu_35757_p3[0:0] === 1'b1) ? p_Val2_16_1_fu_35764_p2 : win_1_0_1_V_fu_312);

assign p_Val2_16_1_0_1_fu_35789_p2 = (ap_const_lv20_0 - win_1_0_1_V_2_reg_37096);

assign p_Val2_16_1_0_1_wi_fu_35794_p3 = ((tmp_77_fu_35782_p3[0:0] === 1'b1) ? p_Val2_16_1_0_1_fu_35789_p2 : win_1_0_1_V_2_reg_37096);

assign p_Val2_16_1_0_2_fu_35812_p2 = (ap_const_lv20_0 - win_V_1_0_2_3_reg_37145);

assign p_Val2_16_1_1_0_wi_fu_35841_p3 = ((tmp_79_fu_35828_p3[0:0] === 1'b1) ? p_Val2_16_1_1_fu_35835_p2 : win_1_1_1_V_fu_320);

assign p_Val2_16_1_1_1_fu_35860_p2 = (ap_const_lv20_0 - win_1_1_1_V_2_reg_37103);

assign p_Val2_16_1_1_1_wi_fu_35865_p3 = ((tmp_80_fu_35853_p3[0:0] === 1'b1) ? p_Val2_16_1_1_1_fu_35860_p2 : win_1_1_1_V_2_reg_37103);

assign p_Val2_16_1_1_2_fu_35883_p2 = (ap_const_lv20_0 - win_1_1_2_V_reg_37151);

assign p_Val2_16_1_1_2_wi_fu_35888_p3 = ((tmp_81_fu_35876_p3[0:0] === 1'b1) ? p_Val2_16_1_1_2_fu_35883_p2 : win_1_1_2_V_reg_37151);

assign p_Val2_16_1_1_fu_35835_p2 = (ap_const_lv20_0 - win_1_1_1_V_fu_320);

assign p_Val2_16_1_2_0_wi_fu_35912_p3 = ((tmp_82_fu_35899_p3[0:0] === 1'b1) ? p_Val2_16_1_2_fu_35906_p2 : win_1_2_1_V_fu_328);

assign p_Val2_16_1_2_1_fu_35394_p2 = (ap_const_lv20_0 - win_1_2_1_V_1_fu_332);

assign p_Val2_16_1_2_1_wi_fu_35400_p3 = ((tmp_83_fu_35387_p3[0:0] === 1'b1) ? p_Val2_16_1_2_1_fu_35394_p2 : win_1_2_1_V_1_fu_332);

assign p_Val2_16_1_2_2_fu_35419_p2 = (ap_const_lv20_0 - lbuf_1_1_0_V_reg_37004);

assign p_Val2_16_1_2_2_s_fu_35424_p3 = ((tmp_84_fu_35412_p3[0:0] === 1'b1) ? p_Val2_16_1_2_2_fu_35419_p2 : lbuf_1_1_0_V_reg_37004);

assign p_Val2_16_1_2_fu_35906_p2 = (ap_const_lv20_0 - win_1_2_1_V_fu_328);

assign p_Val2_16_1_fu_35764_p2 = (ap_const_lv20_0 - win_1_0_1_V_fu_312);

assign p_Val2_16_2_0_0_wi_fu_35448_p3 = ((tmp_85_fu_35435_p3[0:0] === 1'b1) ? p_Val2_16_2_fu_35442_p2 : win_2_0_1_V_fu_336);

assign p_Val2_16_2_0_1_fu_35467_p2 = (ap_const_lv20_0 - win_2_0_1_V_1_fu_340);

assign p_Val2_16_2_0_1_wi_fu_35473_p3 = ((tmp_86_fu_35460_p3[0:0] === 1'b1) ? p_Val2_16_2_0_1_fu_35467_p2 : win_2_0_1_V_1_fu_340);

assign p_Val2_16_2_0_2_fu_35931_p2 = (ap_const_lv20_0 - win_V_2_0_2_3_reg_37157);

assign p_Val2_16_2_1_0_wi_fu_35960_p3 = ((tmp_88_fu_35947_p3[0:0] === 1'b1) ? p_Val2_16_2_1_fu_35954_p2 : win_2_1_1_V_fu_344);

assign p_Val2_16_2_1_1_fu_35979_p2 = (ap_const_lv20_0 - win_2_1_1_V_2_reg_37115);

assign p_Val2_16_2_1_1_wi_fu_35984_p3 = ((tmp_89_fu_35972_p3[0:0] === 1'b1) ? p_Val2_16_2_1_1_fu_35979_p2 : win_2_1_1_V_2_reg_37115);

assign p_Val2_16_2_1_2_fu_36002_p2 = (ap_const_lv20_0 - win_2_1_2_V_reg_37163);

assign p_Val2_16_2_1_2_wi_fu_36007_p3 = ((tmp_90_fu_35995_p3[0:0] === 1'b1) ? p_Val2_16_2_1_2_fu_36002_p2 : win_2_1_2_V_reg_37163);

assign p_Val2_16_2_1_fu_35954_p2 = (ap_const_lv20_0 - win_2_1_1_V_fu_344);

assign p_Val2_16_2_2_0_wi_fu_36031_p3 = ((tmp_91_fu_36018_p3[0:0] === 1'b1) ? p_Val2_16_2_2_fu_36025_p2 : win_2_2_1_V_fu_352);

assign p_Val2_16_2_2_1_fu_36050_p2 = (ap_const_lv20_0 - win_2_2_1_V_2_reg_37122);

assign p_Val2_16_2_2_1_wi_fu_36055_p3 = ((tmp_92_fu_36043_p3[0:0] === 1'b1) ? p_Val2_16_2_2_1_fu_36050_p2 : win_2_2_1_V_2_reg_37122);

assign p_Val2_16_2_2_2_fu_36073_p2 = (ap_const_lv20_0 - ap_pipeline_reg_pp0_iter3_lbuf_2_1_0_V_reg_37043);

assign p_Val2_16_2_2_2_s_fu_36078_p3 = ((tmp_93_fu_36066_p3[0:0] === 1'b1) ? p_Val2_16_2_2_2_fu_36073_p2 : ap_pipeline_reg_pp0_iter3_lbuf_2_1_0_V_reg_37043);

assign p_Val2_16_2_2_fu_36025_p2 = (ap_const_lv20_0 - win_2_2_1_V_fu_352);

assign p_Val2_16_2_fu_35442_p2 = (ap_const_lv20_0 - win_2_0_1_V_fu_336);

assign p_Val2_18_0_0_2_fu_35675_p3 = ((tmp_69_fu_35663_p3[0:0] === 1'b1) ? p_Val2_16_0_0_2_fu_35670_p2 : win_V_0_0_2_3_reg_37133);

assign p_Val2_18_1_0_2_fu_35817_p3 = ((tmp_78_fu_35805_p3[0:0] === 1'b1) ? p_Val2_16_1_0_2_fu_35812_p2 : win_V_1_0_2_3_reg_37145);

assign p_Val2_18_2_0_2_fu_35936_p3 = ((tmp_87_fu_35924_p3[0:0] === 1'b1) ? p_Val2_16_2_0_2_fu_35931_p2 : win_V_2_0_2_3_reg_37157);

assign p_Val2_19_2_2_2_fu_36309_p2 = (tmp28_fu_36265_p2 + tmp41_fu_36303_p2);

assign p_Val2_1_fu_34476_p3 = ((sel_tmp12_fu_34471_p2[0:0] === 1'b1) ? dmem_1_1_V_q0 : sel_tmp11_fu_34463_p3);

assign p_Val2_3_fu_35628_p3 = ((tmp_67_fu_35615_p3[0:0] === 1'b1) ? p_Val2_s_fu_35622_p2 : win_0_0_1_V_fu_288);

assign p_Val2_s_fu_35622_p2 = (ap_const_lv20_0 - win_0_0_1_V_fu_288);

assign p_neg_fu_34123_p2 = (ap_const_lv6_1 - p_1_phi_fu_1748_p4);

assign p_neg_mid1_fu_34233_p2 = (ap_const_lv6_0 - p_1_phi_fu_1748_p4);

assign r_V_35_t_fu_36475_p2 = (tmp_51_reg_36810 ^ tmp_50_reg_36777);

assign r_V_5_fu_34189_p2 = (ap_const_lv6_1 + p_1_phi_fu_1748_p4);

assign r_V_6_fu_34403_p2 = (tmp_9_fu_34400_p1 + tmp_8_mid2_fu_34393_p3);

assign r_V_7_fu_36467_p3 = {{tmp_6_fu_36457_p4}, {ap_const_lv4_0}};

assign r_V_8_fu_34109_p2 = ($signed(p_1_phi_fu_1748_p4) + $signed(ap_const_lv6_3F));

assign r_V_9_fu_36495_p2 = (r_V_7_reg_37219 + rhs_V_cast_fu_36491_p1);

assign r_V_fu_33922_p4 = {{p_s_reg_1722[ap_const_lv32_9 : ap_const_lv32_1]}};

assign r_V_s_fu_33951_p4 = {{this_assign_2_fu_33946_p2[ap_const_lv32_A : ap_const_lv32_2]}};

assign rev_fu_34417_p2 = (ap_pipeline_reg_pp0_iter1_tmp_62_reg_36910 ^ 1'b1);

assign rhs_V_cast_fu_36491_p1 = p_3_reg_33830;

assign sel_tmp10_fu_34457_p2 = (sel_tmp7_fu_34447_p2 & sel_tmp8_fu_34452_p2);

assign sel_tmp11_fu_34463_p3 = ((sel_tmp10_fu_34457_p2[0:0] === 1'b1) ? dmem_1_0_V_q0 : sel_tmp6_fu_34439_p3);

assign sel_tmp12_fu_34471_p2 = (sel_tmp7_fu_34447_p2 & ap_pipeline_reg_pp0_iter1_tmp_63_reg_36916);

assign sel_tmp139_demorgan_fu_34043_p2 = (tmp_45_i_fu_33982_p2 | tmp_46_i_fu_33991_p2);

assign sel_tmp1_fu_33901_p2 = (d_i_idx_V ^ 1'b1);

assign sel_tmp2_fu_34049_p2 = (sel_tmp139_demorgan_fu_34043_p2 ^ 1'b1);

assign sel_tmp3_fu_34055_p2 = (tmp_47_i_fu_34006_p2 & sel_tmp2_fu_34049_p2);

assign sel_tmp4_fu_34422_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_62_reg_36910[0:0] === 1'b1) ? ap_const_lv64_0 : dmem_0_0_V_q0);

assign sel_tmp5_fu_34433_p2 = (tmp10_fu_34429_p2 & rev_fu_34417_p2);

assign sel_tmp6_fu_34439_p3 = ((sel_tmp5_fu_34433_p2[0:0] === 1'b1) ? dmem_0_1_V_q0 : sel_tmp4_fu_34422_p3);

assign sel_tmp7_fu_34447_p2 = (d_i_idx_V & rev_fu_34417_p2);

assign sel_tmp8_fu_34452_p2 = (ap_pipeline_reg_pp0_iter1_tmp_63_reg_36916 ^ 1'b1);

assign sel_tmp9_fu_34037_p2 = (tmp_46_i_fu_33991_p2 & sel_tmp_fu_34031_p2);

assign sel_tmp_fu_34031_p2 = (tmp_45_i_fu_33982_p2 ^ 1'b1);

assign this_assign_2_fu_33946_p2 = (tmp_47_cast_fu_33942_p1 + kh_index_V_cast_reg_36782);

assign tmp10_fu_34429_p2 = (ap_pipeline_reg_pp0_iter1_tmp_63_reg_36916 & sel_tmp1_reg_36792);

assign tmp144_cast_fu_36245_p1 = $signed(tmp21_fu_36239_p2);

assign tmp145_cast_fu_36233_p1 = $signed(tmp18_reg_37184);

assign tmp146_cast_fu_36095_p1 = $signed(tmp17_fu_36089_p2);

assign tmp147_cast_fu_36236_p1 = $signed(tmp20_reg_37189);

assign tmp148_cast_fu_36111_p1 = $signed(tmp19_fu_36105_p2);

assign tmp149_cast_fu_36261_p1 = $signed(tmp27_fu_36255_p2);

assign tmp150_cast_fu_36249_p1 = $signed(ap_pipeline_reg_pp0_iter4_tmp23_reg_37169);

assign tmp151_cast_fu_35491_p1 = $signed(tmp22_fu_35485_p2);

assign tmp152_cast_fu_36252_p1 = $signed(tmp26_reg_37194);

assign tmp153_cast_fu_36127_p1 = $signed(tmp24_fu_36121_p2);

assign tmp154_cast_fu_36137_p1 = $signed(tmp25_fu_36131_p2);

assign tmp156_cast_fu_36283_p1 = $signed(tmp34_fu_36277_p2);

assign tmp157_cast_fu_36271_p1 = $signed(tmp30_reg_37199);

assign tmp158_cast_fu_36153_p1 = $signed(tmp29_fu_36147_p2);

assign tmp159_cast_fu_36274_p1 = $signed(ap_pipeline_reg_pp0_iter4_tmp33_reg_37174);

assign tmp160_cast_fu_35507_p1 = $signed(tmp31_fu_35501_p2);

assign tmp161_cast_fu_35517_p1 = $signed(tmp32_fu_35511_p2);

assign tmp162_cast_fu_36299_p1 = $signed(tmp40_fu_36293_p2);

assign tmp163_cast_fu_36287_p1 = $signed(tmp36_reg_37204);

assign tmp164_cast_fu_36169_p1 = $signed(tmp35_fu_36163_p2);

assign tmp165_cast_fu_36290_p1 = $signed(tmp39_reg_37209);

assign tmp166_cast_fu_36185_p1 = $signed(tmp37_fu_36179_p2);

assign tmp167_cast_fu_36195_p1 = $signed(tmp38_fu_36189_p2);

assign tmp168_cast_fu_35532_p1 = tmp42_fu_35527_p2;

assign tmp17_fu_36089_p2 = ($signed(tmp_138_0_0_2_cast_fu_35682_p1) + $signed(tmp_138_0_cast_fu_35636_p1));

assign tmp18_fu_36099_p2 = ($signed(tmp_138_0_0_1_cast_fu_35659_p1) + $signed(tmp146_cast_fu_36095_p1));

assign tmp19_fu_36105_p2 = ($signed(tmp_138_0_1_2_cast_fu_35753_p1) + $signed(tmp_138_0_1_1_cast_fu_35730_p1));

assign tmp20_fu_36115_p2 = ($signed(tmp_138_0_1_cast_fu_35707_p1) + $signed(tmp148_cast_fu_36111_p1));

assign tmp21_fu_36239_p2 = ($signed(tmp145_cast_fu_36233_p1) + $signed(tmp147_cast_fu_36236_p1));

assign tmp22_fu_35485_p2 = ($signed(tmp_138_0_2_2_cast_fu_35383_p1) + $signed(tmp_138_0_2_1_cast_fu_35364_p1));

assign tmp23_fu_35495_p2 = ($signed(tmp_138_0_2_cast_fu_35339_p1) + $signed(tmp151_cast_fu_35491_p1));

assign tmp24_fu_36121_p2 = ($signed(tmp_138_1_0_1_cast_fu_35801_p1) + $signed(tmp_138_1_cast_fu_35778_p1));

assign tmp25_fu_36131_p2 = ($signed(tmp_138_1_1_cast_fu_35849_p1) + $signed(tmp_138_1_0_2_cast_fu_35824_p1));

assign tmp26_fu_36141_p2 = ($signed(tmp153_cast_fu_36127_p1) + $signed(tmp154_cast_fu_36137_p1));

assign tmp27_fu_36255_p2 = ($signed(tmp150_cast_fu_36249_p1) + $signed(tmp152_cast_fu_36252_p1));

assign tmp28_fu_36265_p2 = ($signed(tmp144_cast_fu_36245_p1) + $signed(tmp149_cast_fu_36261_p1));

assign tmp29_fu_36147_p2 = ($signed(tmp_138_1_2_cast_fu_35920_p1) + $signed(tmp_138_1_1_2_cast_fu_35895_p1));

assign tmp30_fu_36157_p2 = ($signed(tmp_138_1_1_1_cast_fu_35872_p1) + $signed(tmp158_cast_fu_36153_p1));

assign tmp31_fu_35501_p2 = ($signed(tmp_138_1_2_2_cast_fu_35431_p1) + $signed(tmp_138_1_2_1_cast_fu_35408_p1));

assign tmp32_fu_35511_p2 = ($signed(tmp_138_2_0_1_cast_fu_35481_p1) + $signed(tmp_138_2_cast_fu_35456_p1));

assign tmp33_fu_35521_p2 = ($signed(tmp160_cast_fu_35507_p1) + $signed(tmp161_cast_fu_35517_p1));

assign tmp34_fu_36277_p2 = ($signed(tmp157_cast_fu_36271_p1) + $signed(tmp159_cast_fu_36274_p1));

assign tmp35_fu_36163_p2 = ($signed(tmp_138_2_1_1_cast_fu_35991_p1) + $signed(tmp_138_2_1_cast_fu_35968_p1));

assign tmp36_fu_36173_p2 = ($signed(tmp_138_2_0_2_cast_fu_35943_p1) + $signed(tmp164_cast_fu_36169_p1));

assign tmp37_fu_36179_p2 = ($signed(tmp_138_2_2_cast_fu_36039_p1) + $signed(tmp_138_2_1_2_cast_fu_36014_p1));

assign tmp38_fu_36189_p2 = ($signed(tmp_138_2_2_2_cast_fu_36085_p1) + $signed(tmp_138_2_2_1_cast_fu_36062_p1));

assign tmp39_fu_36199_p2 = ($signed(tmp166_cast_fu_36185_p1) + $signed(tmp167_cast_fu_36195_p1));

assign tmp40_fu_36293_p2 = ($signed(tmp163_cast_fu_36287_p1) + $signed(tmp165_cast_fu_36290_p1));

assign tmp41_fu_36303_p2 = ($signed(tmp156_cast_fu_36283_p1) + $signed(tmp162_cast_fu_36299_p1));

assign tmp42_fu_35527_p2 = ($signed(ap_const_lv6_3F) + $signed(ap_pipeline_reg_pp0_iter2_p_4_mid2_reg_36883));

assign tmp_138_0_0_1_cast_fu_35659_p1 = $signed(p_Val2_16_0_0_1_wi_fu_35652_p3);

assign tmp_138_0_0_2_cast_fu_35682_p1 = $signed(p_Val2_18_0_0_2_fu_35675_p3);

assign tmp_138_0_1_1_cast_fu_35730_p1 = $signed(p_Val2_16_0_1_1_wi_fu_35723_p3);

assign tmp_138_0_1_2_cast_fu_35753_p1 = $signed(p_Val2_16_0_1_2_wi_fu_35746_p3);

assign tmp_138_0_1_cast_fu_35707_p1 = $signed(p_Val2_16_0_1_0_wi_fu_35699_p3);

assign tmp_138_0_2_1_cast_fu_35364_p1 = $signed(p_Val2_16_0_2_1_wi_fu_35356_p3);

assign tmp_138_0_2_2_cast_fu_35383_p1 = $signed(p_Val2_16_0_2_2_s_fu_35376_p3);

assign tmp_138_0_2_cast_fu_35339_p1 = $signed(p_Val2_16_0_2_0_wi_fu_35331_p3);

assign tmp_138_0_cast_fu_35636_p1 = $signed(p_Val2_3_fu_35628_p3);

assign tmp_138_1_0_1_cast_fu_35801_p1 = $signed(p_Val2_16_1_0_1_wi_fu_35794_p3);

assign tmp_138_1_0_2_cast_fu_35824_p1 = $signed(p_Val2_18_1_0_2_fu_35817_p3);

assign tmp_138_1_1_1_cast_fu_35872_p1 = $signed(p_Val2_16_1_1_1_wi_fu_35865_p3);

assign tmp_138_1_1_2_cast_fu_35895_p1 = $signed(p_Val2_16_1_1_2_wi_fu_35888_p3);

assign tmp_138_1_1_cast_fu_35849_p1 = $signed(p_Val2_16_1_1_0_wi_fu_35841_p3);

assign tmp_138_1_2_1_cast_fu_35408_p1 = $signed(p_Val2_16_1_2_1_wi_fu_35400_p3);

assign tmp_138_1_2_2_cast_fu_35431_p1 = $signed(p_Val2_16_1_2_2_s_fu_35424_p3);

assign tmp_138_1_2_cast_fu_35920_p1 = $signed(p_Val2_16_1_2_0_wi_fu_35912_p3);

assign tmp_138_1_cast_fu_35778_p1 = $signed(p_Val2_16_1_0_0_wi_fu_35770_p3);

assign tmp_138_2_0_1_cast_fu_35481_p1 = $signed(p_Val2_16_2_0_1_wi_fu_35473_p3);

assign tmp_138_2_0_2_cast_fu_35943_p1 = $signed(p_Val2_18_2_0_2_fu_35936_p3);

assign tmp_138_2_1_1_cast_fu_35991_p1 = $signed(p_Val2_16_2_1_1_wi_fu_35984_p3);

assign tmp_138_2_1_2_cast_fu_36014_p1 = $signed(p_Val2_16_2_1_2_wi_fu_36007_p3);

assign tmp_138_2_1_cast_fu_35968_p1 = $signed(p_Val2_16_2_1_0_wi_fu_35960_p3);

assign tmp_138_2_2_1_cast_fu_36062_p1 = $signed(p_Val2_16_2_2_1_wi_fu_36055_p3);

assign tmp_138_2_2_2_cast_fu_36085_p1 = $signed(p_Val2_16_2_2_2_s_fu_36078_p3);

assign tmp_138_2_2_cast_fu_36039_p1 = $signed(p_Val2_16_2_2_0_wi_fu_36031_p3);

assign tmp_138_2_cast_fu_35456_p1 = $signed(p_Val2_16_2_0_0_wi_fu_35448_p3);

assign tmp_13_fu_34319_p3 = {{1'b0}, {tmp_57_fu_34297_p1}};

assign tmp_14_fu_34327_p3 = ((tmp_56_fu_34289_p3[0:0] === 1'b1) ? tmp_60_fu_34313_p2 : tmp_13_fu_34319_p3);

assign tmp_1_fu_34129_p4 = {{p_neg_fu_34123_p2[ap_const_lv32_4 : ap_const_lv32_1]}};

assign tmp_1_mid1_fu_34239_p4 = {{p_neg_mid1_fu_34233_p2[ap_const_lv32_4 : ap_const_lv32_1]}};

assign tmp_32_fu_33932_p1 = r_V_fu_33922_p4;

assign tmp_33_fu_34091_p3 = {{tmp_4_fu_34083_p3}, {ap_const_lv6_0}};

assign tmp_34_fu_34103_p2 = ((p_1_phi_fu_1748_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_35_fu_34139_p2 = (ap_const_lv4_0 - tmp_1_fu_34129_p4);

assign tmp_36_fu_34145_p4 = {{r_V_8_fu_34109_p2[ap_const_lv32_4 : ap_const_lv32_1]}};

assign tmp_37_fu_34155_p3 = ((tmp_54_fu_34115_p3[0:0] === 1'b1) ? tmp_35_fu_34139_p2 : tmp_36_fu_34145_p4);

assign tmp_38_fu_34175_p2 = ((p_4_reg_1755 == ap_const_lv6_21) ? 1'b1 : 1'b0);

assign tmp_38_mid1_fu_34249_p2 = (ap_const_lv4_0 - tmp_1_mid1_fu_34239_p4);

assign tmp_39_mid1_fu_34255_p4 = {{p_1_phi_fu_1748_p4[ap_const_lv32_4 : ap_const_lv32_1]}};

assign tmp_3_fu_33897_p1 = kh_index_V;

assign tmp_40_fu_34339_p2 = (p_4_mid2_fu_34181_p3 | tmp_45_mid2_v_v_fu_34195_p3);

assign tmp_40_mid1_fu_34265_p3 = ((tmp_55_fu_34225_p3[0:0] === 1'b1) ? tmp_38_mid1_fu_34249_p2 : tmp_39_mid1_fu_34255_p4);

assign tmp_40_mid2_fu_34273_p3 = ((tmp_38_fu_34175_p2[0:0] === 1'b1) ? tmp_40_mid1_fu_34265_p3 : tmp_37_fu_34155_p3);

assign tmp_42_fu_34409_p1 = r_V_6_fu_34403_p2;

assign tmp_43_fu_34542_p2 = ((ap_pipeline_reg_pp0_iter2_p_4_mid2_reg_36883 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign tmp_44_fu_36479_p2 = ((p_3_reg_33830 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign tmp_45_fu_36500_p1 = r_V_9_fu_36495_p2;

assign tmp_45_i_fu_33982_p2 = ((off_V_reg_36831 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_45_mid2_fu_34203_p3 = {{tmp_45_mid2_v_v_fu_34195_p3}, {ap_const_lv5_0}};

assign tmp_45_mid2_v_v_fu_34195_p3 = ((tmp_38_fu_34175_p2[0:0] === 1'b1) ? r_V_5_fu_34189_p2 : p_1_phi_fu_1748_p4);

assign tmp_46_fu_34375_p2 = ((p_4_mid2_fu_34181_p3 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_46_i_fu_33991_p2 = ((off_V_reg_36831 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign tmp_46_mid1_fu_34211_p2 = ((r_V_5_fu_34189_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_46_mid2_fu_34217_p3 = ((tmp_38_fu_34175_p2[0:0] === 1'b1) ? tmp_46_mid1_fu_34211_p2 : tmp_34_fu_34103_p2);

assign tmp_47_cast_fu_33942_p1 = p_s_reg_1722;

assign tmp_47_fu_36318_p2 = (($signed(p_Val2_19_2_2_2_reg_37214) < $signed(tmp_50_cast_reg_36869)) ? 1'b1 : 1'b0);

assign tmp_47_i_fu_34006_p2 = ((off_V_reg_36831 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_4_fu_34083_p3 = ((or_cond_fu_34069_p2[0:0] === 1'b1) ? newSel_fu_34061_p3 : newSel9_fu_34075_p3);

assign tmp_50_cast_fu_34099_p1 = $signed(tmp_33_fu_34091_p3);

assign tmp_50_fu_33889_p1 = o_index_V[0:0];

assign tmp_51_fu_33938_p1 = p_s_reg_1722[0:0];

assign tmp_52_fu_33966_p1 = p_s_reg_1722[1:0];

assign tmp_54_fu_34115_p3 = r_V_8_fu_34109_p2[ap_const_lv32_5];

assign tmp_55_fu_34225_p3 = p_1_phi_fu_1748_p4[ap_const_lv32_5];

assign tmp_56_fu_34289_p3 = p_2_mid2_v_v_v_v_fu_34281_p3[ap_const_lv32_5];

assign tmp_57_fu_34297_p1 = p_2_mid2_v_v_v_v_fu_34281_p3[0:0];

assign tmp_58_fu_34301_p1 = p_2_mid2_v_v_v_v_fu_34281_p3[0:0];

assign tmp_59_fu_34305_p3 = {{1'b0}, {tmp_58_fu_34301_p1}};

assign tmp_60_fu_34313_p2 = (ap_const_lv2_0 - tmp_59_fu_34305_p3);

assign tmp_61_cast_fu_34353_p1 = p_4_mid2_fu_34181_p3;

assign tmp_61_fu_34335_p1 = tmp_45_mid2_v_v_fu_34195_p3[4:0];

assign tmp_65_fu_34371_p1 = p_4_mid2_fu_34181_p3[4:0];

assign tmp_67_fu_35615_p3 = wt_word_V_reg_36838[ap_const_lv32_8];

assign tmp_68_fu_35640_p3 = wt_word_V_reg_36838[ap_const_lv32_7];

assign tmp_69_fu_35663_p3 = wt_word_V_reg_36838[ap_const_lv32_6];

assign tmp_6_fu_36457_p4 = {{img_idx_V_fu_36453_p2[ap_const_lv32_F : ap_const_lv32_1]}};

assign tmp_70_fu_35686_p3 = wt_word_V_reg_36838[ap_const_lv32_5];

assign tmp_71_fu_35711_p3 = wt_word_V_reg_36838[ap_const_lv32_4];

assign tmp_72_fu_35734_p3 = wt_word_V_reg_36838[ap_const_lv32_3];

assign tmp_73_fu_35318_p3 = wt_word_V_reg_36838[ap_const_lv32_2];

assign tmp_74_fu_35343_p3 = wt_word_V_reg_36838[ap_const_lv32_1];

assign tmp_75_fu_35368_p1 = wt_word_V_reg_36838[0:0];

assign tmp_76_fu_35757_p3 = wt_word_V_reg_36838[ap_const_lv32_11];

assign tmp_77_fu_35782_p3 = wt_word_V_reg_36838[ap_const_lv32_10];

assign tmp_78_fu_35805_p3 = wt_word_V_reg_36838[ap_const_lv32_F];

assign tmp_79_fu_35828_p3 = wt_word_V_reg_36838[ap_const_lv32_E];

assign tmp_7_fu_36512_p17 = p_3_reg_33830[3:0];

assign tmp_80_fu_35853_p3 = wt_word_V_reg_36838[ap_const_lv32_D];

assign tmp_81_fu_35876_p3 = wt_word_V_reg_36838[ap_const_lv32_C];

assign tmp_82_fu_35899_p3 = wt_word_V_reg_36838[ap_const_lv32_B];

assign tmp_83_fu_35387_p3 = wt_word_V_reg_36838[ap_const_lv32_A];

assign tmp_84_fu_35412_p3 = wt_word_V_reg_36838[ap_const_lv32_9];

assign tmp_85_fu_35435_p3 = wt_word_V_reg_36838[ap_const_lv32_1A];

assign tmp_86_fu_35460_p3 = wt_word_V_reg_36838[ap_const_lv32_19];

assign tmp_87_fu_35924_p3 = wt_word_V_reg_36838[ap_const_lv32_18];

assign tmp_88_fu_35947_p3 = wt_word_V_reg_36838[ap_const_lv32_17];

assign tmp_89_fu_35972_p3 = wt_word_V_reg_36838[ap_const_lv32_16];

assign tmp_8_mid2_fu_34393_p3 = {{tmp_61_reg_36905}, {ap_const_lv5_0}};

assign tmp_90_fu_35995_p3 = wt_word_V_reg_36838[ap_const_lv32_15];

assign tmp_91_fu_36018_p3 = wt_word_V_reg_36838[ap_const_lv32_14];

assign tmp_92_fu_36043_p3 = wt_word_V_reg_36838[ap_const_lv32_13];

assign tmp_93_fu_36066_p3 = wt_word_V_reg_36838[ap_const_lv32_12];

assign tmp_9_fu_34400_p1 = p_4_mid2_reg_36883;

assign tmp_cast_fu_33907_p1 = p_s_reg_1722;

assign tmp_i_fu_33961_p1 = r_V_s_fu_33951_p4;

assign tmp_s_fu_33911_p2 = ((tmp_cast_fu_33907_p1 < N) ? 1'b1 : 1'b0);

assign win_0_1_2_V_fu_34693_p3 = ((tmp_43_fu_34542_p2[0:0] === 1'b1) ? ap_const_lv20_0 : tmp_12_fu_34616_p34);

assign win_1_1_2_V_fu_34948_p3 = ((tmp_43_fu_34542_p2[0:0] === 1'b1) ? ap_const_lv20_0 : tmp_15_fu_34871_p34);

assign win_2_1_2_V_fu_35203_p3 = ((tmp_43_fu_34542_p2[0:0] === 1'b1) ? ap_const_lv20_0 : tmp_18_fu_35126_p34);

assign win_V_0_0_2_3_fu_34685_p3 = ((tmp_43_fu_34542_p2[0:0] === 1'b1) ? ap_const_lv20_0 : win_0_0_2_V_fu_34547_p34);

assign win_V_1_0_2_3_fu_34940_p3 = ((tmp_43_fu_34542_p2[0:0] === 1'b1) ? ap_const_lv20_0 : win_1_0_2_V_fu_34802_p34);

assign win_V_2_0_2_3_fu_35195_p3 = ((tmp_43_fu_34542_p2[0:0] === 1'b1) ? ap_const_lv20_0 : win_2_0_2_V_fu_35057_p34);

assign wt_mem_0_V_address0 = tmp_32_fu_33932_p1;

assign wt_mem_1_V_address0 = tmp_32_fu_33932_p1;

assign wt_word_V_fu_33975_p3 = ((tmp_51_reg_36810[0:0] === 1'b1) ? wt_mem_1_V_q0 : wt_mem_0_V_q0);

always @ (posedge ap_clk) begin
    kh_index_V_cast_reg_36782[10:1] <= 10'b0000000000;
    tmp_3_reg_36787[1] <= 1'b0;
    tmp_cast_reg_36797[15:10] <= 6'b000000;
    tmp_50_cast_reg_36869[5:0] <= 6'b000000;
    r_V_7_reg_37219[3:0] <= 4'b0000;
end

endmodule //fp_conv
