# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_28a_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq {C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:30 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq" C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v 
# -- Compiling module q_6_28a
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_28a
# End time: 15:13:30 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:47 on Nov 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v 
# -- Compiling module q_6_28_tb
# 
# Top level modules:
# 	q_6_28_tb
# End time: 15:13:47 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_28_tb
# vsim work.q_6_28_tb 
# Start time: 15:13:53 on Nov 11,2019
# Loading work.q_6_28_tb
# ** Error: (vsim-3033) C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v(5): Instantiation of 'q_6_28' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /q_6_28_tb File: C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v
#         Searched libraries:
#             C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/simulation/modelsim/rtl_work
# Error loading design
# End time: 15:13:53 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:10 on Nov 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v 
# -- Compiling module q_6_28a_tb
# 
# Top level modules:
# 	q_6_28a_tb
# End time: 15:14:10 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_28a_tb
# vsim work.q_6_28a_tb 
# Start time: 15:14:17 on Nov 11,2019
# Loading work.q_6_28a_tb
# Loading work.q_6_28a
# Loading work.d_ff
add wave -position insertpoint  \
sim:/q_6_28a_tb/rstb \
sim:/q_6_28a_tb/clk \
sim:/q_6_28a_tb/count
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /q_6_28a_tb
# 1
# Break in Module q_6_28a_tb at C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v line 22
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:02 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq" C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v 
# -- Compiling module q_6_28a
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_28a
# End time: 16:00:02 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_28a
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /q_6_28a_tb
# 1
# Break in Module q_6_28a_tb at C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v line 22
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /q_6_28a_tb
# 1
# Break in Module q_6_28a_tb at C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v line 22
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /q_6_28a_tb
# 1
# Break in Module q_6_28a_tb at C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v line 22
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:21 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq" C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v 
# -- Compiling module q_6_28a
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_28a
# End time: 16:01:21 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_28a
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /q_6_28a_tb
# 1
# Break in Module q_6_28a_tb at C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v line 22
vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:47 on Nov 11,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq" C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28a.v 
# -- Compiling module q_6_28a
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_28a
# End time: 16:01:47 on Nov 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_28a
# Loading work.d_ff
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /q_6_28a_tb
# 1
# Break in Module q_6_28a_tb at C:/Users/czhe/Downloads/digital_design/q_6_28a_bin_seq/q_6_28_tb.v line 22
# End time: 16:04:24 on Nov 11,2019, Elapsed time: 0:50:07
# Errors: 0, Warnings: 0
