#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Mar  4 12:22:54 2023
# Process ID: 39384
# Current directory: C:/Users/suhtw/Desktop/aaa708_lab/lab0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24008 C:\Users\suhtw\Desktop\aaa708_lab\lab0\lab0.xpr
# Log file: C:/Users/suhtw/Desktop/aaa708_lab/lab0/vivado.log
# Journal file: C:/Users/suhtw/Desktop/aaa708_lab/lab0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.180 ; gain = 0.000
open_bd_design {C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Successfully read diagram <design_1> from block design file <C:/Users/suhtw/Desktop/aaa708_lab/lab0/lab0.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.180 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  4 12:23:36 2023...
