* ******************************************************************************

* iCEcube Router

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:05:17

* File Generated:     Jun 17 2015 16:41:36

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_6
T_2_5_wire_logic_cluster/lc_4/cout
T_2_5_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_2
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : yZ0Z_9
T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g2_0
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g2_0
T_1_6_wire_logic_cluster/lc_3/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_0_7_span4_horz_8
T_4_3_sp4_v_t_45
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_3/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_0_7_span4_horz_8
T_4_3_sp4_v_t_45
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g0_0
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_5_c_RNIFP4CZ0
T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_4/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g2_4
T_2_4_input_2_2
T_2_4_wire_logic_cluster/lc_2/in_2

T_1_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_6_THRU_CO
T_2_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g3_5
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEAQZ0Z5
T_1_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNI75TZ0Z2
T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_6/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_2_THRU_CO
T_1_6_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g1_1
T_1_5_input_2_2
T_1_5_wire_logic_cluster/lc_2/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_4
T_1_5_wire_logic_cluster/lc_2/cout
T_1_5_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un47_sum_axb_7
T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIOVOZ0Z91
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g3_5
T_1_4_input_2_2
T_1_4_wire_logic_cluster/lc_2/in_2

T_2_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_RNIP7MONZ0_cascade_
T_2_2_wire_logic_cluster/lc_5/ltout
T_2_2_wire_logic_cluster/lc_6/in_2

End 

Net : N_11
T_2_2_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g1_6
T_2_3_wire_logic_cluster/lc_4/in_3

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIIM6SZ0Z2
T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g1_5
T_1_4_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_input_2_2
T_1_3_wire_logic_cluster/lc_2/in_2

T_1_4_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_axb_7
T_2_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_axb_7
T_1_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_axb_7
T_1_3_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g0_4
T_1_2_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDAKRZ0Z5
T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_4/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_1/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_input_2_2
T_1_2_wire_logic_cluster/lc_2/in_2

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_6
T_2_2_wire_logic_cluster/lc_4/cout
T_2_2_wire_logic_cluster/lc_5/in_3

End 

Net : un12_0_1_cascade_
T_2_3_wire_logic_cluster/lc_4/ltout
T_2_3_wire_logic_cluster/lc_5/in_2

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_6_c_RNI1NVUBZ0
T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_wire_logic_cluster/lc_4/in_3

T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_4/in_0

T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_input_2_1
T_2_2_wire_logic_cluster/lc_1/in_2

T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_wire_logic_cluster/lc_2/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_invZ0
T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g2_4
T_2_2_input_2_4
T_2_2_wire_logic_cluster/lc_4/in_2

End 

Net : N_8_cascade_
T_2_3_wire_logic_cluster/lc_3/ltout
T_2_3_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_RNIP7MONZ0
T_2_2_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g1_5
T_2_3_wire_logic_cluster/lc_3/in_3

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_i_7
T_1_5_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g3_5
T_2_4_input_2_4
T_2_4_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_6
T_2_4_wire_logic_cluster/lc_4/cout
T_2_4_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_5_c_RNIFP4CZ0_cascade_
T_1_5_wire_logic_cluster/lc_4/ltout
T_1_5_wire_logic_cluster/lc_5/in_2

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_6
T_1_4_wire_logic_cluster/lc_4/cout
T_1_4_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_6
T_1_2_wire_logic_cluster/lc_4/cout
T_1_2_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_6
T_1_3_wire_logic_cluster/lc_4/cout
T_1_3_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_i_7
T_2_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_input_2_4
T_1_4_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIIM6SZ0Z2_cascade_
T_1_4_wire_logic_cluster/lc_5/ltout
T_1_4_wire_logic_cluster/lc_6/in_2

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_i_7
T_1_4_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g0_6
T_1_3_input_2_4
T_1_3_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_i_7
T_1_3_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g0_6
T_1_2_input_2_4
T_1_2_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIOVOZ0Z91_cascade_
T_2_4_wire_logic_cluster/lc_5/ltout
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDAKRZ0Z5_cascade_
T_1_3_wire_logic_cluster/lc_5/ltout
T_1_3_wire_logic_cluster/lc_6/in_2

End 

Net : y_RNIA5P7Z0Z_9
T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_axb_7
T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_3_c_RNI2JLJIZ0
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_6/in_3

T_2_2_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_3
T_2_2_wire_logic_cluster/lc_1/cout
T_2_2_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_2_c_RNIEFHCCZ0
T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_6/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_wire_logic_cluster/lc_3/in_0

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_4_c_RNIEEHBZ0Z1
T_2_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g2_3
T_1_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_4_c_RNIC6FIZ0Z5
T_1_3_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_4_c_RNI8J9KZ0Z2
T_1_4_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_4
T_2_4_wire_logic_cluster/lc_2/cout
T_2_4_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_4
T_1_3_wire_logic_cluster/lc_2/cout
T_1_3_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_4
T_1_4_wire_logic_cluster/lc_2/cout
T_1_4_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_3
T_1_4_wire_logic_cluster/lc_1/cout
T_1_4_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_3_c_RNIIR4EZ0Z2
T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_input_2_3
T_1_3_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_3_c_RNIONOPZ0Z4
T_1_3_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g1_2
T_1_2_input_2_3
T_1_2_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_3_c_RNI68KZ0Z81
T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_input_2_3
T_1_4_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_3
T_2_4_wire_logic_cluster/lc_1/cout
T_2_4_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_3
T_1_3_wire_logic_cluster/lc_1/cout
T_1_3_wire_logic_cluster/lc_2/in_3

Net : yZ0Z_8
T_2_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g2_7
T_1_5_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_sp4_h_l_3
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_sp4_h_l_3
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_6/in_0

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_7/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_5
T_2_4_wire_logic_cluster/lc_3/cout
T_2_4_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_5
T_1_3_wire_logic_cluster/lc_3/cout
T_1_3_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_5
T_1_4_wire_logic_cluster/lc_3/cout
T_1_4_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_4
T_2_2_wire_logic_cluster/lc_2/cout
T_2_2_wire_logic_cluster/lc_3/in_3

Net : Pixel_RNOZ0Z_8
T_2_2_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_3
T_1_5_wire_logic_cluster/lc_1/cout
T_1_5_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_3_c_RNIDRFFZ0
T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_sbtinv_RNIHIGZ0Z21
T_2_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_2_c_RNIVEFLZ0Z1
T_1_4_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_sbtinv_RNILPZ0Z083
T_1_3_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g0_1
T_1_2_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_4_c_RNIKA10BZ0
T_1_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_3
T_1_2_wire_logic_cluster/lc_1/cout
T_1_2_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_3_c_RNIGA8EZ0Z9
T_1_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_4
T_1_2_wire_logic_cluster/lc_2/cout
T_1_2_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_2_c_RNIF6KAZ0
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_5
T_1_2_wire_logic_cluster/lc_3/cout
T_1_2_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_2_c_RNILCRJZ0Z6
T_1_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g1_1
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_2
T_1_5_wire_logic_cluster/lc_0/cout
T_1_5_wire_logic_cluster/lc_1/in_3

Net : y_RNI94P7Z0Z_8
T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_1/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_axb_8
T_6_3_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_5
T_5_2_wire_logic_cluster/lc_0/cout
T_5_2_wire_logic_cluster/lc_1/in_3

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_axb_8
T_5_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g0_3
T_6_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_7_c_RNIU3THBZ0
T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_7/in_3

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_7_c_RNI6N2RZ0Z2
T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_3/in_0

T_6_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_axb_8
T_6_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_5_THRU_CO
T_5_2_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_47
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_6/in_3

T_5_2_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_47
T_5_3_lc_trk_g0_7
T_5_3_input_2_3
T_5_3_wire_logic_cluster/lc_3/in_2

End 

Net : xZ0Z_9
T_4_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_0/in_1

T_4_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_5/in_0

T_4_2_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g2_0
T_5_1_input_2_4
T_5_1_wire_logic_cluster/lc_4/in_2

T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g1_0
T_4_2_wire_logic_cluster/lc_6/in_3

T_4_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_7/in_0

T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_0/in_0

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_7_c_RNIJQCIZ0Z1
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_3/in_0

T_6_3_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_7_c_RNIE0BBZ0
T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_7_c_RNIVABUZ0Z5
T_5_4_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_4/out
T_5_3_sp4_v_t_40
T_5_4_lc_trk_g3_0
T_5_4_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_input_2_2
T_4_3_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_i_8
T_4_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g1_3
T_4_3_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g1_3
T_4_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_7
T_4_3_wire_logic_cluster/lc_3/cout
T_4_3_wire_logic_cluster/lc_4/in_3

End 

Net : un13lt10
T_4_3_wire_logic_cluster/lc_7/out
T_2_3_sp12_h_l_1
T_2_3_lc_trk_g1_2
T_2_3_wire_logic_cluster/lc_5/in_0

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_4_c_RNI8CEHZ0
T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_7
T_5_3_wire_logic_cluster/lc_3/cout
T_5_3_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_7_c_RNIJQCIZ0Z1_cascade_
T_6_3_wire_logic_cluster/lc_4/ltout
T_6_3_wire_logic_cluster/lc_5/in_2

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_i_8
T_6_3_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_1/in_1

T_6_3_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_7
T_6_4_wire_logic_cluster/lc_3/cout
T_6_4_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_7_c_RNI6N2RZ0Z2_cascade_
T_6_4_wire_logic_cluster/lc_4/ltout
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_7
T_6_3_wire_logic_cluster/lc_3/cout
T_6_3_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_i_8
T_5_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g0_5
T_6_3_input_2_1
T_6_3_wire_logic_cluster/lc_1/in_2

T_5_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_i_8
T_6_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_1/in_1

T_6_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_7
T_5_4_wire_logic_cluster/lc_3/cout
T_5_4_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_7_c_RNIE0BBZ0_cascade_
T_5_3_wire_logic_cluster/lc_4/ltout
T_5_3_wire_logic_cluster/lc_5/in_2

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_axb_8
T_5_4_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g2_3
T_4_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_27
T_4_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_10
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_5
T_4_3_wire_logic_cluster/lc_1/cout
T_4_3_wire_logic_cluster/lc_2/in_3

Net : Pixel_RNOZ0Z_5
T_4_3_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_5/in_3

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_4_c_RNIHZ0Z747
T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_7/in_1

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_5
T_2_5_wire_logic_cluster/lc_3/cout
T_2_5_wire_logic_cluster/lc_4/in_3

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_7_c_RNIU3THBZ0_cascade_
T_4_3_wire_logic_cluster/lc_4/ltout
T_4_3_wire_logic_cluster/lc_5/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_4_c_RNII9KOZ0
T_2_5_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_4
T_2_5_wire_logic_cluster/lc_2/cout
T_2_5_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_5
T_1_5_wire_logic_cluster/lc_3/cout
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_5_THRU_CO_cascade_
T_5_2_wire_logic_cluster/lc_1/ltout
T_5_2_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_4_c_RNI46NZ0Z8
T_5_2_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_2/in_1

End 

Net : yZ0Z_7
T_2_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_3_5_sp4_h_l_9
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_sp4_h_l_1
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_5_c_RNIQDKDZ0Z2
T_6_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_input_2_3
T_5_4_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_5
T_6_4_wire_logic_cluster/lc_1/cout
T_6_4_wire_logic_cluster/lc_2/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_5
T_6_3_wire_logic_cluster/lc_1/cout
T_6_3_wire_logic_cluster/lc_2/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_5_c_RNIC2PUZ0
T_6_3_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g1_2
T_6_4_input_2_3
T_6_4_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_3_c_RNIJINJZ0
T_2_5_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_input_2_3
T_2_4_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_6
T_6_4_wire_logic_cluster/lc_2/cout
T_6_4_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_6
T_6_3_wire_logic_cluster/lc_2/cout
T_6_3_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_4_c_RNIV4GJZ0
T_6_3_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g1_1
T_6_4_input_2_2
T_6_4_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_4_c_RNI17PZ0Z02
T_6_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g3_1
T_5_4_input_2_2
T_5_4_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_i
T_5_2_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_1/in_1

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_5
T_5_4_wire_logic_cluster/lc_1/cout
T_5_4_wire_logic_cluster/lc_2/in_3

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_5_c_RNIMZ0Z0465
T_5_4_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g3_2
T_4_3_input_2_3
T_4_3_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_3
T_2_5_wire_logic_cluster/lc_1/cout
T_2_5_wire_logic_cluster/lc_2/in_3

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_6
T_5_4_wire_logic_cluster/lc_2/cout
T_5_4_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_4_c_RNIQMVBZ0Z3
T_5_4_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g2_1
T_4_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_2_c_RNICERGZ0
T_2_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g0_1
T_2_4_wire_logic_cluster/lc_2/in_1

End 

Net : xZ0Z_8
T_4_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_31
T_5_3_lc_trk_g1_7
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

T_4_1_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g2_7
T_5_2_wire_logic_cluster/lc_4/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g0_7
T_5_1_wire_logic_cluster/lc_4/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g0_7
T_4_2_wire_logic_cluster/lc_6/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g3_7
T_4_1_wire_logic_cluster/lc_7/in_1

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_6
T_5_3_wire_logic_cluster/lc_2/cout
T_5_3_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_5_c_RNIG20KZ0
T_5_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g1_2
T_6_3_input_2_3
T_6_3_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_5
T_5_3_wire_logic_cluster/lc_1/cout
T_5_3_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_2
T_2_5_wire_logic_cluster/lc_0/cout
T_2_5_wire_logic_cluster/lc_1/in_3

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_4_c_RNIKSTHZ0
T_5_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g1_1
T_6_3_input_2_2
T_6_3_wire_logic_cluster/lc_2/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_i_0
T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g0_7
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_4
T_5_3_wire_logic_cluster/lc_0/cout
T_5_3_wire_logic_cluster/lc_1/in_3

Net : yZ0Z_6
T_2_6_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_47
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_47
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_2_5_sp4_v_t_42
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_3_6_sp4_h_l_10
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/in_1

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_i
T_5_2_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g2_4
T_6_3_wire_logic_cluster/lc_1/in_1

End 

Net : xZ0Z_7
T_4_1_wire_logic_cluster/lc_6/out
T_4_0_span4_vert_28
T_5_3_sp4_h_l_10
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_0/in_1

T_4_1_wire_logic_cluster/lc_6/out
T_4_0_span4_vert_28
T_5_3_sp4_h_l_10
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_6/in_3

T_4_1_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g0_6
T_4_2_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_29
T_5_3_lc_trk_g0_5
T_5_3_wire_logic_cluster/lc_0/in_3

T_4_1_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g1_6
T_4_1_wire_logic_cluster/lc_6/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_2
T_2_4_wire_logic_cluster/lc_0/cout
T_2_4_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un47_sum_i_0
T_2_4_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_input_2_1
T_1_4_wire_logic_cluster/lc_1/in_2

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_4
T_6_3_wire_logic_cluster/lc_0/cout
T_6_3_wire_logic_cluster/lc_1/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_i
T_6_3_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_input_2_1
T_6_4_wire_logic_cluster/lc_1/in_2

End 

Net : yZ0Z_5
T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_sp4_v_t_40
T_3_5_sp4_h_l_10
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_3_6_sp4_h_l_8
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g3_4
T_2_6_wire_logic_cluster/lc_4/in_1

End 

Net : xZ0Z_6
T_4_1_wire_logic_cluster/lc_5/out
T_4_0_span4_vert_42
T_5_4_sp4_h_l_7
T_6_4_lc_trk_g2_7
T_6_4_wire_logic_cluster/lc_0/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_4_0_span4_vert_42
T_5_4_sp4_h_l_7
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_6/in_3

T_4_1_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g1_5
T_4_2_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g3_5
T_5_2_wire_logic_cluster/lc_3/in_3

T_4_1_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_4/in_0

T_4_1_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g3_5
T_5_2_wire_logic_cluster/lc_7/in_3

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_2
T_1_4_wire_logic_cluster/lc_0/cout
T_1_4_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_i_0
T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g0_7
T_1_3_input_2_1
T_1_3_wire_logic_cluster/lc_1/in_2

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_4
T_6_4_wire_logic_cluster/lc_0/cout
T_6_4_wire_logic_cluster/lc_1/in_3

Net : un2_x_if_generate_plus_mult1_un61_sum_i
T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g1_6
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

End 

Net : yZ0Z_4
T_2_6_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_43
T_1_3_lc_trk_g3_3
T_1_3_input_2_0
T_1_3_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_43
T_0_2_span4_horz_24
T_1_2_lc_trk_g2_5
T_1_2_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_38
T_3_5_sp4_h_l_3
T_4_5_lc_trk_g3_3
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_sp4_h_l_11
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_2
T_1_3_wire_logic_cluster/lc_0/cout
T_1_3_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un61_sum_i_0
T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_input_2_1
T_1_2_wire_logic_cluster/lc_1/in_2

End 

Net : xZ0Z_5
T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_41
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_0/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_24
T_5_3_sp4_h_l_6
T_6_3_lc_trk_g3_6
T_6_3_wire_logic_cluster/lc_0/in_3

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_24
T_4_3_lc_trk_g1_0
T_4_3_wire_logic_cluster/lc_6/in_3

T_4_1_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_5/in_0

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_4/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g3_4
T_5_2_input_2_7
T_5_2_wire_logic_cluster/lc_7/in_2

End 

Net : yZ0Z_3
T_4_6_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_36
T_2_2_sp4_h_l_7
T_1_2_lc_trk_g0_7
T_1_2_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_36
T_2_2_sp4_h_l_7
T_2_2_lc_trk_g1_2
T_2_2_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_0_6_span12_horz_0
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g0_0
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_4
T_5_4_wire_logic_cluster/lc_0/cout
T_5_4_wire_logic_cluster/lc_1/in_3

Net : un4_xlt9
T_5_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_6/in_0

End 

Net : Pixel_0_sqmuxa_0_cascade_
T_4_2_wire_logic_cluster/lc_6/ltout
T_4_2_wire_logic_cluster/lc_7/in_2

End 

Net : Pixel_0_sqmuxa_1
T_4_2_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_27
T_0_3_span4_horz_3
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_5/in_1

End 

Net : un11_x_4
T_6_3_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g3_0
T_5_2_wire_logic_cluster/lc_3/in_0

T_6_3_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_24
T_5_1_lc_trk_g0_0
T_5_1_wire_logic_cluster/lc_5/in_1

End 

Net : un1_y
T_4_5_wire_logic_cluster/lc_3/out
T_4_1_sp4_v_t_43
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_7/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_4_2_sp4_v_t_46
T_5_2_sp4_h_l_4
T_6_2_lc_trk_g2_4
T_6_2_wire_logic_cluster/lc_3/in_3

End 

Net : un1_ylto9_4
T_4_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_3/in_0

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_i
T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_2
T_1_2_wire_logic_cluster/lc_0/cout
T_1_2_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un68_sum_i_0
T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : x_RNID8R22Z0Z_9
T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span12_vert_10
T_0_6_span12_horz_14
T_2_6_sp4_h_l_8
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_3/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span12_vert_10
T_0_6_span12_horz_14
T_2_6_sp4_h_l_8
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_5/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span12_vert_10
T_0_6_span12_horz_14
T_2_6_sp4_h_l_8
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_7/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_26
T_5_3_sp4_v_t_39
T_2_7_sp4_h_l_7
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_0/in_1

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_26
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_4/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_26
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_0/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span12_vert_10
T_0_6_span12_horz_14
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_4/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span12_vert_10
T_0_6_span12_horz_14
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_6/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_26
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_1/in_1

T_5_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_26
T_5_3_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_7/in_3

T_5_1_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g2_5
T_4_1_wire_logic_cluster/lc_7/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_4/in_0

T_5_1_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g0_5
T_4_2_wire_logic_cluster/lc_0/in_1

End 

Net : yZ0Z_1
T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_2_6_lc_trk_g0_6
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_2/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_4_3_sp4_v_t_42
T_0_3_span4_horz_7
T_2_3_lc_trk_g3_7
T_2_3_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_1/in_0

End 

Net : un11_x_3_0
T_5_1_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_3/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_5/in_3

End 

Net : xZ0Z_2
T_4_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g0_1
T_5_1_wire_logic_cluster/lc_7/in_0

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_1/in_1

End 

Net : xZ0Z_1
T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g3_3
T_4_1_input_2_0
T_4_1_wire_logic_cluster/lc_0/in_2

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_3/in_1

End 

Net : un1_ylto9_5_cascade_
T_4_5_wire_logic_cluster/lc_2/ltout
T_4_5_wire_logic_cluster/lc_3/in_2

End 

Net : xZ0Z_3
T_4_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g1_2
T_5_1_input_2_7
T_5_1_wire_logic_cluster/lc_7/in_2

T_4_1_wire_logic_cluster/lc_2/out
T_4_0_span4_vert_36
T_4_3_lc_trk_g1_4
T_4_3_wire_logic_cluster/lc_7/in_0

T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g1_2
T_4_1_wire_logic_cluster/lc_2/in_1

End 

Net : xZ0Z_0
T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_7/in_3

T_5_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g2_1
T_4_1_wire_logic_cluster/lc_0/in_1

T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_1/in_3

T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_3/in_3

End 

Net : xZ0Z_4
T_4_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_39
T_4_3_lc_trk_g2_7
T_4_3_wire_logic_cluster/lc_0/in_1

T_4_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g2_3
T_5_2_input_2_3
T_5_2_wire_logic_cluster/lc_3/in_2

T_4_1_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_input_2_5
T_4_2_wire_logic_cluster/lc_5/in_2

T_4_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g0_3
T_5_1_wire_logic_cluster/lc_4/in_3

T_4_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_39
T_4_3_lc_trk_g2_7
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

T_4_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_39
T_4_3_lc_trk_g2_7
T_4_3_wire_logic_cluster/lc_5/in_0

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_4
T_4_3_wire_logic_cluster/lc_0/cout
T_4_3_wire_logic_cluster/lc_1/in_3

Net : yZ0Z_2
T_4_6_wire_logic_cluster/lc_4/out
T_4_2_sp4_v_t_45
T_0_2_span4_horz_8
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_4/out
T_3_6_sp4_h_l_0
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_0/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_3_6_sp4_h_l_0
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g1_4
T_4_6_input_2_5
T_4_6_wire_logic_cluster/lc_5/in_2

T_4_6_wire_logic_cluster/lc_4/out
T_3_6_sp4_h_l_0
T_2_2_sp4_v_t_40
T_2_3_lc_trk_g3_0
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : G_7_i_a4_0_0
T_2_6_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_11
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_6/in_0

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_2
T_2_2_wire_logic_cluster/lc_0/cout
T_2_2_wire_logic_cluster/lc_1/in_3

Net : un8_xlt9_0
T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g3_5
T_4_2_input_2_6
T_4_2_wire_logic_cluster/lc_6/in_2

End 

Net : y_12_8
T_4_6_wire_logic_cluster/lc_6/out
T_4_3_sp4_v_t_36
T_0_7_span4_horz_1
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_0/in_3

End 

Net : y_12_5
T_4_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : yZ0Z_0
T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_4_6_wire_logic_cluster/lc_7/out
T_2_6_sp12_h_l_1
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_1/in_3

End 

Net : y_12_6_cascade_
T_4_6_wire_logic_cluster/lc_5/ltout
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : un11_x_4_0_cascade_
T_5_1_wire_logic_cluster/lc_4/ltout
T_5_1_wire_logic_cluster/lc_5/in_2

End 

Net : un4_y_cry_2
T_2_6_wire_logic_cluster/lc_1/cout
T_2_6_wire_logic_cluster/lc_2/in_3

Net : un4_y_cry_2_THRU_CO
T_2_6_wire_logic_cluster/lc_2/out
T_0_6_span12_horz_8
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_0/in_1

End 

Net : un4_y_cry_1_THRU_CO
T_2_6_wire_logic_cluster/lc_1/out
T_2_6_sp4_h_l_7
T_4_6_lc_trk_g2_2
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : un4_y_cry_1
T_2_6_wire_logic_cluster/lc_0/cout
T_2_6_wire_logic_cluster/lc_1/in_3

Net : bfn_2_7_0_
T_2_7_wire_logic_cluster/carry_in_mux/cout
T_2_7_wire_logic_cluster/lc_0/in_3

End 

Net : y_12_8_cascade_
T_4_6_wire_logic_cluster/lc_6/ltout
T_4_6_wire_logic_cluster/lc_7/in_2

End 

Net : un4_y_cry_7
T_2_6_wire_logic_cluster/lc_6/cout
T_2_6_wire_logic_cluster/lc_7/in_3

Net : un4_y_cry_6
T_2_6_wire_logic_cluster/lc_5/cout
T_2_6_wire_logic_cluster/lc_6/in_3

Net : bfn_4_2_0_
T_4_2_wire_logic_cluster/carry_in_mux/cout
T_4_2_wire_logic_cluster/lc_0/in_3

End 

Net : un4_y_cry_5
T_2_6_wire_logic_cluster/lc_4/cout
T_2_6_wire_logic_cluster/lc_5/in_3

Net : un1_xlto9_0
T_5_3_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g0_0
T_5_2_wire_logic_cluster/lc_7/in_1

End 

Net : un4_y_cry_4
T_2_6_wire_logic_cluster/lc_3/cout
T_2_6_wire_logic_cluster/lc_4/in_3

Net : un16_x_cry_7
T_4_1_wire_logic_cluster/lc_6/cout
T_4_1_wire_logic_cluster/lc_7/in_3

Net : un4_y_cry_3
T_2_6_wire_logic_cluster/lc_2/cout
T_2_6_wire_logic_cluster/lc_3/in_3

Net : un16_x_cry_6
T_4_1_wire_logic_cluster/lc_5/cout
T_4_1_wire_logic_cluster/lc_6/in_3

Net : un16_x_cry_5
T_4_1_wire_logic_cluster/lc_4/cout
T_4_1_wire_logic_cluster/lc_5/in_3

Net : un16_x_cry_4
T_4_1_wire_logic_cluster/lc_3/cout
T_4_1_wire_logic_cluster/lc_4/in_3

Net : un16_x_cry_3
T_4_1_wire_logic_cluster/lc_2/cout
T_4_1_wire_logic_cluster/lc_3/in_3

Net : un16_x_cry_2
T_4_1_wire_logic_cluster/lc_1/cout
T_4_1_wire_logic_cluster/lc_2/in_3

Net : un16_x_cry_1
T_4_1_wire_logic_cluster/lc_0/cout
T_4_1_wire_logic_cluster/lc_1/in_3

Net : CONSTANT_ONE_NET
T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_2_5_lc_trk_g1_0
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_2_5_lc_trk_g0_0
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_2_5_lc_trk_g1_0
T_2_5_input_2_3
T_2_5_wire_logic_cluster/lc_3/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_0_5_span4_horz_28
T_1_5_lc_trk_g2_1
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_0_5_span4_horz_28
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_2/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_0_5_span4_horz_28
T_1_5_lc_trk_g2_1
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_41
T_5_3_lc_trk_g3_1
T_5_3_input_2_2
T_5_3_wire_logic_cluster/lc_2/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_3_5_sp4_h_l_8
T_2_1_sp4_v_t_36
T_2_0_span4_vert_4
T_2_0_lc_trk_g1_4
T_6_0_wire_pll/RESET

End 

Net : VSync_c
T_6_2_wire_logic_cluster/lc_3/out
T_6_0_span4_vert_19
T_6_0_span4_horz_r_3
T_8_0_lc_trk_g0_3
T_8_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : VGAClock.PixelClock
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_6_5_sp4_v_t_39
T_3_9_sp4_h_l_7
T_0_9_span4_horz_31
T_0_9_lc_trk_g0_7
T_0_9_wire_gbuf/in

End 

Net : Pixel_c
T_2_3_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_42
T_3_2_sp4_h_l_0
T_6_0_span4_vert_13
T_6_0_span4_horz_r_2
T_9_0_lc_trk_g1_6
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : PixelClock_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_1_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_2_wire_logic_cluster/lc_3/clk

End 

Net : Clock12MHz_c
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_1_span4_vert_b_14
T_0_1_lc_trk_g1_6
T_6_0_wire_pll/REFERENCECLK

End 

Net : HSync_c
T_5_2_wire_logic_cluster/lc_7/out
T_5_1_sp4_v_t_46
T_6_1_sp4_h_l_11
T_9_0_span4_vert_11
T_9_0_lc_trk_g1_3
T_9_0_wire_io_cluster/io_0/D_OUT_0

End 

