==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.19 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.97 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 327.844 MB.
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/csynth.tcl:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 327.844 MB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.828 MB.
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/csynth.tcl:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.828 MB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.16 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.81 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.73 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.01 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.77 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.72 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.02 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.13 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.16 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.55 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.15 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.56 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.16 seconds. CPU system time: 0.38 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.22 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.61 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -argv -DEBUG_VERBOSE -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.17 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.15 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.17 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.84 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.22 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.81 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.21 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.88 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.79 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.59 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.17 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.38 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.14 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.19 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.21 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.81 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.19 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.02 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.22 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.81 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.23 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.79 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.24 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.85 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.21 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.18 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.23 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.85 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.824 MB.
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/directives.tcl:7)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/csynth.tcl:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.824 MB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.16 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.23 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.15 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.87 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.05 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.44 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.22 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.21 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.3 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.73 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.03 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.36 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.2 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.79 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 305.039 MB.
INFO: [HLS 200-10] Analyzing design file 'final_systolic_array_hls/systolic_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.22 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.82 seconds; current allocated memory: 307.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,576 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,165 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,735 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,940 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,527 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'complexMul(float, float, float, float, float&, float&)' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:198:17)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::_M_set_node(MBItem**)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_initialize_map(unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:684:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::_M_set_node(MBItem**)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::_M_set_node(MBItem**)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_reallocate_map(unsigned long, bool)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::_M_set_node(MBItem**)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem const&>(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::_M_set_node(MBItem**)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_pop_front_aux()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:565:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::_Deque_iterator(std::_Deque_iterator<MBItem, MBItem&, MBItem*> const&)' into 'std::deque<MBItem, std::allocator<MBItem> >::begin()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1177:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::begin()' into 'std::deque<MBItem, std::allocator<MBItem> >::front()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1462:0)
WARNING: [HLS 214-366] Duplicating function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:492:6)
WARNING: [HLS 214-366] Duplicating function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1557:6)
WARNING: [HLS 214-366] Duplicating function 'void __gnu_cxx::new_allocator<MBItem>::construct<MBItem, MBItem const&>(MBItem*, MBItem const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:8)
WARNING: [HLS 214-366] Duplicating function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:23)
WARNING: [HLS 214-366] Duplicating function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:136:27)
WARNING: [HLS 214-366] Duplicating function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:494:17)
WARNING: [HLS 214-366] Duplicating function 'std::allocator_traits<std::allocator<MBItem> >::deallocate(std::allocator<MBItem>&, MBItem*, unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:304:4)
WARNING: [HLS 214-366] Duplicating function 'std::allocator_traits<std::allocator<MBItem> >::allocate(std::allocator<MBItem>&, unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:603:9)
WARNING: [HLS 214-366] Duplicating function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:943:33)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::_Deque_iterator()' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_Deque_impl::_Deque_impl()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:561:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<MBItem*>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<MBItem*> >::allocate(std::allocator<MBItem*>&, unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<MBItem*> >::allocate(std::allocator<MBItem*>&, unsigned long)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_allocate_map(unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:615:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<MBItem>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<MBItem> >::allocate(std::allocator<MBItem>&, unsigned long) (.13)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<MBItem> >::allocate(std::allocator<MBItem>&, unsigned long) (.13)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_allocate_node()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:601:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_allocate_node()' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_create_nodes(MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:723:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_initialize_map(unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:684:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_allocate_map(unsigned long)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_initialize_map(unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:684:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_create_nodes(MBItem**, MBItem**)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_initialize_map(unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:684:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_Deque_impl::_Deque_impl()' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_Deque_base()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:493:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_initialize_map(unsigned long)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_Deque_base()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:493:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_Deque_base()' into 'std::deque<MBItem, std::allocator<MBItem> >::deque()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:898:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::deque()' into 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::queue<std::deque<MBItem, std::allocator<MBItem> >, void>()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_queue.h:153:0)
INFO: [HLS 214-178] Inlining function 'MBItem&& std::forward<MBItem>(std::remove_reference<MBItem>::type&)' into 'void __gnu_cxx::new_allocator<MBItem>::construct<MBItem, MBItem>(MBItem*, MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:136:0)
INFO: [HLS 214-178] Inlining function 'MBItem&& std::forward<MBItem>(std::remove_reference<MBItem>::type&)' into 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem>(std::allocator<MBItem>&, MBItem*, MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'void __gnu_cxx::new_allocator<MBItem>::construct<MBItem, MBItem>(MBItem*, MBItem&&)' into 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem>(std::allocator<MBItem>&, MBItem*, MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<MBItem*>(MBItem* const*, MBItem* const*, MBItem**)' into 'MBItem** std::__copy_move_a<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__niter_base<MBItem**>(MBItem**)' into 'MBItem** std::__copy_move_a2<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__copy_move_a<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' into 'MBItem** std::__copy_move_a2<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__miter_base<MBItem**>(MBItem**)' into 'MBItem** std::copy<MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__copy_move_a2<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' into 'MBItem** std::copy<MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__copy_move_backward<false, true, std::random_access_iterator_tag>::__copy_move_b<MBItem*>(MBItem* const*, MBItem* const*, MBItem**)' into 'MBItem** std::__copy_move_backward_a<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:578:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__niter_base<MBItem**>(MBItem**)' into 'MBItem** std::__copy_move_backward_a2<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:596:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__copy_move_backward_a<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' into 'MBItem** std::__copy_move_backward_a2<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:596:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__miter_base<MBItem**>(MBItem**)' into 'MBItem** std::copy_backward<MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:623:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::__copy_move_backward_a2<false, MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' into 'MBItem** std::copy_backward<MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:623:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<MBItem*>::deallocate(MBItem**, unsigned long)' into 'std::allocator_traits<std::allocator<MBItem*> >::deallocate(std::allocator<MBItem*>&, MBItem**, unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<MBItem*> >::deallocate(std::allocator<MBItem*>&, MBItem**, unsigned long)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_deallocate_map(MBItem**, unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:622:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::copy<MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_reallocate_map(unsigned long, bool)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'MBItem** std::copy_backward<MBItem**, MBItem**>(MBItem**, MBItem**, MBItem**)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_reallocate_map(unsigned long, bool)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&) (.14)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_reallocate_map(unsigned long, bool)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_allocate_map(unsigned long)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_reallocate_map(unsigned long, bool)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_deallocate_map(MBItem**, unsigned long)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_reallocate_map(unsigned long, bool)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::_M_reserve_map_at_back(unsigned long)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_allocate_node()' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'MBItem&& std::forward<MBItem>(std::remove_reference<MBItem>::type&)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem>(std::allocator<MBItem>&, MBItem*, MBItem&&)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'MBItem&& std::forward<MBItem>(std::remove_reference<MBItem>::type&)' into 'void std::deque<MBItem, std::allocator<MBItem> >::emplace_back<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:164:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem>(std::allocator<MBItem>&, MBItem*, MBItem&&)' into 'void std::deque<MBItem, std::allocator<MBItem> >::emplace_back<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:164:0)
INFO: [HLS 214-178] Inlining function 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem>(MBItem&&)' into 'void std::deque<MBItem, std::allocator<MBItem> >::emplace_back<MBItem>(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:164:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<MBItem&>::type&& std::move<MBItem&>(MBItem&)' into 'std::deque<MBItem, std::allocator<MBItem> >::push_back(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1568:0)
INFO: [HLS 214-178] Inlining function 'void std::deque<MBItem, std::allocator<MBItem> >::emplace_back<MBItem>(MBItem&&)' into 'std::deque<MBItem, std::allocator<MBItem> >::push_back(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1568:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<MBItem&>::type&& std::move<MBItem&>(MBItem&)' into 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::push(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_queue.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::push_back(MBItem&&)' into 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::push(MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_queue.h:257:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator==<MBItem, MBItem&, MBItem*>(std::_Deque_iterator<MBItem, MBItem&, MBItem*> const&, std::_Deque_iterator<MBItem, MBItem&, MBItem*> const&)' into 'std::deque<MBItem, std::allocator<MBItem> >::empty() const' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1368:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::empty() const' into 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::empty() const' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_queue.h:190:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<MBItem, MBItem&, MBItem*>::operator*() const' into 'std::deque<MBItem, std::allocator<MBItem> >::front()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1462:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::front()' into 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::front()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_queue.h:203:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<MBItem>::deallocate(MBItem*, unsigned long)' into 'std::allocator_traits<std::allocator<MBItem> >::deallocate(std::allocator<MBItem>&, MBItem*, unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<MBItem> >::deallocate(std::allocator<MBItem>&, MBItem*, unsigned long)' into 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_deallocate_node(MBItem*)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:608:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_deallocate_node(MBItem*)' into 'std::deque<MBItem, std::allocator<MBItem> >::_M_pop_front_aux()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:565:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::_M_pop_front_aux()' into 'std::deque<MBItem, std::allocator<MBItem> >::pop_front()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1589:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::pop_front()' into 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::pop()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_queue.h:285:0)
INFO: [HLS 214-178] Inlining function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&) (.11)' into 'void __gnu_cxx::new_allocator<MBItem>::construct<MBItem, MBItem const&>(MBItem*, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:136:0)
INFO: [HLS 214-178] Inlining function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&) (.11)' into 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&) (.9)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'void __gnu_cxx::new_allocator<MBItem>::construct<MBItem, MBItem const&>(MBItem*, MBItem const&)' into 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&) (.9)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::_M_reserve_map_at_back(unsigned long)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem const&>(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<MBItem, std::allocator<MBItem> >::_M_allocate_node()' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem const&>(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&) (.11)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem const&>(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&) (.9)' into 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem const&>(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&) (.9)' into 'std::deque<MBItem, std::allocator<MBItem> >::push_back(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1553:0)
INFO: [HLS 214-178] Inlining function 'void std::deque<MBItem, std::allocator<MBItem> >::_M_push_back_aux<MBItem const&>(MBItem const&)' into 'std::deque<MBItem, std::allocator<MBItem> >::push_back(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:1553:0)
INFO: [HLS 214-178] Inlining function 'std::deque<MBItem, std::allocator<MBItem> >::push_back(MBItem const&)' into 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::push(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_queue.h:252:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_Vector_base()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_Vector_base()' into 'std::vector<MBItem, std::allocator<MBItem> >::vector()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&)' into 'void __gnu_cxx::new_allocator<MBItem>::construct<MBItem, MBItem const&>(MBItem*, MBItem const&) (.10)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:136:0)
INFO: [HLS 214-178] Inlining function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&)' into 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'void __gnu_cxx::new_allocator<MBItem>::construct<MBItem, MBItem const&>(MBItem*, MBItem const&) (.10)' into 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::__normal_iterator(MBItem* const&)' into 'std::vector<MBItem, std::allocator<MBItem> >::end()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:717:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::size() const' into 'std::vector<MBItem, std::allocator<MBItem> >::_M_check_len(unsigned long, char const*) const' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1641:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' into 'std::vector<MBItem, std::allocator<MBItem> >::_M_check_len(unsigned long, char const*) const' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1641:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::__normal_iterator(MBItem* const&)' into 'std::vector<MBItem, std::allocator<MBItem> >::begin()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:699:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::base() const' into '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::difference_type __gnu_cxx::operator-<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&, __gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:969:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<MBItem>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<MBItem> >::allocate(std::allocator<MBItem>&, unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<MBItem> >::allocate(std::allocator<MBItem>&, unsigned long)' into 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_M_allocate(unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<MBItem*>::move_iterator(MBItem*)' into 'std::move_iterator<MBItem*> std::__make_move_if_noexcept_iterator<MBItem, std::move_iterator<MBItem*> >(MBItem*)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:1219:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<MBItem*>::base() const' into 'bool std::operator==<MBItem*>(std::move_iterator<MBItem*> const&, std::move_iterator<MBItem*> const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:1123:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator==<MBItem*>(std::move_iterator<MBItem*> const&, std::move_iterator<MBItem*> const&)' into 'bool std::operator!=<MBItem*>(std::move_iterator<MBItem*> const&, std::move_iterator<MBItem*> const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:1135:0)
INFO: [HLS 214-178] Inlining function 'MBItem&& std::forward<MBItem>(std::remove_reference<MBItem>::type&)' into 'void std::_Construct<MBItem, MBItem>(MBItem*, MBItem&&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_construct.h:75:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator!=<MBItem*>(std::move_iterator<MBItem*> const&, std::move_iterator<MBItem*> const&)' into 'MBItem* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<MBItem*>, MBItem*>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<MBItem*>::operator*() const' into 'MBItem* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<MBItem*>, MBItem*>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'void std::_Construct<MBItem, MBItem>(MBItem*, MBItem&&)' into 'MBItem* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<MBItem*>, MBItem*>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<MBItem*>::operator++()' into 'MBItem* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<MBItem*>, MBItem*>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'MBItem* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<MBItem*>, MBItem*>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*)' into 'MBItem* std::uninitialized_copy<std::move_iterator<MBItem*>, MBItem*>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'MBItem* std::uninitialized_copy<std::move_iterator<MBItem*>, MBItem*>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*)' into 'MBItem* std::__uninitialized_copy_a<std::move_iterator<MBItem*>, MBItem*, MBItem>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*, std::allocator<MBItem>&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<MBItem*> std::__make_move_if_noexcept_iterator<MBItem, std::move_iterator<MBItem*> >(MBItem*)' into 'MBItem* std::__uninitialized_move_if_noexcept_a<MBItem*, MBItem*, std::allocator<MBItem> >(MBItem*, MBItem*, MBItem*, std::allocator<MBItem>&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:309:0)
INFO: [HLS 214-178] Inlining function 'MBItem* std::__uninitialized_copy_a<std::move_iterator<MBItem*>, MBItem*, MBItem>(std::move_iterator<MBItem*>, std::move_iterator<MBItem*>, MBItem*, std::allocator<MBItem>&)' into 'MBItem* std::__uninitialized_move_if_noexcept_a<MBItem*, MBItem*, std::allocator<MBItem> >(MBItem*, MBItem*, MBItem*, std::allocator<MBItem>&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_uninitialized.h:309:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<MBItem>::deallocate(MBItem*, unsigned long)' into 'std::allocator_traits<std::allocator<MBItem> >::deallocate(std::allocator<MBItem>&, MBItem*, unsigned long) (.12)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<MBItem> >::deallocate(std::allocator<MBItem>&, MBItem*, unsigned long) (.12)' into 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_M_deallocate(MBItem*, unsigned long)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::_M_check_len(unsigned long, char const*) const' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::begin()' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::difference_type __gnu_cxx::operator-<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&, __gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&)' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_M_allocate(unsigned long)' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'MBItem const& std::forward<MBItem const&>(std::remove_reference<MBItem const&>::type&)' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&)' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::base() const' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'MBItem* std::__uninitialized_move_if_noexcept_a<MBItem*, MBItem*, std::allocator<MBItem> >(MBItem*, MBItem*, MBItem*, std::allocator<MBItem>&)' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_M_deallocate(MBItem*, unsigned long)' into 'void std::vector<MBItem, std::allocator<MBItem> >::_M_realloc_insert<MBItem const&>(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >, MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<MBItem> >::construct<MBItem, MBItem const&>(std::allocator<MBItem>&, MBItem*, MBItem const&)' into 'std::vector<MBItem, std::allocator<MBItem> >::push_back(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1075:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::end()' into 'std::vector<MBItem, std::allocator<MBItem> >::push_back(MBItem const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:1075:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::base() const' into 'bool __gnu_cxx::operator!=<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&, __gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&)' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_iterator.h:887:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<MBItem, std::allocator<MBItem> >::_M_deallocate(MBItem*, unsigned long)' into 'std::_Vector_base<MBItem, std::allocator<MBItem> >::~_Vector_base()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<MBItem, std::allocator<MBItem> >::~_Vector_base()' into 'std::vector<MBItem, std::allocator<MBItem> >::~vector()' (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::empty() const' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::front()' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::pop()' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'passDown_loadPhase(int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&)' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::vector()' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem(bool, bool, bool, int, float, float, bool)' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::begin()' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::end()' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::operator!=<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >(__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&, __gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > > const&)' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'std::vector<MBItem, std::allocator<MBItem> >::~vector()' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::operator*() const' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<MBItem*, std::vector<MBItem, std::allocator<MBItem> > >::operator++()' into 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)' (final_systolic_array_hls/pe_cycle.h:123:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::queue<std::deque<MBItem, std::allocator<MBItem> >, void>()' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem()' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::push(MBItem&&)' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::empty() const' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::front()' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::pop()' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
ERROR: [HLS 214-194] in function 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)': Undefined function operator new (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:111:27)
ERROR: [HLS 214-195] in function 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)': Unsupported std function std::deque<MBItem, std::allocator<MBItem> >::_M_reallocate_map (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:2163:4)
ERROR: [HLS 214-194] in function 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)': Undefined function operator delete (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:125:2)
ERROR: [HLS 214-195] in function 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)': Unsupported std function std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::push (final_systolic_array_hls/pe_cycle.h:97:27)
ERROR: [HLS 214-195] in function 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)': Unsupported std function std::vector<MBItem, std::allocator<MBItem> >::push_back (final_systolic_array_hls/pe_cycle.h:217:30)
ERROR: [HLS 214-195] in function 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)': Unsupported std function std::vector<MBItem, std::allocator<MBItem> >::push_back (final_systolic_array_hls/pe_cycle.h:229:30)
ERROR: [HLS 214-195] in function 'pe_cycle(int, int, int, PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)': Unsupported std function std::vector<MBItem, std::allocator<MBItem> >::push_back (final_systolic_array_hls/pe_cycle.h:230:30)
ERROR: [HLS 214-195] in function 'passDownWithPriority(PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)': Unsupported std function std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::push (final_systolic_array_hls/pe_cycle.h:58:23)
ERROR: [HLS 214-195] in function 'passDownWithPriority(PEState&, std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >&, bool)': Unsupported std function std::queue<MBItem, std::deque<MBItem, std::allocator<MBItem> > >::push (final_systolic_array_hls/pe_cycle.h:74:27)
ERROR: [HLS 214-194] in function 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)': Undefined function operator delete (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/ext/new_allocator.h:125:2)
WARNING: [HLS 214-167] The program may have out of bound array access (/eda/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_deque.h:258:13)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.71 seconds. CPU system time: 1.36 seconds. Elapsed time: 15.55 seconds; current allocated memory: 7.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 327.828 MB.
INFO: [HLS 200-10] Analyzing design file 'final_systolic_array_hls/systolic_array.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'MAX_PRODUCED_ITEMS' (final_systolic_array_hls/pe_cycle.h:186:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.5 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.74 seconds; current allocated memory: 0.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 327.828 MB.
INFO: [HLS 200-10] Analyzing design file 'final_systolic_array_hls/systolic_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.06 seconds. CPU system time: 0.54 seconds. Elapsed time: 2.69 seconds; current allocated memory: 329.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,176 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 959 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 957 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 947 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 949 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 999 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,028 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,017 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,017 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,017 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,036 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,146 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'complexMul(float, float, float, float, float&, float&)' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:199:17)
WARNING: [HLS 214-366] Duplicating function 'MBItem::MBItem()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (final_systolic_array_hls/pe_cycle.h:188:16)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem()' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:125:0)
INFO: [HLS 214-178] Inlining function 'passDown_loadPhase(int, PEState&, hls::stream<MBItem, 0>&)' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:125:0)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem() (.13)' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:125:0)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem(bool, bool, bool, int, float, float, bool)' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:125:0)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem()' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peQueue': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outputStream' with compact=bit mode in 100-bits (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inputStream' with compact=bit mode in 100-bits (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_235_6> at final_systolic_array_hls/pe_cycle.h:235:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_248_7> at final_systolic_array_hls/pe_cycle.h:248:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_131_1> at final_systolic_array_hls/pe_cycle.h:131:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_163_4> at final_systolic_array_hls/pe_cycle.h:163:39 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_152_3> at final_systolic_array_hls/pe_cycle.h:152:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_100_2> at final_systolic_array_hls/pe_cycle.h:100:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at final_systolic_array_hls/pe_cycle.h:188:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_13_1> at final_systolic_array_hls/systolic_array.cpp:13:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_4> at final_systolic_array_hls/systolic_array.cpp:39:22 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.1 seconds; current allocated memory: 332.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 332.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 334.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 335.812 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'peState.topCount' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'peState.phase' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'peState.partialReal' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'peState.partialImag' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'peState.horizB' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'peState.horizA' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'peState.topCount' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'peState.phase' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'peState.partialReal' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'peState.partialImag' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'peState.horizB' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'peState.horizA' in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'systolic_array(stream<MBItem, 0>&, stream<MBItem, 0>&, bool, int)peQueue.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'systolic_array(stream<MBItem, 0>&, stream<MBItem, 0>&, bool, int)peQueue.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'systolic_array(stream<MBItem, 0>&, stream<MBItem, 0>&, bool, int)peQueue' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-11] Balancing expressions in function 'pe_cycle' (final_systolic_array_hls/pe_cycle.h:21:39)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 361.559 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (final_systolic_array_hls/pe_cycle.h:95:22) in function 'pe_cycle' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_194_5' (final_systolic_array_hls/pe_cycle.h:194:27) in function 'pe_cycle' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function systolic_array'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function systolic_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 453.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 453.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 454.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 454.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 454.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle_Pipeline_VITIS_LOOP_235_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_235_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 455.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 455.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle_Pipeline_VITIS_LOOP_248_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_248_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_248_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 455.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 455.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 456.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 456.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle_Pipeline_VITIS_LOOP_152_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln154', final_systolic_array_hls/pe_cycle.h:154)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln154', final_systolic_array_hls/pe_cycle.h:154)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_152_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 457.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 457.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle_Pipeline_VITIS_LOOP_163_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 458.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 458.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle_Pipeline_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_100_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 459.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 459.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 462.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 462.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 462.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 462.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 462.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 463.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 463.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 464.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle_Pipeline_VITIS_LOOP_235_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_cycle_Pipeline_VITIS_LOOP_235_6' pipeline 'VITIS_LOOP_235_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle_Pipeline_VITIS_LOOP_235_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 465.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle_Pipeline_VITIS_LOOP_248_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_cycle_Pipeline_VITIS_LOOP_248_7' pipeline 'VITIS_LOOP_248_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle_Pipeline_VITIS_LOOP_248_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 468.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_cycle_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 470.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle_Pipeline_VITIS_LOOP_152_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle_Pipeline_VITIS_LOOP_152_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 472.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle_Pipeline_VITIS_LOOP_163_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_cycle_Pipeline_VITIS_LOOP_163_4' pipeline 'VITIS_LOOP_163_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle_Pipeline_VITIS_LOOP_163_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 474.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle_Pipeline_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_cycle_Pipeline_VITIS_LOOP_100_2' pipeline 'VITIS_LOOP_100_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle_Pipeline_VITIS_LOOP_100_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 477.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_cycle'.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_pe_cycle_produced_isWeight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_pe_cycle_produced_destPE_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_pe_cycle_produced_real_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 484.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 491.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/inputStream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/outputStream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/accumulateMode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/totalCycles' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'peState_phase_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'peState_topCount_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'peState_partialReal_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'peState_partialImag_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'peState_phase_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'peState_topCount_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'peState_partialReal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'peState_partialImag_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_peState_MB_isWeight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_peState_MB_isRealPart_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_peState_MB_needsMultiply_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_peState_MB_destPE_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_peState_MB_real_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_peState_MB_startOfFrame_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peQueue_U(systolic_array_fifo_w160_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peQueue_2_U(systolic_array_fifo_w160_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peQueue_1_U(systolic_array_fifo_w160_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 492.734 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.82 seconds; current allocated memory: 497.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 509.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.16 seconds. CPU system time: 1.42 seconds. Elapsed time: 16.77 seconds; current allocated memory: 182.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.9 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.58 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.07 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.61 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.87 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.37 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.04 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.42 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.06 seconds. CPU system time: 0.35 seconds. Elapsed time: 1.46 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.94 seconds. CPU system time: 0.43 seconds. Elapsed time: 12.47 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.67 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.12 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.51 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.14 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.98 seconds. CPU system time: 0.39 seconds. Elapsed time: 12.48 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.9 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.54 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./final_systolic_array_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 327.828 MB.
INFO: [HLS 200-10] Analyzing design file 'final_systolic_array_hls/systolic_array.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'peIndex' (final_systolic_array_hls/pe_cycle.h:21:34)
WARNING: [HLS 207-5292] unused parameter 'cycle' (final_systolic_array_hls/pe_cycle.h:21:47)
WARNING: [HLS 207-5292] unused parameter 'pe' (final_systolic_array_hls/pe_cycle.h:21:69)
WARNING: [HLS 207-5292] unused parameter 'msg' (final_systolic_array_hls/pe_cycle.h:21:85)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.12 seconds. CPU system time: 0.72 seconds. Elapsed time: 5.97 seconds; current allocated memory: 330.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 879 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,153 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,888 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,765 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,607 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,420 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,400 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,375 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,375 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,375 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,392 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,545 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/cmp794/systolic_array_hls/final_systolic_array_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'passDownWithPriority(PEState&, hls::stream<MBItem, 0>&, bool)' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:236:9)
INFO: [HLS 214-131] Inlining function 'passDown_loadPhase(int, PEState&, hls::stream<MBItem, 0>&)' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:165:9)
INFO: [HLS 214-131] Inlining function 'complexMul(float, float, float, float, float&, float&)' into 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' (final_systolic_array_hls/pe_cycle.h:182:17)
INFO: [HLS 214-131] Inlining function 'pe_cycle(int, int, int, PEState&, hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool)' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:39:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/systolic_array.cpp:37:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:171:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_178_5' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:178:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_214_6' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:214:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_226_7' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:226:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_1' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:56:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_2' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_3' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:71:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_4' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:75:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_1' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:126:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_143_2' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:143:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_3' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:145:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_4' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:153:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_1' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:93:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_2' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:98:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (final_systolic_array_hls/systolic_array.cpp:37:19) in function 'systolic_array' completely with a factor of 2 (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (final_systolic_array_hls/pe_cycle.h:171:16) in function 'systolic_array' completely with a factor of 8 (final_systolic_array_hls/systolic_array.cpp:8:0)
WARNING: [HLS 214-366] Duplicating function 'MBItem::MBItem()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (final_systolic_array_hls/pe_cycle.h:130:38)
WARNING: [HLS 214-366] Duplicating function 'MBItem::MBItem()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (final_systolic_array_hls/systolic_array.cpp:25:33)
WARNING: [HLS 214-366] Duplicating function 'MBItem::MBItem()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (final_systolic_array_hls/systolic_array.cpp:54:40)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem() (.9)' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem()' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'MBItem::MBItem(bool, bool, bool, int, float, float, bool)' into 'systolic_array(hls::stream<MBItem, 0>&, hls::stream<MBItem, 0>&, bool, int)' (final_systolic_array_hls/systolic_array.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE9peStreams': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.MB.startOfFrame': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.MB.imag': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.MB.real': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.MB.destPE': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.MB.needsMultiply': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.MB.isRealPart': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.MB.isWeight': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.phase': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.partialImag': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.partialReal': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14systolic_arrayRN3hls6streamI6MBItemLi0EEES3_biE7peState.topCount': Complete partitioning on dimension 1. (final_systolic_array_hls/systolic_array.cpp:15:0)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (final_systolic_array_hls/pe_cycle.h:145:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.84 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.58 seconds; current allocated memory: 333.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 333.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 337.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 339.469 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_2' (final_systolic_array_hls/systolic_array.cpp:35) in function 'systolic_array' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_126_1' (final_systolic_array_hls/pe_cycle.h:126) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'Loop-2.2' (final_systolic_array_hls/pe_cycle.h:145) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_143_2' (final_systolic_array_hls/pe_cycle.h:143) in function 'systolic_array': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_153_4' (final_systolic_array_hls/pe_cycle.h:153) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_93_1' (final_systolic_array_hls/pe_cycle.h:93) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_98_2' (final_systolic_array_hls/pe_cycle.h:98) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_178_5' (final_systolic_array_hls/pe_cycle.h:178) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_214_6' (final_systolic_array_hls/pe_cycle.h:214) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_226_7' (final_systolic_array_hls/pe_cycle.h:226) in function 'systolic_array': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_1' (final_systolic_array_hls/pe_cycle.h:56) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_60_2' (final_systolic_array_hls/pe_cycle.h:60) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_3' (final_systolic_array_hls/pe_cycle.h:71) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_75_4' (final_systolic_array_hls/pe_cycle.h:75) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_178_5' (final_systolic_array_hls/pe_cycle.h:178) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_214_6' (final_systolic_array_hls/pe_cycle.h:214) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_226_7' (final_systolic_array_hls/pe_cycle.h:226) in function 'systolic_array': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_1' (final_systolic_array_hls/pe_cycle.h:56) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_60_2' (final_systolic_array_hls/pe_cycle.h:60) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_71_3' (final_systolic_array_hls/pe_cycle.h:71) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_75_4' (final_systolic_array_hls/pe_cycle.h:75) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_126_1' (final_systolic_array_hls/pe_cycle.h:126) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'Loop-2.13' (final_systolic_array_hls/pe_cycle.h:145) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_143_2' (final_systolic_array_hls/pe_cycle.h:143) in function 'systolic_array': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_153_4' (final_systolic_array_hls/pe_cycle.h:153) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_93_1' (final_systolic_array_hls/pe_cycle.h:93) in function 'systolic_array' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_98_2' (final_systolic_array_hls/pe_cycle.h:98) in function 'systolic_array' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'systolic_array' (final_systolic_array_hls/systolic_array.cpp:4)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 351.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 387.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 387.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 388.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 388.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_35_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 403.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 403.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 403.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Pipeline_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Pipeline_VITIS_LOOP_52_4' pipeline 'VITIS_LOOP_52_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Pipeline_VITIS_LOOP_52_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 403.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/inputStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/outputStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/accumulateMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/totalCycles' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_20' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_RAM_AUTO_1R1W' to 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_RAM_AUTO_1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_12_RAM_AUTO_1R1W' to 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_12_RAM_AUTO_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_RAM_AUTO_1R1W' to 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_RAM_AUTO_1dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_19' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_11_RAM_AUTO_1R1W' to 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_11_RAM_AUTO_1eOg' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_21' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_13_RAM_AUTO_1R1W' to 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_13_RAM_AUTO_1fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_15_RAM_AUTO_1R1W' to 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_15_RAM_AUTO_1g8j' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'accumulateMode', 'totalCycles' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_8_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_10_RAM_AUTO_1bkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peState_14_RAM_AUTO_1dEe' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_produced_isWeight_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_produced_destPE_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'systolic_array_produced_real_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_U(systolic_array_fifo_w160_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_2_U(systolic_array_fifo_w160_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'systolic_array_stream_MBItem_0_stream_MBItem_0_bool_int_peStreams_1_U(systolic_array_fifo_w160_d32_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 405.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.73 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.24 seconds; current allocated memory: 429.582 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 442.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_array.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.95 seconds. CPU system time: 1.56 seconds. Elapsed time: 20.83 seconds; current allocated memory: 114.828 MB.
