INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ComputerDiRoland/OneDrive/PoliMi/Terzo anno/lezioni/primo semestre/reti logiche/progetto/vhdl/reti_logiche/reti_logiche.sim/sim_1/synth/timing/xsim/multiple_tests_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ComputerDiRoland/Desktop/multiple_tests.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiple_tests
