Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Aug 26 22:36:04 2020
| Host         : linux running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.290        0.000                      0                25188        0.041        0.000                      0                25188        0.750        0.000                       0                 19700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.771        0.000                      0                11300        0.041        0.000                      0                11300        2.000        0.000                       0                 13428  
clk2x               0.290        0.000                      0                 9280        0.098        0.000                      0                 9280        0.750        0.000                       0                  6272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.729        0.000                      0                 4096        0.048        0.000                      0                 4096  
clk           clk2x               0.556        0.000                      0                 1536        0.062        0.000                      0                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_6_0/dff_e/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.313ns (7.947%)  route 3.625ns (92.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 6.200 - 5.000 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13427, unset)        1.274     1.274    fsm/dff_loadingWeights/clk
    SLICE_X47Y7          FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.313     1.587 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=456, routed)         3.625     5.212    array/pe_6_0/dff_e/loadingWeights
    SLICE_X9Y3           FDRE                                         r  array/pe_6_0/dff_e/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=13427, unset)        1.200     6.200    array/pe_6_0/dff_e/clk
    SLICE_X9Y3           FDRE                                         r  array/pe_6_0/dff_e/q_reg[6]/C
                         clock pessimism              0.087     6.287    
                         clock uncertainty           -0.035     6.252    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.268     5.984    array/pe_6_0/dff_e/q_reg[6]
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  0.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 array/pe_4_7/int8_quad_mac/acc_y_dff/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_5_7/int8_quad_mac/acc_y_dff/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.994%)  route 0.135ns (33.006%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13427, unset)        0.589     0.589    array/pe_4_7/int8_quad_mac/acc_y_dff/clk
    SLICE_X82Y49         FDRE                                         r  array/pe_4_7/int8_quad_mac/acc_y_dff/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  array/pe_4_7/int8_quad_mac/acc_y_dff/q_reg[21]/Q
                         net (fo=1, routed)           0.135     0.888    array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/q_reg[31]_1[20]
    SLICE_X83Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.933 r  array/pe_5_7/int8_quad_mac/mul/dff_mul_ce/z_carry__4_i_3__88/O
                         net (fo=1, routed)           0.000     0.933    array/pe_5_7/int8_quad_mac/acc_y/q_reg[31]_1[1]
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.998 r  array/pe_5_7/int8_quad_mac/acc_y/z_carry__4/O[1]
                         net (fo=1, routed)           0.000     0.998    array/pe_5_7/int8_quad_mac/acc_y_dff/D[21]
    SLICE_X83Y50         FDRE                                         r  array/pe_5_7/int8_quad_mac/acc_y_dff/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13427, unset)        0.852     0.852    array/pe_5_7/int8_quad_mac/acc_y_dff/clk
    SLICE_X83Y50         FDRE                                         r  array/pe_5_7/int8_quad_mac/acc_y_dff/q_reg[21]/C
                         clock pessimism              0.000     0.852    
    SLICE_X83Y50         FDRE (Hold_fdre_C_D)         0.105     0.957    array/pe_5_7/int8_quad_mac/acc_y_dff/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         5.000       2.766      RAMB18_X3Y2   mem_a_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X51Y27  array/pe_3_4/dff_a/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y8   array/pe_0_0/dff_a/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 array/pe_3_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_3_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.341ns (17.972%)  route 1.556ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 3.775 - 2.500 ) 
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         1.309     1.309    array/pe_3_5/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X55Y32         FDRE                                         r  array/pe_3_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.341     1.650 r  array/pe_3_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[4]/Q
                         net (fo=1, routed)           1.556     3.206    array/pe_3_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[21]
    DSP48_X1Y18          DSP48E1                                      r  array/pe_3_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.275     3.775    array/pe_3_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y18          DSP48E1                                      r  array/pe_3_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.011     3.786    
                         clock uncertainty           -0.035     3.751    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.254     3.497    array/pe_3_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.497    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  0.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.326%)  route 0.163ns (53.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.561     0.561    array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X35Y38         FDRE                                         r  array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.163     0.865    array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/opt_has_pipe.first_q_reg[23][0]
    DSP48_X2Y15          DSP48E1                                      r  array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.904     0.904    array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X2Y15          DSP48E1                                      r  array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.250     0.654    
    DSP48_X2Y15          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113     0.767    array/pe_4_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X2Y14   array/pe_1_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X94Y8   array/pe_6_2/int8_quad_mac/mul/dff_be0/q_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X22Y20  array/pe_4_0/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 array/pe_4_1/int8_quad_mac/mul/dff_be0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_4_1/int8_quad_mac/mul/dff_mul_de/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.513ns  (logic 0.393ns (25.972%)  route 1.120ns (74.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 6.132 - 5.000 ) 
    Source Clock Delay      (SCD):    1.328ns = ( 3.828 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.328     3.828    array/pe_4_1/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X20Y22         FDRE                                         r  array/pe_4_1/int8_quad_mac/mul/dff_be0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.393     4.221 r  array/pe_4_1/int8_quad_mac/mul/dff_be0/q_reg[8]/Q
                         net (fo=2, routed)           1.120     5.341    array/pe_4_1/int8_quad_mac/mul/dff_mul_de/D[8]
    SLICE_X33Y9          FDRE                                         r  array/pe_4_1/int8_quad_mac/mul/dff_mul_de/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=13427, unset)        1.132     6.132    array/pe_4_1/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X33Y9          FDRE                                         r  array/pe_4_1/int8_quad_mac/mul/dff_mul_de/q_reg[8]/C
                         clock pessimism              0.000     6.132    
                         clock uncertainty           -0.035     6.097    
    SLICE_X33Y9          FDRE (Setup_fdre_C_D)       -0.026     6.071    array/pe_4_1/int8_quad_mac/mul/dff_mul_de/q_reg[8]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 array/pe_0_2/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.077%)  route 0.273ns (65.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.584     0.584    array/pe_0_2/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X63Y5          FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  array/pe_0_2/int8_quad_mac/mul/dff_ae0/q_reg[1]/Q
                         net (fo=2, routed)           0.273     0.998    array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/D[1]
    SLICE_X61Y5          FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13427, unset)        0.853     0.853    array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X61Y5          FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[1]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.035     0.888    
    SLICE_X61Y5          FDRE (Hold_fdre_C_D)         0.061     0.949    array/pe_0_2/int8_quad_mac/mul/dff_mul_ce/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 array/pe_6_5/dff_b/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_6_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.524ns (29.753%)  route 1.237ns (70.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 3.627 - 2.500 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13427, unset)        1.306     1.306    array/pe_6_5/dff_b/clk
    SLICE_X56Y22         FDRE                                         r  array/pe_6_5/dff_b/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.313     1.619 r  array/pe_6_5/dff_b/q_reg[1]/Q
                         net (fo=2, routed)           1.237     2.856    array/pe_6_5/int8_quad_mac/mul/q_reg[7]_7[1]
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.211     3.067 r  array/pe_6_5/int8_quad_mac/mul/q[1]_i_1__48/O
                         net (fo=1, routed)           0.000     3.067    array/pe_6_5/int8_quad_mac/mul/dff_dsp_in1/D[1]
    SLICE_X39Y34         FDRE                                         r  array/pe_6_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.127     3.627    array/pe_6_5/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X39Y34         FDRE                                         r  array/pe_6_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[1]/C
                         clock pessimism              0.000     3.627    
                         clock uncertainty           -0.035     3.592    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.032     3.624    array/pe_6_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.624    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  0.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 array/pe_5_2/dff_c/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_5_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.655%)  route 0.321ns (63.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=13427, unset)        0.553     0.553    array/pe_5_2/dff_c/clk
    SLICE_X51Y14         FDRE                                         r  array/pe_5_2/dff_c/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  array/pe_5_2/dff_c/q_reg[2]/Q
                         net (fo=2, routed)           0.321     1.015    array/pe_5_2/int8_quad_mac/mul/q_reg[7]_4[2]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.060 r  array/pe_5_2/int8_quad_mac/mul/q[2]_i_1__13/O
                         net (fo=1, routed)           0.000     1.060    array/pe_5_2/int8_quad_mac/mul/dff_dsp_in0/D[2]
    SLICE_X54Y15         FDRE                                         r  array/pe_5_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.843     0.843    array/pe_5_2/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X54Y15         FDRE                                         r  array/pe_5_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.035     0.878    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.120     0.998    array/pe_5_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.062    





