
*** Running vivado
    with args -log top_dht11_sa_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dht11_sa_top_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_dht11_sa_top_0.tcl -notrace
Command: synth_design -top top_dht11_sa_top_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11407 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1075.203 ; gain = 178.297 ; free physical = 660 ; free virtual = 27107
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_dht11_sa_top_0' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ip/top_dht11_sa_top_0/synth/top_dht11_sa_top_0.vhd:67]
	Parameter freq bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'dht11_sa_top' declared at '/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_sa_top.vhd:9' bound to instance 'U0' of component 'dht11_sa_top' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ip/top_dht11_sa_top_0/synth/top_dht11_sa_top_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'dht11_sa_top' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_sa_top.vhd:23]
	Parameter freq bound to: 125 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dht11_sa' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_sa.vhd:21]
	Parameter freq bound to: 125 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debouncer' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/debouncer.vhd:37]
	Parameter n0 bound to: 50000 - type: integer 
	Parameter n1 bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/debouncer.vhd:37]
INFO: [Synth 8-638] synthesizing module 'dht11_ctrl' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_ctrl.vhd:26]
	Parameter freq bound to: 125 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sipo' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/sipo.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sipo' (2#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/sipo.vhd:17]
INFO: [Synth 8-638] synthesizing module 'timer' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/timer.vhd:18]
	Parameter freq bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (3#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/timer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'fsm' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/fsm.vhd:24]
INFO: [Synth 8-4471] merging register 'pe_local_reg' into 'pe_reg' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/fsm.vhd:45]
INFO: [Synth 8-4471] merging register 'dout_sipo_local_reg' into 'dout_sipo_reg' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/fsm.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'fsm' (4#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/fsm.vhd:24]
INFO: [Synth 8-638] synthesizing module 'syncdata' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/syncdata.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'syncdata' (5#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/syncdata.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'dht11_ctrl' (6#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_ctrl.vhd:26]
INFO: [Synth 8-638] synthesizing module 'checksum' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/checksum.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'checksum' (7#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/checksum.vhd:11]
INFO: [Synth 8-638] synthesizing module 'datamux' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/datamux.vhd:16]
INFO: [Synth 8-226] default block is never used [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/datamux.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'datamux' (8#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/datamux.vhd:16]
INFO: [Synth 8-638] synthesizing module 'd_select_mux2' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/8to4mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'd_select_mux2' (9#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/8to4mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'dht11_sa' (10#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_sa.vhd:21]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: lvcmos33 - type: string 
	Parameter SLEW bound to: slow - type: string 
INFO: [Synth 8-113] binding component instance 'u1' to cell 'IOBUF' [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_sa_top.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'dht11_sa_top' (11#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ipshared/e165/dht11_sa_top.srcs/sources_1/imports/dht11/dht11_sa_top.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'top_dht11_sa_top_0' (12#1) [/tmp/build-khuong/top.srcs/sources_1/bd/top/ip/top_dht11_sa_top_0/synth/top_dht11_sa_top_0.vhd:67]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1116.680 ; gain = 219.773 ; free physical = 617 ; free virtual = 27064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.680 ; gain = 219.773 ; free physical = 617 ; free virtual = 27064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1119.676 ; gain = 222.770 ; free physical = 617 ; free virtual = 27064
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "local_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5545] ROM "timer_rst" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    idle |                              001 |                              001
               mcudrive1 |                              010 |                              010
               mcudrive2 |                              011 |                              011
               dhtdrive1 |                              100 |                              100
               dhtdrive2 |                              101 |                              101
                receive1 |                              110 |                              110
                receive2 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1143.707 ; gain = 246.801 ; free physical = 592 ; free virtual = 27040
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sipo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
Module syncdata 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module checksum 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
Module d_select_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/u0/u0/u0/done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U0/u0/u0/u1/local_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/u0/u0/u2/next_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/u0/u0/u2/next_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/u0/u0/u2/timer_rst" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 510 ; free virtual = 26957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 510 ; free virtual = 26957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/u0/u0/u2/data_drv_reg is being inverted and renamed to U0/u0/u0/u2/data_drv_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT1   |   108|
|3     |LUT2   |    33|
|4     |LUT3   |    40|
|5     |LUT4   |    43|
|6     |LUT5   |    30|
|7     |LUT6   |    68|
|8     |FDRE   |   212|
|9     |FDSE   |     6|
|10    |IOBUF  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   571|
|2     |  U0       |dht11_sa_top |   571|
|3     |    u0     |dht11_sa     |   570|
|4     |      deb  |debouncer    |    71|
|5     |      u0   |dht11_ctrl   |   497|
|6     |        u0 |sipo         |   225|
|7     |        u1 |timer        |   135|
|8     |        u2 |fsm          |   129|
|9     |        u3 |syncdata     |     8|
|10    |      u1   |checksum     |     2|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.746 ; gain = 226.543 ; free physical = 502 ; free virtual = 26950
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1234.746 ; gain = 337.840 ; free physical = 502 ; free virtual = 26950
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1335.852 ; gain = 340.227 ; free physical = 437 ; free virtual = 26885
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tmp/build-khuong/top.runs/top_dht11_sa_top_0_synth_1/top_dht11_sa_top_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1749.371 ; gain = 413.520 ; free physical = 183 ; free virtual = 26557
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/build-khuong/top.runs/top_dht11_sa_top_0_synth_1/top_dht11_sa_top_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1749.371 ; gain = 0.000 ; free physical = 166 ; free virtual = 26553
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 18:27:52 2017...
