# Reading C:/intelFPGA_lite/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton {C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:17 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton" C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension_tb.v 
# -- Compiling module proc_extension_tb
# 
# Top level modules:
# 	proc_extension_tb
# End time: 21:54:18 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton {C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton" C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension.v 
# -- Compiling module simple_proc_ext
# 
# Top level modules:
# 	simple_proc_ext
# End time: 21:54:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton {C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:18 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton" C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v 
# -- Compiling module sign_extend
# -- Compiling module tick_FSM
# -- Compiling module multiplexer
# -- Compiling module ALU
# -- Compiling module register_n
# 
# Top level modules:
# 	sign_extend
# 	tick_FSM
# 	multiplexer
# 	ALU
# 	register_n
# End time: 21:54:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.proc_extension_tb
# vsim work.proc_extension_tb 
# Start time: 21:54:59 on Oct 11,2024
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.proc_extension_tb
# Loading work.simple_proc_ext
# Loading work.sign_extend
# Loading work.register_n
# Loading work.multiplexer
# Loading work.ALU
# Loading work.tick_FSM
add wave -position end  sim:/proc_extension_tb/R0
add wave -position end  sim:/proc_extension_tb/R1
add wave -position end  sim:/proc_extension_tb/R2
add wave -position end  sim:/proc_extension_tb/R3
add wave -position end  sim:/proc_extension_tb/R4
add wave -position end  sim:/proc_extension_tb/R5
add wave -position end  sim:/proc_extension_tb/R6
add wave -position end  sim:/proc_extension_tb/R7
add wave -position end  sim:/proc_extension_tb/bus
add wave -position end  sim:/proc_extension_tb/clk
add wave -position end  sim:/proc_extension_tb/din
add wave -position end  sim:/proc_extension_tb/display
add wave -position end  sim:/proc_extension_tb/errors
add wave -position end  sim:/proc_extension_tb/rst
add wave -position end  sim:/proc_extension_tb/test_case
add wave -position end  sim:/proc_extension_tb/tick_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: cgreg  Hostname: CG-LAPTOP  ProcessID: 17160
#           Attempting to use alternate WLF file "./wlft8i0mqx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8i0mqx
run -all
# Starting processor testbench
# Time=0, Tick=0001
# Time=105, Tick=0010
# Time=115, Tick=0100
# 
# Test Case 1: MOVI Instructions
# Time=125, Tick=1000
# Time=135, Tick=0001
# Time=145, Tick=0010
# Time=155, Tick=0100
# Time=165, Tick=1000
# Time=175, Tick=0001
# Time=185, Tick=0010
# Time=195, Tick=0100
# Time=205, Tick=1000
# Time=215, Tick=0001
# Time=225, Tick=0010
# Time=235, Tick=0100
# Time=245, Tick=1000
# Time=255, Tick=0001
# Time=265, Tick=0010
# Time=275, Tick=0100
# Time=285, Tick=1000
# Success: R0 = 42
# Success: R1 = 24
# Success: R2 = 59
# Success: R3 = 5
# 
# Test Case 2: MULT Instruction
# Time=295, Tick=0001
# Time=305, Tick=0010
# Time=315, Tick=0100
# Time=325, Tick=1000
# Time=335, Tick=0001
# Time=345, Tick=0010
# Time=355, Tick=0100
# Time=365, Tick=1000
# Time=375, Tick=0001
# Success: R4 = 0
# Success: R1 = 120
# 
# Test Case 3: DISPLAY Instruction
# Time=385, Tick=0010
# Time=395, Tick=0100
# Time=405, Tick=1000
# Time=415, Tick=0001
# Time=425, Tick=0010
# Time=435, Tick=0100
# Time=445, Tick=1000
# Time=455, Tick=0001
# Time=465, Tick=0010
# Time=475, Tick=0100
# Success: Display = 42
# Time=485, Tick=1000
# Time=495, Tick=0001
# Time=505, Tick=0010
# Time=515, Tick=0100
# Time=525, Tick=1000
# Success: Display = 120
# 
# Test Case 4: SSI Instruction
# Time=535, Tick=0001
# Time=545, Tick=0010
# Time=555, Tick=0100
# Time=565, Tick=1000
# Time=575, Tick=0001
# Time=585, Tick=0010
# Time=595, Tick=0100
# Time=605, Tick=1000
# Time=615, Tick=0001
# Time=625, Tick=0010
# Time=635, Tick=0100
# Time=645, Tick=1000
# Success: R1 = 120
# Error: R3 = 5, expected 480
# 
# Test completed with 1 errors
# ** Note: $stop    : C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension_tb.v(133)
#    Time: 647 ns  Iteration: 0  Instance: /proc_extension_tb
# Break in Module proc_extension_tb at C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension_tb.v line 133
