{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 230, 230], "uint8"], ["TENSOR", [64, 4, 7, 7], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 230, 230, "uint8"], [64, 4, 7, 7, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 9, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[4.753570986681499e-05], 0, 2.8066282272338867, 1580008563.9228158], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [64, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [64, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.998768147213289e-06], 0, 2.250263214111328, 1580009076.9587917], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[3.392136559679037e-05], 0, 2.8200254440307617, 1580009286.0681002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.150756747136403e-05], 0, 2.6344454288482666, 1580010291.6114316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.150756747136403e-05], 0, 2.6344454288482666, 1580010291.6114316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9007902661309515e-05], 0, 2.480959177017212, 1580011093.1258519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[3.392136559679037e-05], 0, 2.8200254440307617, 1580009286.0681002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.150756747136403e-05], 0, 2.6344454288482666, 1580010291.6114316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [64, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [64, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 31, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.9007902661309515e-05], 0, 2.480959177017212, 1580011093.1258519], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 58, 58], "uint8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 58, 58, "uint8"], [64, 64, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 8]], ["unroll_kw", "ot", true]]}], "r": [[3.392136559679037e-05], 0, 2.8200254440307617, 1580009286.0681002], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 56, 56], "uint8"], ["TENSOR", [256, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "uint8"], [256, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 82, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[2.150756747136403e-05], 0, 2.6344454288482666, 1580010291.6114316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [128, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [128, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 255, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.0965114986035322e-05], 0, 3.551339626312256, 1580012294.7763011], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.4695780928538916e-05], 0, 2.811598777770996, 1580013282.073823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.878825290990487e-05], 0, 2.489518165588379, 1580015005.4111173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 56, 56], "uint8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 56, 56, "uint8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.45964842711564e-05], 0, 2.831442356109619, 1580013439.5275533], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9355021172048998e-05], 0, 2.551936626434326, 1580016267.5004454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.4695780928538916e-05], 0, 2.811598777770996, 1580013282.073823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.878825290990487e-05], 0, 2.489518165588379, 1580015005.4111173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9355021172048998e-05], 0, 2.551936626434326, 1580016267.5004454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.4695780928538916e-05], 0, 2.811598777770996, 1580013282.073823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.878825290990487e-05], 0, 2.489518165588379, 1580015005.4111173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [128, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [128, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 259, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[1.9355021172048998e-05], 0, 2.551936626434326, 1580016267.5004454], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 30, 30], "uint8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 30, 30, "uint8"], [128, 128, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[3.4695780928538916e-05], 0, 2.811598777770996, 1580013282.073823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 128, 28, 28], "uint8"], ["TENSOR", [512, 128, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "uint8"], [512, 128, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 117, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.878825290990487e-05], 0, 2.489518165588379, 1580015005.4111173], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [256, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [256, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 203, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.0964629822122841e-05], 0, 2.0502769947052, 1580017414.9158487], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 28, 28], "uint8"], ["TENSOR", [1024, 512, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 28, 28, "uint8"], [1024, 512, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 123, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[3.138236357317382e-05], 0, 2.7142791748046875, 1580018743.978219], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 248, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[1.943871139265071e-05], 0, 2.5673563480377197, 1580020132.5423892], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [256, 1024, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [256, 1024, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 317, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 2]]}], "r": [[1.8955591289690425e-05], 0, 2.56093168258667, 1580020571.5732515], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 16, 16], "uint8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 16, 16, "uint8"], [256, 256, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 223, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[3.338794521195212e-05], 0, 2.685072183609009, 1580017666.6073349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 256, 14, 14], "uint8"], ["TENSOR", [1024, 256, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "uint8"], [1024, 256, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 304, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[1.7929513594332913e-05], 0, 2.3685739040374756, 1580019366.7295554], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [512, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [512, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.0090954929662502e-05], 0, 1.8362326622009277, 1580021508.9797757], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.405263096303589e-05], 0, 2.75895094871521, 1580022109.1598258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7411873510735183e-05], 0, 2.516763687133789, 1580023605.1161263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1024, 14, 14], "uint8"], ["TENSOR", [2048, 1024, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1024, 14, 14, "uint8"], [2048, 1024, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[3.738344793525831e-05], 0, 2.7535417079925537, 1580022336.2122593], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7771348524316862e-05], 0, 2.4645822048187256, 1580023757.079071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.405263096303589e-05], 0, 2.75895094871521, 1580022109.1598258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7411873510735183e-05], 0, 2.516763687133789, 1580023605.1161263], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 2048, 7, 7], "uint8"], ["TENSOR", [512, 2048, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 2048, 7, 7, "uint8"], [512, 2048, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 62, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7771348524316862e-05], 0, 2.4645822048187256, 1580023757.079071], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 9, 9], "uint8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 9, 9, "uint8"], [512, 512, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[3.405263096303589e-05], 0, 2.75895094871521, 1580022109.1598258], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 512, 7, 7], "uint8"], ["TENSOR", [2048, 512, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "uint8"], [2048, 512, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 66, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[1.7411873510735183e-05], 0, 2.516763687133789, 1580023605.1161263], "v": 0.1}
