"""
input_ports_in_loop.nestml
##########################


Description
+++++++++++

This test is used to test the usage of both vectorized and non-vectorized input ports in loops


Copyright statement
+++++++++++++++++++

This file is part of NEST.

Copyright (C) 2004 The NEST Initiative

NEST is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 2 of the License, or
(at your option) any later version.

NEST is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with NEST.  If not, see <http://www.gnu.org/licenses/>.
"""
model input_ports_loop:
    state:
        bar real = 0
        foo_spikes real = 0
        my_spikes_ip[N_spikes] real = 0

    parameters:
        N_buf integer = 5
        N_spikes integer = 10

    input:
        NMDA_spikes <- spike
        foo[2] <- spike
        spike_buf[N_buf] <- spike

    update:
        bar += NMDA_spikes * s

        # foo spikes
        i integer = 0
        for i in 0 ... (N_buf) step 1:
            foo_spikes += 2.5 * foo[i] * s

        # spike_buf spikes
        j integer = 0
        k integer = 0
        while j < N_buf and k < N_spikes:
            my_spikes_ip[k+2] += spike_buf[j] * s
            j += 1
            k += 1
