
---------- Begin Simulation Statistics ----------
final_tick                               770130057500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 705594                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858472                       # Number of bytes of host memory used
host_op_rate                                   776438                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1782.19                       # Real time elapsed on the host
host_tick_rate                              106792643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500003                       # Number of instructions simulated
sim_ops                                    1383758466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.190325                       # Number of seconds simulated
sim_ticks                                190324528750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3066730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6133480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.837282                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits       8574490                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      8588465                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       724929                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12484675                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           38                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          646                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          608                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      13578075                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        145079                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        31811472                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       33651889                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       724676                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          7880149                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     20132877                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           15                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     25156830                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250163944                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    261356970                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    376704500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.693798                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.032339                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    324731928     86.20%     86.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      9268260      2.46%     88.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      6516696      1.73%     90.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      4296949      1.14%     91.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      2531011      0.67%     92.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3540120      0.94%     93.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2529802      0.67%     93.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3156857      0.84%     94.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     20132877      5.34%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    376704500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       103584                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       127199341                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            56176389                       # Number of loads committed
system.switch_cpus_1.commit.membars                10                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     53555479     20.49%     20.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       762725      0.29%     20.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            9      0.00%     20.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     27062621     10.35%     31.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp      1038679      0.40%     31.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      1226530      0.47%     32.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     29255544     11.19%     43.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     51308014     19.63%     62.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      5775622      2.21%     65.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      5624740      2.15%     67.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      5631689      2.15%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          744      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       219852      0.08%     69.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        58757      0.02%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         3707      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56176389     21.49%     90.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     23655869      9.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    261356970                       # Class of committed instruction
system.switch_cpus_1.commit.refs             79832258                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       193273929                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           261193027                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.522596                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.522596                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    324831527                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          349                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved      7669969                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    292999727                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       14403185                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        21780210                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       735866                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1255                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     18817523                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          13578075                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        27775818                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           351638382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       254606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            291647085                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          650                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1472406                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.035671                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     28192974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8719607                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.766184                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    380568319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.800239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.206411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      325527636     85.54%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6657845      1.75%     87.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        6308691      1.66%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        3962286      1.04%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3168344      0.83%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3320750      0.87%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2210863      0.58%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4453878      1.17%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       24958026      6.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    380568319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 80739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       771152                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        9736863                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              250029                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.736043                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           89193969                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         24183938                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     163833605                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     63021914                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           22                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       103630                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     24674280                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    286250973                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     65010031                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       919345                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    280173920                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2853556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     19487653                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       735866                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     25165281                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       464960                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6493904                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         3281                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        15313                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       903997                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      6845493                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      1018398                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15313                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       337430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       433722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       325444293                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           275096388                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.636961                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       207295171                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.722703                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            275356167                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      181701496                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      66590678                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.656773                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.656773                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           88      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     62277460     22.16%     22.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1121288      0.40%     22.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           14      0.00%     22.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     27325562      9.72%     32.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp      1255293      0.45%     32.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      1266753      0.45%     33.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     29341757     10.44%     43.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     51435477     18.30%     61.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      5775877      2.05%     63.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      5660695      2.01%     65.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      5631930      2.00%     67.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     67.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     67.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          744      0.00%     67.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     67.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       225003      0.08%     68.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        62710      0.02%     68.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     68.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         4963      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65475328     23.29%     91.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     24232323      8.62%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    281093265                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         315203430                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         1.121348                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         87833      0.03%      0.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult        15970      0.01%      0.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd      1808676      0.57%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp          389      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt         5086      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     97216718     30.84%     31.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     87248718     27.68%     59.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     40782231     12.94%     72.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc     33263400     10.55%     82.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     53580011     17.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        11586      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1005231      0.32%     99.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       177581      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     85875655                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    551629367                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     80615281                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    107772729                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        286000922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       281093265                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           22                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     24807778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       227756                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31915436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    380568319                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.738614                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.417108                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    261987632     68.84%     68.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45534731     11.96%     80.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     32694296      8.59%     89.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     16433817      4.32%     93.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     11134248      2.93%     96.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      5429332      1.43%     98.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      3921697      1.03%     99.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      1805871      0.47%     99.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      1626695      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    380568319                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.738458                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    510420952                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    706556668                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    194481107                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    203050818                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     12051585                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      8140798                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     63021914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     24674280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     642003333                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    121589217                       # number of misc regfile writes
system.switch_cpus_1.numCycles              380649058                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     225102285                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    380919049                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     44509335                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       21204060                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     52790850                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1333755                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1076956540                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    289460105                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    421727958                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        32302538                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3278949                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       735866                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101116096                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       40808690                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    189960506                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       107467                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1379                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       109925472                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    324832461                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          643084721                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         576904876                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  1019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      317772957                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     177947225                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3187474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3011248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6374950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3011248                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2983793                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       947752                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2118978                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82908                       # Transaction distribution
system.membus.trans_dist::ReadExResp            82908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2983793                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9200181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9200181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    256924992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               256924992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3066750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3066750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3066750                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10522197000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16505632750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 770130057500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3091655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1995418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5276518                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            95733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           95733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           920                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3090737                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           86                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           86                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9559664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9562424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       117760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    270984576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271102336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4085382                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60656128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7272858                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.414039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4261610     58.60%     58.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3011248     41.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7272858                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4236061000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4779745000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1380000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       120679                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120687                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       120679                       # number of overall hits
system.l2.overall_hits::total                  120687                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          912                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3065791                       # number of demand (read+write) misses
system.l2.demand_misses::total                3066703                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          912                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3065791                       # number of overall misses
system.l2.overall_misses::total               3066703                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     78716000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 278328701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     278407417000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     78716000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 278328701000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    278407417000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3186470                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3187390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3186470                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3187390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.991304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.962128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962136                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.991304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.962128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962136                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 86311.403509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90785.282167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90783.951690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 86311.403509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90785.282167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90783.951690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              947752                       # number of writebacks
system.l2.writebacks::total                    947752                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3065791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3066703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3065791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3066703                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     69596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 247670811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247740407000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     69596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 247670811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247740407000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.991304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.962128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.991304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.962128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76311.403509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80785.288691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80783.958212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76311.403509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80785.288691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80783.958212                       # average overall mshr miss latency
system.l2.replacements                        4085382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1047666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1047666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1047666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1047666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          920                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              920                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          920                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          920                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1992596                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1992596                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data        12825                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12825                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        82908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               82908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   6849979000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6849979000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        95733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             95733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.866034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82621.447870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82621.447870                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        82908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          82908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   6020899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6020899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.866034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72621.447870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72621.447870                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     78716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.991304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86311.403509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86311.403509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     69596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.991304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76311.403509                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76311.403509                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       107854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            107854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      2982883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2982883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 271478722000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 271478722000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3090737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3090737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.965104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.965104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91012.192567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91012.192567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      2982883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2982883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 241649912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 241649912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.965104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.965104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81012.199272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81012.199272                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                37                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              49                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.569767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.569767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       949000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       949000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.569767                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.569767                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19367.346939                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19367.346939                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.999092                       # Cycle average of tags in use
system.l2.tags.total_refs                     4382609                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4085675                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.072677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.268679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.011130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.037860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   196.681422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.096036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.125000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55085019                       # Number of tag accesses
system.l2.tags.data_accesses                 55085019                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    196210496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          196268864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60656128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60656128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      3065789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3066701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       947752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             947752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       306676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1030925952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1031232628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       306676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           306676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      318698427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318698427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      318698427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       306676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1030925952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1349931056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    938005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   3004960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001097126750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6530320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             881855                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3066701                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     947752                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3066701                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   947752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  60829                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9747                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            138528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            145748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            133363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            139180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            111953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            202215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            205237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           233502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           218006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           250283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           236590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           266131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           267044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             51363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             62953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             59034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             52454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             59657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            54920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59496                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65157527000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15029360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            121517627000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21676.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40426.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1574250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  635958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3066701                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               947752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1741566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  903157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  263147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   97891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  56946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  58254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  61678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  58320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  57323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  57332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1733625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.593470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.883233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.031712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       813116     46.90%     46.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       663553     38.28%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       156753      9.04%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47026      2.71%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18775      1.08%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9239      0.53%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5349      0.31%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3768      0.22%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16046      0.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1733625                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.493809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.164011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.864593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         57182     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           75      0.13%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57261                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.380730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47764     83.41%     83.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              544      0.95%     84.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6165     10.77%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2279      3.98%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              458      0.80%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57261                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              192375808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3893056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60030528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               196268864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60656128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1010.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       315.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1031.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    318.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  190336726500                       # Total gap between requests
system.mem_ctrls.avgGap                      47412.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        58368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    192317440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     60030528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 306676.182956265460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1010471121.421337008476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 315411410.154351949692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      3065789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       947752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     31950500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 121485676500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4656477537250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35033.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39626.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4913181.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7667524620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4075355625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13416117120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2481864660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15023645520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      84778162260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1692482400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       129135152205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        678.499787                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3685336750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6355180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 180284012000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4710672120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2503751250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8045808960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2414375280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15023645520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84444765270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1973237760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       119116256160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.858669                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4387870250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6355180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 179581478500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000000692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     27774692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1035275388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000000692                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500004                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     27774692                       # number of overall hits
system.cpu.icache.overall_hits::total      1035275388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3897                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2771                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1126                       # number of overall misses
system.cpu.icache.overall_misses::total          3897                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     94152499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94152499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     94152499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94152499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     27775818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1035279285                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     27775818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1035279285                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 83616.784192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24160.251219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 83616.784192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24160.251219                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3179                       # number of writebacks
system.cpu.icache.writebacks::total              3179                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          206                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          920                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          920                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          920                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          920                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     80221499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80221499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     80221499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80221499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87197.281522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87197.281522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87197.281522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87197.281522                       # average overall mshr miss latency
system.cpu.icache.replacements                   3179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000000692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     27774692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1035275388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3897                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     94152499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94152499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     27775818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1035279285                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 83616.784192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24160.251219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     80221499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80221499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87197.281522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87197.281522                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.488807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1035279079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          280487.423192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.432682                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    38.056125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.074328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4141120831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4141120831                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    358798522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2308486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     67704635                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        428811643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    359692385                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2308486                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     67704636                       # number of overall hits
system.cpu.dcache.overall_hits::total       429705507                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11275568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       155330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     11183045                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22613943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11279578                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       155330                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     11183045                       # number of overall misses
system.cpu.dcache.overall_misses::total      22617953                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12632342000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 874013815310                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 886646157310                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12632342000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 874013815310                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 886646157310                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370074090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2463816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     78887680                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    451425586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370971963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2463816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     78887681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    452323460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.063044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.141759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050095                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.063044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.141759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050004                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81325.835318                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 78155.262302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39207.941636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81325.835318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 78155.262302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39200.990351                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29221775                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          977                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            512389                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.030450                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.470588                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3457475                       # number of writebacks
system.cpu.dcache.writebacks::total           3457475                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      7996492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7996492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      7996492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7996492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       155330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3186553                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3341883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       155330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3186553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3341883                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12477012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 284513260067                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 296990272067                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12477012000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 284513260067                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 296990272067                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.063044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.040394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007403                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.063044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.040394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007388                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80325.835318                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89285.588555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88869.141160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80325.835318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89285.588555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88869.141160                       # average overall mshr miss latency
system.cpu.dcache.replacements               14620975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    217157563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1761001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     44531307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       263449871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10582587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       148750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     10585552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21316889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12232827500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 831389483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 843622310500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227740150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1909751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     55116859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    284766760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.077890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.192057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82237.495798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 78540.021626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39575.301560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      7494810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7494810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       148750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3090742                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3239492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12084077500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 277369333000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 289453410500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.077890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.056076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81237.495798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 89741.988493                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89351.481806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    141640719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       547485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     23173328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      165361532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       643400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       597451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1247431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    399514500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  42622959347                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  43022473847                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    142284119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       554065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     23770779                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    166608963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.025134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 60716.489362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 71341.347403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34488.860584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       501682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       501682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         6580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        95769                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       102349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    392934500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   7142596104                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7535530604                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.004029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 59716.489362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 74581.504495                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73625.835172                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       893863                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        893864                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       897873                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       897874                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        49581                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data           42                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        49623                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data      1372963                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1372963                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        49821                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data           42                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        49863                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.995183                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.995187                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 32689.595238                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total    27.667876                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data      1330963                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1330963                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 31689.595238                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31689.595238                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1677155                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            1                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1677167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       247000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       429500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       676500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1677179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1677196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data       247000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data       107375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23327.586207                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       246000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       423500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       669500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data       246000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data 141166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       167375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1677179                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1677191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1677179                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1677191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.987717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           447681352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14621487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.618045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   370.580885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    14.885277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   126.521554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.723791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.247112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1837332875                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1837332875                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 770130057500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 557365282500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 212764775000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
