

================================================================
== Vivado HLS Report for 'stream_in_row_3'
================================================================
* Date:           Tue May 10 21:15:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.169 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      355| 4.000 ns | 1.420 us |    1|  355|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      353|      353|         3|          1|          1|   352|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([704 x i16]* %row_buffer_0_V, [704 x i16]* %row_buffer_1_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rowBufferIdx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rowBufferIdx_V)"   --->   Operation 8 'read' 'rowBufferIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)"   --->   Operation 9 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader119.preheader" [./src/conv2d_DSPopt.hpp:24]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V_read to i10" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 11 'zext' 'zext_ln321' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.08ns)   --->   "%mul_ln321 = mul i10 %zext_ln321, 176" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 12 'mul' 'mul_ln321' <Predicate = (!skip_flag_read)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "br label %.preheader" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 13 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %.preheader119.preheader ], [ %add_ln28, %hls_label_55_end ]" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%peIdx_0 = phi i6 [ 0, %.preheader119.preheader ], [ %select_ln42_1, %hls_label_55_end ]" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 15 'phi' 'peIdx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%v2_V = phi i8 [ 0, %.preheader119.preheader ], [ %reg_V, %hls_label_55_end ]"   --->   Operation 16 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ 0, %.preheader119.preheader ], [ %w, %hls_label_55_end ]"   --->   Operation 17 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp eq i9 %indvar_flatten, -160" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 18 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.92ns)   --->   "%add_ln28 = add i9 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 19 'add' 'add_ln28' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.loopexit.loopexit, label %hls_label_55_begin" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln29 = icmp eq i4 %w_0, -5" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln42 = select i1 %icmp_ln29, i4 0, i4 %w_0" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 22 'select' 'select_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln33 = icmp eq i4 %select_ln42, -6" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 23 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "br i1 %icmp_ln33, label %._crit_edge, label %1" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 24 'br' <Predicate = (!icmp_ln28)> <Delay = 0.75>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%w = add i4 %select_ln42, 1" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 25 'add' 'w' <Predicate = (!icmp_ln28)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 26 [1/1] (0.88ns)   --->   "%peIdx = add i6 1, %peIdx_0" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 26 'add' 'peIdx' <Predicate = (!icmp_ln28 & icmp_ln29)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.44ns)   --->   "%select_ln42_1 = select i1 %icmp_ln29, i6 %peIdx, i6 %peIdx_0" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 27 'select' 'select_ln42_1' <Predicate = (!icmp_ln28)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42_5_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln42_1, i32 1, i32 5)" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 28 'partselect' 'zext_ln42_5_mid2_v' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %zext_ln42_5_mid2_v to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %select_ln42_1 to i1" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 30 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.75ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 31 'read' 'tmp_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%Part1_V = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_V, i32 8, i32 15)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 32 'partselect' 'Part1_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%Part2_V = trunc i16 %tmp_V to i8" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 33 'trunc' 'Part2_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.75ns)   --->   "br label %._crit_edge" [./src/conv2d_DSPopt.hpp:35]   --->   Operation 34 'br' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.75>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln42, i4 0)" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %shl_ln to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 36 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.90ns)   --->   "%add_ln42 = add i9 %zext_ln42_1, %zext_ln42" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 37 'add' 'add_ln42' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i9 %add_ln42 to i10" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 38 'zext' 'zext_ln321_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.93ns)   --->   "%add_ln321 = add i10 %zext_ln321_4, %mul_ln321" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 39 'add' 'add_ln321' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %trunc_ln42, label %branch1, label %branch0" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 352, i64 352, i64 352)"   --->   Operation 41 'speclooptripcount' 'empty_85' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49990)" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 42 'specregionbegin' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:30]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%reg_V = phi i8 [ %Part1_V, %1 ], [ 0, %hls_label_55_begin ]"   --->   Operation 44 'phi' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%v1_V = phi i8 [ %Part2_V, %1 ], [ 0, %hls_label_55_begin ]"   --->   Operation 45 'phi' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %v1_V, i8 %v2_V)" [./src/conv2d_DSPopt.hpp:39]   --->   Operation 46 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i10 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 47 'zext' 'zext_ln321_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%row_buffer_0_V_addr = getelementptr [704 x i16]* %row_buffer_0_V, i64 0, i64 %zext_ln321_5" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 48 'getelementptr' 'row_buffer_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%row_buffer_1_V_addr = getelementptr [704 x i16]* %row_buffer_1_V, i64 0, i64 %zext_ln321_5" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 49 'getelementptr' 'row_buffer_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.35ns)   --->   "store i16 %p_Result_s, i16* %row_buffer_0_V_addr, align 2" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 50 'store' <Predicate = (!trunc_ln42)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_55_end" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 51 'br' <Predicate = (!trunc_ln42)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.35ns)   --->   "store i16 %p_Result_s, i16* %row_buffer_1_V_addr, align 2" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 52 'store' <Predicate = (trunc_ln42)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_55_end" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 53 'br' <Predicate = (trunc_ln42)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49990, i32 %tmp)" [./src/conv2d_DSPopt.hpp:44]   --->   Operation 54 'specregionend' 'empty' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 55 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 56 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:45]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ row_buffer_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 000000]
specmemcore_ln0     (specmemcore      ) [ 000000]
rowBufferIdx_V_read (read             ) [ 000000]
skip_flag_read      (read             ) [ 011111]
br_ln24             (br               ) [ 000000]
zext_ln321          (zext             ) [ 000000]
mul_ln321           (mul              ) [ 001110]
br_ln28             (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
peIdx_0             (phi              ) [ 001100]
v2_V                (phi              ) [ 001110]
w_0                 (phi              ) [ 001000]
icmp_ln28           (icmp             ) [ 001110]
add_ln28            (add              ) [ 011110]
br_ln28             (br               ) [ 000000]
icmp_ln29           (icmp             ) [ 001100]
select_ln42         (select           ) [ 001100]
icmp_ln33           (icmp             ) [ 001110]
br_ln33             (br               ) [ 001110]
w                   (add              ) [ 011110]
peIdx               (add              ) [ 000000]
select_ln42_1       (select           ) [ 011010]
zext_ln42_5_mid2_v  (partselect       ) [ 000000]
zext_ln42           (zext             ) [ 000000]
trunc_ln42          (trunc            ) [ 001010]
tmp_V               (read             ) [ 000000]
Part1_V             (partselect       ) [ 001110]
Part2_V             (trunc            ) [ 001110]
br_ln35             (br               ) [ 001110]
shl_ln              (bitconcatenate   ) [ 000000]
zext_ln42_1         (zext             ) [ 000000]
add_ln42            (add              ) [ 000000]
zext_ln321_4        (zext             ) [ 000000]
add_ln321           (add              ) [ 001010]
br_ln42             (br               ) [ 000000]
empty_85            (speclooptripcount) [ 000000]
tmp                 (specregionbegin  ) [ 000000]
specpipeline_ln30   (specpipeline     ) [ 000000]
reg_V               (phi              ) [ 011010]
v1_V                (phi              ) [ 001010]
p_Result_s          (bitconcatenate   ) [ 000000]
zext_ln321_5        (zext             ) [ 000000]
row_buffer_0_V_addr (getelementptr    ) [ 000000]
row_buffer_1_V_addr (getelementptr    ) [ 000000]
store_ln42          (store            ) [ 000000]
br_ln42             (br               ) [ 000000]
store_ln42          (store            ) [ 000000]
br_ln42             (br               ) [ 000000]
empty               (specregionend    ) [ 000000]
br_ln29             (br               ) [ 011110]
br_ln0              (br               ) [ 000000]
ret_ln45            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_0_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_buffer_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_1_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="skip_flag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rowBufferIdx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49990"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="rowBufferIdx_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowBufferIdx_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="skip_flag_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_V_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="row_buffer_0_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_0_V_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="row_buffer_1_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_1_V_addr/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln42_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="10" slack="0"/>
<pin id="126" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="128" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln42_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="10" slack="0"/>
<pin id="136" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="138" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="indvar_flatten_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="1"/>
<pin id="142" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="peIdx_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="1"/>
<pin id="153" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="peIdx_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="peIdx_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="6" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="peIdx_0/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="v2_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="v2_V_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="8" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="w_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="w_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_V_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="reg_V (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="reg_V_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="2"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reg_V/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="v1_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="2"/>
<pin id="201" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="v1_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="2"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln321_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mul_ln321_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="9" slack="0"/>
<pin id="217" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln321/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln28_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln28_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln29_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln42_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln33_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="w_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="peIdx_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="1"/>
<pin id="261" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="peIdx/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln42_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="1"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln42_5_mid2_v_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="0" index="3" bw="4" slack="0"/>
<pin id="276" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln42_5_mid2_v/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln42_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln42_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="Part1_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="0" index="3" bw="5" slack="0"/>
<pin id="294" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Part1_V/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="Part2_V_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Part2_V/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln42_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln42_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln321_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_4/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln321_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="10" slack="2"/>
<pin id="327" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_Result_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="2"/>
<pin id="333" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln321_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_5/4 "/>
</bind>
</comp>

<comp id="344" class="1005" name="skip_flag_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="348" class="1005" name="mul_ln321_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="2"/>
<pin id="350" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln321 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln28_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="357" class="1005" name="add_ln28_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln29_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="367" class="1005" name="select_ln42_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln33_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="376" class="1005" name="w_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="381" class="1005" name="select_ln42_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="trunc_ln42_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="390" class="1005" name="Part1_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Part1_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="Part2_V_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Part2_V "/>
</bind>
</comp>

<comp id="400" class="1005" name="add_ln321_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="84" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="84" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="106" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="139"><net_src comp="113" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="197"><net_src comp="186" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="88" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="144" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="144" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="179" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="179" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="238" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="151" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="151" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="271" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="264" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="100" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="100" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="281" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="82" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="203" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="163" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="120" pin=4"/></net>

<net id="338"><net_src comp="329" pin="3"/><net_sink comp="130" pin=4"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="347"><net_src comp="94" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="214" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="356"><net_src comp="220" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="226" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="365"><net_src comp="232" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="370"><net_src comp="238" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="375"><net_src comp="246" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="252" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="384"><net_src comp="264" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="389"><net_src comp="285" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="289" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="398"><net_src comp="299" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="403"><net_src comp="324" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="339" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_buffer_0_V | {4 }
	Port: row_buffer_1_V | {4 }
 - Input state : 
	Port: stream_in_row.3 : in_V_V | {3 }
	Port: stream_in_row.3 : skip_flag | {1 }
	Port: stream_in_row.3 : rowBufferIdx_V | {1 }
  - Chain level:
	State 1
		mul_ln321 : 1
	State 2
		icmp_ln28 : 1
		add_ln28 : 1
		br_ln28 : 2
		icmp_ln29 : 1
		select_ln42 : 2
		icmp_ln33 : 3
		br_ln33 : 4
		w : 3
	State 3
		select_ln42_1 : 1
		zext_ln42_5_mid2_v : 2
		zext_ln42 : 3
		trunc_ln42 : 2
		zext_ln42_1 : 1
		add_ln42 : 4
		zext_ln321_4 : 5
		add_ln321 : 6
		br_ln42 : 3
	State 4
		p_Result_s : 1
		row_buffer_0_V_addr : 1
		row_buffer_1_V_addr : 1
		store_ln42 : 2
		store_ln42 : 2
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln28_fu_226        |    0    |    0    |    16   |
|          |            w_fu_252            |    0    |    0    |    12   |
|    add   |          peIdx_fu_258          |    0    |    0    |    15   |
|          |         add_ln42_fu_314        |    0    |    0    |    15   |
|          |        add_ln321_fu_324        |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln321_fu_214        |    0    |    0    |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln28_fu_220        |    0    |    0    |    13   |
|   icmp   |        icmp_ln29_fu_232        |    0    |    0    |    9    |
|          |        icmp_ln33_fu_246        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln42_fu_238       |    0    |    0    |    4    |
|          |      select_ln42_1_fu_264      |    0    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|          | rowBufferIdx_V_read_read_fu_88 |    0    |    0    |    0    |
|   read   |    skip_flag_read_read_fu_94   |    0    |    0    |    0    |
|          |        tmp_V_read_fu_100       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln321_fu_210       |    0    |    0    |    0    |
|          |        zext_ln42_fu_281        |    0    |    0    |    0    |
|   zext   |       zext_ln42_1_fu_310       |    0    |    0    |    0    |
|          |       zext_ln321_4_fu_320      |    0    |    0    |    0    |
|          |       zext_ln321_5_fu_339      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|    zext_ln42_5_mid2_v_fu_271   |    0    |    0    |    0    |
|          |         Part1_V_fu_289         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln42_fu_285       |    0    |    0    |    0    |
|          |         Part2_V_fu_299         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln_fu_303         |    0    |    0    |    0    |
|          |        p_Result_s_fu_329       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |    0    |   166   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    Part1_V_reg_390   |    8   |
|    Part2_V_reg_395   |    8   |
|   add_ln28_reg_357   |    9   |
|   add_ln321_reg_400  |   10   |
|   icmp_ln28_reg_353  |    1   |
|   icmp_ln29_reg_362  |    1   |
|   icmp_ln33_reg_372  |    1   |
|indvar_flatten_reg_140|    9   |
|   mul_ln321_reg_348  |   10   |
|    peIdx_0_reg_151   |    6   |
|     reg_V_reg_186    |    8   |
| select_ln42_1_reg_381|    6   |
|  select_ln42_reg_367 |    4   |
|skip_flag_read_reg_344|    1   |
|  trunc_ln42_reg_386  |    1   |
|     v1_V_reg_199     |    8   |
|     v2_V_reg_163     |    8   |
|      w_0_reg_175     |    4   |
|       w_reg_376      |    4   |
+----------------------+--------+
|         Total        |   107  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| peIdx_0_reg_151 |  p0  |   2  |   6  |   12   ||    9    |
|   v2_V_reg_163  |  p0  |   2  |   8  |   16   ||    9    |
|  reg_V_reg_186  |  p0  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   44   ||  2.265  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   107  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   107  |   193  |
+-----------+--------+--------+--------+--------+
