INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/GitHub/ee460m_lab5b/EE460M_Lab5B.srcs/sources_1/new/clk_generator_25MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_generator_25MHz
