/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "cmlexamples/b1_orig.v:2" *)
(* top =  1  *)
module b1(a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "cmlexamples/b1_orig.v:12" *)
  wire \[1] ;
  (* src = "cmlexamples/b1_orig.v:12" *)
  wire \[2] ;
  (* src = "cmlexamples/b1_orig.v:12" *)
  wire \[3] ;
  (* src = "cmlexamples/b1_orig.v:3" *)
  input a;
  (* src = "cmlexamples/b1_orig.v:3" *)
  input b;
  (* src = "cmlexamples/b1_orig.v:3" *)
  input c;
  (* src = "cmlexamples/b1_orig.v:7" *)
  output d;
  (* src = "cmlexamples/b1_orig.v:7" *)
  output e;
  (* src = "cmlexamples/b1_orig.v:7" *)
  output f;
  (* src = "cmlexamples/b1_orig.v:7" *)
  output g;
  assign _04_ = b & a;
  assign _05_ = _00_ & _02_;
  assign e = _01_ & _03_;
  assign _00_ = ~b;
  assign _02_ = ~a;
  assign _01_ = ~_04_;
  assign _03_ = ~_05_;
  assign g = ~c;
  assign \[1]  = e;
  assign \[2]  = 1'h0;
  assign \[3]  = g;
  assign d = c;
  assign f = 1'h0;
endmodule
