<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v</a>
defines: 
time_elapsed: 1.288s
ram usage: 38116 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyacomhft/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v:9</a>: Compile module &#34;work@XOR20&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v:23</a>: Compile module &#34;work@tb&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v:9</a>: Implicit port type (wire) for &#34;Q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v:23</a>: Top level module &#34;work@tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpyacomhft/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_XOR20
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyacomhft/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyacomhft/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@tb)
 |vpiName:work@tb
 |uhdmallPackages:
 \_package: builtin, parent:work@tb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@XOR20, file:<a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v</a>, line:9, parent:work@tb
   |vpiDefName:work@XOR20
   |vpiFullName:work@XOR20
   |vpiPort:
   \_port: (A), line:9
     |vpiName:A
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:9
         |vpiName:A
         |vpiFullName:work@XOR20.A
   |vpiPort:
   \_port: (B), line:9
     |vpiName:B
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:9
         |vpiName:B
         |vpiFullName:work@XOR20.B
   |vpiPort:
   \_port: (Q), line:9
     |vpiName:Q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Q), line:9
         |vpiName:Q
         |vpiFullName:work@XOR20.Q
   |vpiNet:
   \_logic_net: (A), line:9
   |vpiNet:
   \_logic_net: (B), line:9
   |vpiNet:
   \_logic_net: (Q), line:9
 |uhdmallModules:
 \_module: work@tb, file:<a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v</a>, line:23, parent:work@tb
   |vpiDefName:work@tb
   |vpiFullName:work@tb
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:29
       |vpiFullName:work@tb
       |vpiStmt:
       \_sys_func_call: ($monitor), line:30
         |vpiName:$monitor
         |vpiArgument:
         \_sys_func_call: ($time), line:30
           |vpiName:$time
         |vpiArgument:
         \_constant: , line:30
           |vpiConstType:6
           |vpiDecompile:&#34;A=%b, B=%b, Q=%b&#34;
           |vpiSize:18
           |STRING:&#34;A=%b, B=%b, Q=%b&#34;
         |vpiArgument:
         \_ref_obj: (a), line:30
           |vpiName:a
         |vpiArgument:
         \_ref_obj: (b), line:30
           |vpiName:b
         |vpiArgument:
         \_ref_obj: (q), line:30
           |vpiName:q
       |vpiStmt:
       \_sys_func_call: ($sdf_annotate), line:31
         |vpiName:$sdf_annotate
         |vpiArgument:
         \_constant: , line:31
           |vpiConstType:6
           |vpiDecompile:&#34;ivltests/sdf_esc_id.sdf&#34;
           |vpiSize:25
           |STRING:&#34;ivltests/sdf_esc_id.sdf&#34;
       |vpiStmt:
       \_delay_control: , line:33
         |#10
       |vpiStmt:
       \_assignment: , line:34
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:34
           |vpiName:a
           |vpiFullName:work@tb.a
         |vpiRhs:
         \_constant: , line:34
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:35
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:35
           |vpiName:b
           |vpiFullName:work@tb.b
         |vpiRhs:
         \_constant: , line:35
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:36
         |#10
       |vpiStmt:
       \_assignment: , line:37
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:37
           |vpiName:b
           |vpiFullName:work@tb.b
         |vpiRhs:
         \_constant: , line:37
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:38
         |#10
         |vpiStmt:
         \_sys_func_call: ($finish), line:38
           |vpiName:$finish
   |vpiNet:
   \_logic_net: (a), line:25
     |vpiName:a
     |vpiFullName:work@tb.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:25
     |vpiName:b
     |vpiFullName:work@tb.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:26
     |vpiName:q
     |vpiFullName:work@tb.q
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@tb (work@tb), file:<a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v</a>, line:23
   |vpiDefName:work@tb
   |vpiName:work@tb
   |vpiModule:
   \_module: work@XOR20 (&amp;dut[0]), file:<a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v</a>, line:27, parent:work@tb
     |vpiDefName:work@XOR20
     |vpiName:&amp;dut[0]
     |vpiFullName:work@tb.&amp;dut[0]
     |vpiPort:
     \_port: (A), line:9, parent:&amp;dut[0]
       |vpiName:A
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:27
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:25, parent:work@tb
           |vpiName:a
           |vpiFullName:work@tb.a
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (A), line:9, parent:&amp;dut[0]
           |vpiName:A
           |vpiFullName:work@tb.&amp;dut[0].A
     |vpiPort:
     \_port: (B), line:9, parent:&amp;dut[0]
       |vpiName:B
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b), line:27
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:25, parent:work@tb
           |vpiName:b
           |vpiFullName:work@tb.b
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (B), line:9, parent:&amp;dut[0]
           |vpiName:B
           |vpiFullName:work@tb.&amp;dut[0].B
     |vpiPort:
     \_port: (Q), line:9, parent:&amp;dut[0]
       |vpiName:Q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q), line:27
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:26, parent:work@tb
           |vpiName:q
           |vpiFullName:work@tb.q
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (Q), line:9, parent:&amp;dut[0]
           |vpiName:Q
           |vpiFullName:work@tb.&amp;dut[0].Q
     |vpiNet:
     \_logic_net: (A), line:9, parent:&amp;dut[0]
     |vpiNet:
     \_logic_net: (B), line:9, parent:&amp;dut[0]
     |vpiNet:
     \_logic_net: (Q), line:9, parent:&amp;dut[0]
     |vpiInstance:
     \_module: work@tb (work@tb), file:<a href="../../../../third_party/tests/ivtest/ivltests/sdf_esc_id.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdf_esc_id.v</a>, line:23
   |vpiNet:
   \_logic_net: (a), line:25, parent:work@tb
   |vpiNet:
   \_logic_net: (b), line:25, parent:work@tb
   |vpiNet:
   \_logic_net: (q), line:26, parent:work@tb
Object: \work_tb of type 3000
Object: \work_tb of type 32
Object: \&amp;dut[0] of type 32
Object: \A of type 44
Object: \B of type 44
Object: \Q of type 44
Object: \A of type 36
Object: \B of type 36
Object: \Q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \q of type 36
Object: \work_XOR20 of type 32
Object: \A of type 36
Object: \B of type 36
Object: \Q of type 36
Object: \work_tb of type 32
Object:  of type 24
Object:  of type 4
Object: \$monitor of type 56
Object: \$time of type 56
Object:  of type 7
Object: \a of type 608
Object: \b of type 608
Object: \q of type 608
Object: \$sdf_annotate of type 56
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>