
../repos/sgerbino-table-2fdd8d0/bin/table_validator_test:     file format elf32-littlearm


Disassembly of section .init:

00011b38 <.init>:
   11b38:	push	{r3, lr}
   11b3c:	bl	11c48 <_start@@Base+0x3c>
   11b40:	pop	{r3, pc}

Disassembly of section .plt:

00011b44 <strcmp@plt-0x14>:
   11b44:	push	{lr}		; (str lr, [sp, #-4]!)
   11b48:	ldr	lr, [pc, #4]	; 11b54 <strcmp@plt-0x4>
   11b4c:	add	lr, pc, lr
   11b50:	ldr	pc, [lr, #8]!
   11b54:	andeq	r4, r1, ip, lsr #9

00011b58 <strcmp@plt>:
   11b58:	add	ip, pc, #0, 12
   11b5c:	add	ip, ip, #20, 20	; 0x14000
   11b60:	ldr	pc, [ip, #1196]!	; 0x4ac

00011b64 <printf@plt>:
   11b64:	add	ip, pc, #0, 12
   11b68:	add	ip, ip, #20, 20	; 0x14000
   11b6c:	ldr	pc, [ip, #1188]!	; 0x4a4

00011b70 <free@plt>:
   11b70:	add	ip, pc, #0, 12
   11b74:	add	ip, ip, #20, 20	; 0x14000
   11b78:	ldr	pc, [ip, #1180]!	; 0x49c

00011b7c <time@plt>:
   11b7c:	add	ip, pc, #0, 12
   11b80:	add	ip, ip, #20, 20	; 0x14000
   11b84:	ldr	pc, [ip, #1172]!	; 0x494

00011b88 <realloc@plt>:
   11b88:	add	ip, pc, #0, 12
   11b8c:	add	ip, ip, #20, 20	; 0x14000
   11b90:	ldr	pc, [ip, #1164]!	; 0x48c

00011b94 <strcpy@plt>:
   11b94:	add	ip, pc, #0, 12
   11b98:	add	ip, ip, #20, 20	; 0x14000
   11b9c:	ldr	pc, [ip, #1156]!	; 0x484

00011ba0 <malloc@plt>:
   11ba0:	add	ip, pc, #0, 12
   11ba4:	add	ip, ip, #20, 20	; 0x14000
   11ba8:	ldr	pc, [ip, #1148]!	; 0x47c

00011bac <__libc_start_main@plt>:
   11bac:	add	ip, pc, #0, 12
   11bb0:	add	ip, ip, #20, 20	; 0x14000
   11bb4:	ldr	pc, [ip, #1140]!	; 0x474

00011bb8 <__gmon_start__@plt>:
   11bb8:	add	ip, pc, #0, 12
   11bbc:	add	ip, ip, #20, 20	; 0x14000
   11bc0:	ldr	pc, [ip, #1132]!	; 0x46c

00011bc4 <strlen@plt>:
   11bc4:	add	ip, pc, #0, 12
   11bc8:	add	ip, ip, #20, 20	; 0x14000
   11bcc:	ldr	pc, [ip, #1124]!	; 0x464

00011bd0 <srand@plt>:
   11bd0:	add	ip, pc, #0, 12
   11bd4:	add	ip, ip, #20, 20	; 0x14000
   11bd8:	ldr	pc, [ip, #1116]!	; 0x45c

00011bdc <snprintf@plt>:
   11bdc:	add	ip, pc, #0, 12
   11be0:	add	ip, ip, #20, 20	; 0x14000
   11be4:	ldr	pc, [ip, #1108]!	; 0x454

00011be8 <__isoc99_sscanf@plt>:
   11be8:	add	ip, pc, #0, 12
   11bec:	add	ip, ip, #20, 20	; 0x14000
   11bf0:	ldr	pc, [ip, #1100]!	; 0x44c

00011bf4 <rand@plt>:
   11bf4:	add	ip, pc, #0, 12
   11bf8:	add	ip, ip, #20, 20	; 0x14000
   11bfc:	ldr	pc, [ip, #1092]!	; 0x444

00011c00 <abort@plt>:
   11c00:	add	ip, pc, #0, 12
   11c04:	add	ip, ip, #20, 20	; 0x14000
   11c08:	ldr	pc, [ip, #1084]!	; 0x43c

Disassembly of section .text:

00011c0c <_start@@Base>:
   11c0c:	mov	fp, #0
   11c10:	mov	lr, #0
   11c14:	pop	{r1}		; (ldr r1, [sp], #4)
   11c18:	mov	r2, sp
   11c1c:	push	{r2}		; (str r2, [sp, #-4]!)
   11c20:	push	{r0}		; (str r0, [sp, #-4]!)
   11c24:	ldr	ip, [pc, #16]	; 11c3c <_start@@Base+0x30>
   11c28:	push	{ip}		; (str ip, [sp, #-4]!)
   11c2c:	ldr	r0, [pc, #12]	; 11c40 <_start@@Base+0x34>
   11c30:	ldr	r3, [pc, #12]	; 11c44 <_start@@Base+0x38>
   11c34:	bl	11bac <__libc_start_main@plt>
   11c38:	bl	11c00 <abort@plt>
   11c3c:	andeq	r5, r1, r4, lsr #6
   11c40:	strdeq	r1, [r1], -ip
   11c44:	andeq	r5, r1, r4, asr #5
   11c48:	ldr	r3, [pc, #20]	; 11c64 <_start@@Base+0x58>
   11c4c:	ldr	r2, [pc, #20]	; 11c68 <_start@@Base+0x5c>
   11c50:	add	r3, pc, r3
   11c54:	ldr	r2, [r3, r2]
   11c58:	cmp	r2, #0
   11c5c:	bxeq	lr
   11c60:	b	11bb8 <__gmon_start__@plt>
   11c64:	andeq	r4, r1, r8, lsr #7
   11c68:	andeq	r0, r0, r8, asr #32
   11c6c:	ldr	r0, [pc, #24]	; 11c8c <_start@@Base+0x80>
   11c70:	ldr	r3, [pc, #24]	; 11c90 <_start@@Base+0x84>
   11c74:	cmp	r3, r0
   11c78:	bxeq	lr
   11c7c:	ldr	r3, [pc, #16]	; 11c94 <_start@@Base+0x88>
   11c80:	cmp	r3, #0
   11c84:	bxeq	lr
   11c88:	bx	r3
   11c8c:	andeq	r6, r2, r4, asr r0
   11c90:	andeq	r6, r2, r4, asr r0
   11c94:	andeq	r0, r0, r0
   11c98:	ldr	r0, [pc, #36]	; 11cc4 <_start@@Base+0xb8>
   11c9c:	ldr	r1, [pc, #36]	; 11cc8 <_start@@Base+0xbc>
   11ca0:	sub	r1, r1, r0
   11ca4:	asr	r1, r1, #2
   11ca8:	add	r1, r1, r1, lsr #31
   11cac:	asrs	r1, r1, #1
   11cb0:	bxeq	lr
   11cb4:	ldr	r3, [pc, #16]	; 11ccc <_start@@Base+0xc0>
   11cb8:	cmp	r3, #0
   11cbc:	bxeq	lr
   11cc0:	bx	r3
   11cc4:	andeq	r6, r2, r4, asr r0
   11cc8:	andeq	r6, r2, r4, asr r0
   11ccc:	andeq	r0, r0, r0
   11cd0:	push	{r4, lr}
   11cd4:	ldr	r4, [pc, #24]	; 11cf4 <_start@@Base+0xe8>
   11cd8:	ldrb	r3, [r4]
   11cdc:	cmp	r3, #0
   11ce0:	popne	{r4, pc}
   11ce4:	bl	11c6c <_start@@Base+0x60>
   11ce8:	mov	r3, #1
   11cec:	strb	r3, [r4]
   11cf0:	pop	{r4, pc}
   11cf4:	andeq	r6, r2, r4, asr r0
   11cf8:	b	11c98 <_start@@Base+0x8c>

00011cfc <main@@Base>:
   11cfc:	strd	r4, [sp, #-16]!
   11d00:	str	r6, [sp, #8]
   11d04:	str	lr, [sp, #12]
   11d08:	sub	sp, sp, #64	; 0x40
   11d0c:	add	r0, sp, #4
   11d10:	bl	11b7c <time@plt>
   11d14:	bl	11bd0 <srand@plt>
   11d18:	bl	11bf4 <rand@plt>
   11d1c:	mov	r5, r0
   11d20:	add	r0, sp, #4
   11d24:	bl	11b7c <time@plt>
   11d28:	bl	11bd0 <srand@plt>
   11d2c:	bl	11bf4 <rand@plt>
   11d30:	mov	r6, r0
   11d34:	add	r0, sp, #8
   11d38:	bl	11e98 <table_init@@Base>
   11d3c:	mov	r1, r5
   11d40:	add	r0, sp, #8
   11d44:	bl	145e0 <table_row_is_valid@@Base>
   11d48:	subs	r4, r0, #0
   11d4c:	bne	11e00 <main@@Base+0x104>
   11d50:	mov	r1, r6
   11d54:	add	r0, sp, #8
   11d58:	bl	145a4 <table_column_is_valid@@Base>
   11d5c:	cmp	r0, #0
   11d60:	bne	11e18 <main@@Base+0x11c>
   11d64:	mov	r2, r6
   11d68:	mov	r1, r5
   11d6c:	add	r0, sp, #8
   11d70:	bl	1461c <table_cell_is_valid@@Base>
   11d74:	cmp	r0, #0
   11d78:	bne	11e30 <main@@Base+0x134>
   11d7c:	add	r0, sp, #8
   11d80:	bl	138e4 <table_add_row@@Base>
   11d84:	mov	r5, r0
   11d88:	mov	r1, r0
   11d8c:	add	r0, sp, #8
   11d90:	bl	145e0 <table_row_is_valid@@Base>
   11d94:	cmp	r0, #0
   11d98:	beq	11e4c <main@@Base+0x150>
   11d9c:	mov	r2, #0
   11da0:	movw	r1, #21412	; 0x53a4
   11da4:	movt	r1, #1
   11da8:	add	r0, sp, #8
   11dac:	bl	1296c <table_add_column@@Base>
   11db0:	mov	r6, r0
   11db4:	mov	r1, r0
   11db8:	add	r0, sp, #8
   11dbc:	bl	145a4 <table_column_is_valid@@Base>
   11dc0:	cmp	r0, #0
   11dc4:	beq	11e64 <main@@Base+0x168>
   11dc8:	mov	r2, r6
   11dcc:	mov	r1, r5
   11dd0:	add	r0, sp, #8
   11dd4:	bl	1461c <table_cell_is_valid@@Base>
   11dd8:	cmp	r0, #0
   11ddc:	beq	11e7c <main@@Base+0x180>
   11de0:	add	r0, sp, #8
   11de4:	bl	11f08 <table_destroy@@Base>
   11de8:	mov	r0, r4
   11dec:	add	sp, sp, #64	; 0x40
   11df0:	ldrd	r4, [sp]
   11df4:	ldr	r6, [sp, #8]
   11df8:	add	sp, sp, #12
   11dfc:	pop	{pc}		; (ldr pc, [sp], #4)
   11e00:	mov	r1, r5
   11e04:	movw	r0, #21300	; 0x5334
   11e08:	movt	r0, #1
   11e0c:	bl	11b64 <printf@plt>
   11e10:	mvn	r4, #0
   11e14:	b	11d50 <main@@Base+0x54>
   11e18:	mov	r1, r6
   11e1c:	movw	r0, #21328	; 0x5350
   11e20:	movt	r0, #1
   11e24:	bl	11b64 <printf@plt>
   11e28:	mvn	r4, #0
   11e2c:	b	11d64 <main@@Base+0x68>
   11e30:	mov	r2, r6
   11e34:	mov	r1, r5
   11e38:	movw	r0, #21360	; 0x5370
   11e3c:	movt	r0, #1
   11e40:	bl	11b64 <printf@plt>
   11e44:	mvn	r4, #0
   11e48:	b	11d7c <main@@Base+0x80>
   11e4c:	mov	r1, r5
   11e50:	movw	r0, #21392	; 0x5390
   11e54:	movt	r0, #1
   11e58:	bl	11b64 <printf@plt>
   11e5c:	mvn	r4, #0
   11e60:	b	11d9c <main@@Base+0xa0>
   11e64:	mov	r1, r6
   11e68:	movw	r0, #21416	; 0x53a8
   11e6c:	movt	r0, #1
   11e70:	bl	11b64 <printf@plt>
   11e74:	mvn	r4, #0
   11e78:	b	11dc8 <main@@Base+0xcc>
   11e7c:	mov	r2, r6
   11e80:	mov	r1, r5
   11e84:	movw	r0, #21444	; 0x53c4
   11e88:	movt	r0, #1
   11e8c:	bl	11b64 <printf@plt>
   11e90:	mvn	r4, #0
   11e94:	b	11de0 <main@@Base+0xe4>

00011e98 <table_init@@Base>:
   11e98:	mov	r3, #0
   11e9c:	str	r3, [r0]
   11ea0:	str	r3, [r0, #4]
   11ea4:	str	r3, [r0, #12]
   11ea8:	mov	r2, #10
   11eac:	str	r2, [r0, #8]
   11eb0:	str	r3, [r0, #16]
   11eb4:	str	r3, [r0, #20]
   11eb8:	str	r3, [r0, #28]
   11ebc:	mov	r1, #20
   11ec0:	str	r1, [r0, #24]
   11ec4:	str	r3, [r0, #36]	; 0x24
   11ec8:	str	r3, [r0, #40]	; 0x28
   11ecc:	str	r3, [r0, #44]	; 0x2c
   11ed0:	str	r3, [r0, #32]
   11ed4:	str	r3, [r0, #52]	; 0x34
   11ed8:	str	r2, [r0, #48]	; 0x30
   11edc:	bx	lr

00011ee0 <table_new@@Base>:
   11ee0:	str	r4, [sp, #-8]!
   11ee4:	str	lr, [sp, #4]
   11ee8:	mov	r0, #56	; 0x38
   11eec:	bl	11ba0 <malloc@plt>
   11ef0:	mov	r4, r0
   11ef4:	bl	11e98 <table_init@@Base>
   11ef8:	mov	r0, r4
   11efc:	ldr	r4, [sp]
   11f00:	add	sp, sp, #4
   11f04:	pop	{pc}		; (ldr pc, [sp], #4)

00011f08 <table_destroy@@Base>:
   11f08:	strd	r4, [sp, #-16]!
   11f0c:	str	r6, [sp, #8]
   11f10:	str	lr, [sp, #12]
   11f14:	subs	r4, r0, #0
   11f18:	beq	11fd8 <table_destroy@@Base+0xd0>
   11f1c:	mov	r3, #64	; 0x40
   11f20:	mvn	r2, #0
   11f24:	mov	r1, r2
   11f28:	mov	r0, r4
   11f2c:	bl	127a4 <table_notify@@Base>
   11f30:	mov	r0, r4
   11f34:	bl	138dc <table_get_row_length@@Base>
   11f38:	subs	r6, r0, #0
   11f3c:	ble	11f5c <table_destroy@@Base+0x54>
   11f40:	mov	r5, #0
   11f44:	mov	r1, r5
   11f48:	mov	r0, r4
   11f4c:	bl	13870 <table_row_destroy@@Base>
   11f50:	add	r5, r5, #1
   11f54:	cmp	r6, r5
   11f58:	bne	11f44 <table_destroy@@Base+0x3c>
   11f5c:	ldr	r0, [r4, #16]
   11f60:	cmp	r0, #0
   11f64:	beq	11f6c <table_destroy@@Base+0x64>
   11f68:	bl	11b70 <free@plt>
   11f6c:	mov	r0, r4
   11f70:	bl	128d8 <table_get_column_length@@Base>
   11f74:	subs	r6, r0, #0
   11f78:	ble	11f98 <table_destroy@@Base+0x90>
   11f7c:	mov	r5, #0
   11f80:	mov	r1, r5
   11f84:	mov	r0, r4
   11f88:	bl	128ac <table_column_destroy@@Base>
   11f8c:	add	r5, r5, #1
   11f90:	cmp	r6, r5
   11f94:	bne	11f80 <table_destroy@@Base+0x78>
   11f98:	ldr	r0, [r4]
   11f9c:	cmp	r0, #0
   11fa0:	beq	11fa8 <table_destroy@@Base+0xa0>
   11fa4:	bl	11b70 <free@plt>
   11fa8:	ldr	r0, [r4, #36]	; 0x24
   11fac:	cmp	r0, #0
   11fb0:	beq	11fb8 <table_destroy@@Base+0xb0>
   11fb4:	bl	11b70 <free@plt>
   11fb8:	ldr	r0, [r4, #40]	; 0x28
   11fbc:	cmp	r0, #0
   11fc0:	beq	11fc8 <table_destroy@@Base+0xc0>
   11fc4:	bl	11b70 <free@plt>
   11fc8:	ldr	r0, [r4, #44]	; 0x2c
   11fcc:	cmp	r0, #0
   11fd0:	beq	11fd8 <table_destroy@@Base+0xd0>
   11fd4:	bl	11b70 <free@plt>
   11fd8:	ldrd	r4, [sp]
   11fdc:	ldr	r6, [sp, #8]
   11fe0:	add	sp, sp, #12
   11fe4:	pop	{pc}		; (ldr pc, [sp], #4)

00011fe8 <table_delete@@Base>:
   11fe8:	str	r4, [sp, #-8]!
   11fec:	str	lr, [sp, #4]
   11ff0:	mov	r4, r0
   11ff4:	bl	11f08 <table_destroy@@Base>
   11ff8:	mov	r0, r4
   11ffc:	bl	11b70 <free@plt>
   12000:	ldr	r4, [sp]
   12004:	add	sp, sp, #4
   12008:	pop	{pc}		; (ldr pc, [sp], #4)

0001200c <table_dupe@@Base>:
   1200c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12010:	strd	r6, [sp, #8]
   12014:	strd	r8, [sp, #16]
   12018:	str	lr, [sp, #24]
   1201c:	sub	sp, sp, #20
   12020:	mov	r6, r0
   12024:	bl	138dc <table_get_row_length@@Base>
   12028:	mov	r9, r0
   1202c:	mov	r0, r6
   12030:	bl	128d8 <table_get_column_length@@Base>
   12034:	mov	r7, r0
   12038:	bl	11ee0 <table_new@@Base>
   1203c:	mov	r8, r0
   12040:	cmp	r7, #0
   12044:	ble	12084 <table_dupe@@Base+0x78>
   12048:	mov	r4, #0
   1204c:	mov	r1, r4
   12050:	mov	r0, r6
   12054:	bl	12c44 <table_get_column_name@@Base>
   12058:	mov	r5, r0
   1205c:	mov	r1, r4
   12060:	mov	r0, r6
   12064:	bl	12958 <table_get_column_data_type@@Base>
   12068:	mov	r2, r0
   1206c:	mov	r1, r5
   12070:	mov	r0, r8
   12074:	bl	1296c <table_add_column@@Base>
   12078:	add	r4, r4, #1
   1207c:	cmp	r7, r4
   12080:	bne	1204c <table_dupe@@Base+0x40>
   12084:	cmp	r9, #0
   12088:	ble	124f0 <table_dupe@@Base+0x4e4>
   1208c:	mov	r5, #0
   12090:	b	124d8 <table_dupe@@Base+0x4cc>
   12094:	mov	r2, r4
   12098:	mov	r1, r5
   1209c:	mov	r0, r6
   120a0:	bl	135c0 <table_get_int@@Base>
   120a4:	mov	r3, r0
   120a8:	mov	r2, r4
   120ac:	mov	r1, r5
   120b0:	mov	r0, r8
   120b4:	bl	14288 <table_set_int@@Base>
   120b8:	add	r4, r4, #1
   120bc:	cmp	r7, r4
   120c0:	beq	124cc <table_dupe@@Base+0x4c0>
   120c4:	mov	r1, r4
   120c8:	mov	r0, r6
   120cc:	bl	12958 <table_get_column_data_type@@Base>
   120d0:	cmp	r0, #23
   120d4:	ldrls	pc, [pc, r0, lsl #2]
   120d8:	b	120b8 <table_dupe@@Base+0xac>
   120dc:	muleq	r1, r4, r0
   120e0:	andeq	r2, r1, ip, lsr r1
   120e4:	andeq	r2, r1, r4, ror #2
   120e8:	andeq	r2, r1, ip, lsl #3
   120ec:			; <UNDEFINED> instruction: 0x000121b4
   120f0:	ldrdeq	r2, [r1], -ip
   120f4:	andeq	r2, r1, r4, lsl #4
   120f8:	andeq	r2, r1, ip, lsr #4
   120fc:	andeq	r2, r1, r4, asr r2
   12100:	andeq	r2, r1, ip, ror r2
   12104:	andeq	r2, r1, r4, lsr #5
   12108:	andeq	r2, r1, ip, asr #5
   1210c:	strdeq	r2, [r1], -r4
   12110:	andeq	r2, r1, ip, lsl r3
   12114:	andeq	r2, r1, r4, asr #6
   12118:	andeq	r2, r1, ip, ror #6
   1211c:			; <UNDEFINED> instruction: 0x000123bc
   12120:	andeq	r2, r1, r0, ror #7
   12124:	andeq	r2, r1, r4, lsl #8
   12128:	andeq	r2, r1, r0, asr r4
   1212c:	andeq	r2, r1, r8, ror r4
   12130:	muleq	r1, r4, r3
   12134:	andeq	r2, r1, r8, lsr #8
   12138:	andeq	r2, r1, r0, lsr #9
   1213c:	mov	r2, r4
   12140:	mov	r1, r5
   12144:	mov	r0, r6
   12148:	bl	135dc <table_get_uint@@Base>
   1214c:	mov	r3, r0
   12150:	mov	r2, r4
   12154:	mov	r1, r5
   12158:	mov	r0, r8
   1215c:	bl	142ac <table_set_uint@@Base>
   12160:	b	120b8 <table_dupe@@Base+0xac>
   12164:	mov	r2, r4
   12168:	mov	r1, r5
   1216c:	mov	r0, r6
   12170:	bl	135f8 <table_get_int8@@Base>
   12174:	mov	r3, r0
   12178:	mov	r2, r4
   1217c:	mov	r1, r5
   12180:	mov	r0, r8
   12184:	bl	142d0 <table_set_int8@@Base>
   12188:	b	120b8 <table_dupe@@Base+0xac>
   1218c:	mov	r2, r4
   12190:	mov	r1, r5
   12194:	mov	r0, r6
   12198:	bl	13614 <table_get_uint8@@Base>
   1219c:	mov	r3, r0
   121a0:	mov	r2, r4
   121a4:	mov	r1, r5
   121a8:	mov	r0, r8
   121ac:	bl	142f4 <table_set_uint8@@Base>
   121b0:	b	120b8 <table_dupe@@Base+0xac>
   121b4:	mov	r2, r4
   121b8:	mov	r1, r5
   121bc:	mov	r0, r6
   121c0:	bl	13630 <table_get_int16@@Base>
   121c4:	mov	r3, r0
   121c8:	mov	r2, r4
   121cc:	mov	r1, r5
   121d0:	mov	r0, r8
   121d4:	bl	14318 <table_set_int16@@Base>
   121d8:	b	120b8 <table_dupe@@Base+0xac>
   121dc:	mov	r2, r4
   121e0:	mov	r1, r5
   121e4:	mov	r0, r6
   121e8:	bl	1364c <table_get_uint16@@Base>
   121ec:	mov	r3, r0
   121f0:	mov	r2, r4
   121f4:	mov	r1, r5
   121f8:	mov	r0, r8
   121fc:	bl	1433c <table_set_uint16@@Base>
   12200:	b	120b8 <table_dupe@@Base+0xac>
   12204:	mov	r2, r4
   12208:	mov	r1, r5
   1220c:	mov	r0, r6
   12210:	bl	13668 <table_get_int32@@Base>
   12214:	mov	r3, r0
   12218:	mov	r2, r4
   1221c:	mov	r1, r5
   12220:	mov	r0, r8
   12224:	bl	14360 <table_set_int32@@Base>
   12228:	b	120b8 <table_dupe@@Base+0xac>
   1222c:	mov	r2, r4
   12230:	mov	r1, r5
   12234:	mov	r0, r6
   12238:	bl	13684 <table_get_uint32@@Base>
   1223c:	mov	r3, r0
   12240:	mov	r2, r4
   12244:	mov	r1, r5
   12248:	mov	r0, r8
   1224c:	bl	14384 <table_set_uint32@@Base>
   12250:	b	120b8 <table_dupe@@Base+0xac>
   12254:	mov	r2, r4
   12258:	mov	r1, r5
   1225c:	mov	r0, r6
   12260:	bl	136a0 <table_get_int64@@Base>
   12264:	strd	r0, [sp]
   12268:	mov	r2, r4
   1226c:	mov	r1, r5
   12270:	mov	r0, r8
   12274:	bl	143a8 <table_set_int64@@Base>
   12278:	b	120b8 <table_dupe@@Base+0xac>
   1227c:	mov	r2, r4
   12280:	mov	r1, r5
   12284:	mov	r0, r6
   12288:	bl	136bc <table_get_uint64@@Base>
   1228c:	strd	r0, [sp]
   12290:	mov	r2, r4
   12294:	mov	r1, r5
   12298:	mov	r0, r8
   1229c:	bl	143c8 <table_set_uint64@@Base>
   122a0:	b	120b8 <table_dupe@@Base+0xac>
   122a4:	mov	r2, r4
   122a8:	mov	r1, r5
   122ac:	mov	r0, r6
   122b0:	bl	136d8 <table_get_short@@Base>
   122b4:	mov	r3, r0
   122b8:	mov	r2, r4
   122bc:	mov	r1, r5
   122c0:	mov	r0, r8
   122c4:	bl	143e8 <table_set_short@@Base>
   122c8:	b	120b8 <table_dupe@@Base+0xac>
   122cc:	mov	r2, r4
   122d0:	mov	r1, r5
   122d4:	mov	r0, r6
   122d8:	bl	136f4 <table_get_ushort@@Base>
   122dc:	mov	r3, r0
   122e0:	mov	r2, r4
   122e4:	mov	r1, r5
   122e8:	mov	r0, r8
   122ec:	bl	1440c <table_set_ushort@@Base>
   122f0:	b	120b8 <table_dupe@@Base+0xac>
   122f4:	mov	r2, r4
   122f8:	mov	r1, r5
   122fc:	mov	r0, r6
   12300:	bl	13710 <table_get_long@@Base>
   12304:	mov	r3, r0
   12308:	mov	r2, r4
   1230c:	mov	r1, r5
   12310:	mov	r0, r8
   12314:	bl	14430 <table_set_long@@Base>
   12318:	b	120b8 <table_dupe@@Base+0xac>
   1231c:	mov	r2, r4
   12320:	mov	r1, r5
   12324:	mov	r0, r6
   12328:	bl	1372c <table_get_ulong@@Base>
   1232c:	mov	r3, r0
   12330:	mov	r2, r4
   12334:	mov	r1, r5
   12338:	mov	r0, r8
   1233c:	bl	14454 <table_set_ulong@@Base>
   12340:	b	120b8 <table_dupe@@Base+0xac>
   12344:	mov	r2, r4
   12348:	mov	r1, r5
   1234c:	mov	r0, r6
   12350:	bl	13748 <table_get_llong@@Base>
   12354:	strd	r0, [sp]
   12358:	mov	r2, r4
   1235c:	mov	r1, r5
   12360:	mov	r0, r8
   12364:	bl	14478 <table_set_llong@@Base>
   12368:	b	120b8 <table_dupe@@Base+0xac>
   1236c:	mov	r2, r4
   12370:	mov	r1, r5
   12374:	mov	r0, r6
   12378:	bl	13764 <table_get_ullong@@Base>
   1237c:	strd	r0, [sp]
   12380:	mov	r2, r4
   12384:	mov	r1, r5
   12388:	mov	r0, r8
   1238c:	bl	14498 <table_set_ullong@@Base>
   12390:	b	120b8 <table_dupe@@Base+0xac>
   12394:	mov	r2, r4
   12398:	mov	r1, r5
   1239c:	mov	r0, r6
   123a0:	bl	1380c <table_get_string@@Base>
   123a4:	mov	r3, r0
   123a8:	mov	r2, r4
   123ac:	mov	r1, r5
   123b0:	mov	r0, r8
   123b4:	bl	14524 <table_set_string@@Base>
   123b8:	b	120b8 <table_dupe@@Base+0xac>
   123bc:	mov	r2, r4
   123c0:	mov	r1, r5
   123c4:	mov	r0, r6
   123c8:	bl	13780 <table_get_float@@Base>
   123cc:	mov	r2, r4
   123d0:	mov	r1, r5
   123d4:	mov	r0, r8
   123d8:	bl	144b8 <table_set_float@@Base>
   123dc:	b	120b8 <table_dupe@@Base+0xac>
   123e0:	mov	r2, r4
   123e4:	mov	r1, r5
   123e8:	mov	r0, r6
   123ec:	bl	1379c <table_get_double@@Base>
   123f0:	mov	r2, r4
   123f4:	mov	r1, r5
   123f8:	mov	r0, r8
   123fc:	bl	144dc <table_set_double@@Base>
   12400:	b	120b8 <table_dupe@@Base+0xac>
   12404:	mov	r2, r4
   12408:	mov	r1, r5
   1240c:	mov	r0, r6
   12410:	bl	137b8 <table_get_ldouble@@Base>
   12414:	mov	r2, r4
   12418:	mov	r1, r5
   1241c:	mov	r0, r8
   12420:	bl	14500 <table_set_ldouble@@Base>
   12424:	b	120b8 <table_dupe@@Base+0xac>
   12428:	mov	r2, r4
   1242c:	mov	r1, r5
   12430:	mov	r0, r6
   12434:	bl	135a4 <table_get_bool@@Base>
   12438:	mov	r3, r0
   1243c:	mov	r2, r4
   12440:	mov	r1, r5
   12444:	mov	r0, r8
   12448:	bl	14264 <table_set_bool@@Base>
   1244c:	b	120b8 <table_dupe@@Base+0xac>
   12450:	mov	r2, r4
   12454:	mov	r1, r5
   12458:	mov	r0, r6
   1245c:	bl	137d4 <table_get_char@@Base>
   12460:	mov	r3, r0
   12464:	mov	r2, r4
   12468:	mov	r1, r5
   1246c:	mov	r0, r8
   12470:	bl	14540 <table_set_char@@Base>
   12474:	b	120b8 <table_dupe@@Base+0xac>
   12478:	mov	r2, r4
   1247c:	mov	r1, r5
   12480:	mov	r0, r6
   12484:	bl	137f0 <table_get_uchar@@Base>
   12488:	mov	r3, r0
   1248c:	mov	r2, r4
   12490:	mov	r1, r5
   12494:	mov	r0, r8
   12498:	bl	14564 <table_set_uchar@@Base>
   1249c:	b	120b8 <table_dupe@@Base+0xac>
   124a0:	mov	r2, r4
   124a4:	mov	r1, r5
   124a8:	mov	r0, r6
   124ac:	bl	13824 <table_get_ptr@@Base>
   124b0:	str	r0, [sp, #12]
   124b4:	add	r3, sp, #12
   124b8:	mov	r2, r4
   124bc:	mov	r1, r5
   124c0:	mov	r0, r8
   124c4:	bl	14588 <table_set_ptr@@Base>
   124c8:	b	120b8 <table_dupe@@Base+0xac>
   124cc:	add	r5, r5, #1
   124d0:	cmp	r9, r5
   124d4:	beq	124f0 <table_dupe@@Base+0x4e4>
   124d8:	mov	r0, r8
   124dc:	bl	138e4 <table_add_row@@Base>
   124e0:	cmp	r7, #0
   124e4:	ble	124cc <table_dupe@@Base+0x4c0>
   124e8:	mov	r4, #0
   124ec:	b	120c4 <table_dupe@@Base+0xb8>
   124f0:	mov	r0, r8
   124f4:	add	sp, sp, #20
   124f8:	ldrd	r4, [sp]
   124fc:	ldrd	r6, [sp, #8]
   12500:	ldrd	r8, [sp, #16]
   12504:	add	sp, sp, #24
   12508:	pop	{pc}		; (ldr pc, [sp], #4)

0001250c <table_get_major_version@@Base>:
   1250c:	mov	r0, #0
   12510:	bx	lr

00012514 <table_get_minor_version@@Base>:
   12514:	mov	r0, #0
   12518:	bx	lr

0001251c <table_get_patch_version@@Base>:
   1251c:	mov	r0, #0
   12520:	bx	lr

00012524 <table_get_version@@Base>:
   12524:	movw	r0, #21540	; 0x5424
   12528:	movt	r0, #1
   1252c:	bx	lr

00012530 <table_get_callback_length@@Base>:
   12530:	ldr	r0, [r0, #32]
   12534:	bx	lr

00012538 <table_register_callback@@Base>:
   12538:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1253c:	strd	r6, [sp, #8]
   12540:	str	r8, [sp, #16]
   12544:	str	lr, [sp, #20]
   12548:	ldr	r5, [r0, #32]
   1254c:	cmp	r5, #0
   12550:	ble	125ac <table_register_callback@@Base+0x74>
   12554:	ldr	lr, [r0, #36]	; 0x24
   12558:	sub	lr, lr, #4
   1255c:	mov	ip, #0
   12560:	b	12570 <table_register_callback@@Base+0x38>
   12564:	add	ip, ip, #1
   12568:	cmp	ip, r5
   1256c:	beq	125ac <table_register_callback@@Base+0x74>
   12570:	lsl	r6, ip, #2
   12574:	ldr	r4, [lr, #4]!
   12578:	cmp	r1, r4
   1257c:	bne	12564 <table_register_callback@@Base+0x2c>
   12580:	ldr	r4, [r0, #40]	; 0x28
   12584:	ldr	r4, [r4, ip, lsl #2]
   12588:	cmp	r2, r4
   1258c:	bne	12564 <table_register_callback@@Base+0x2c>
   12590:	cmp	ip, #0
   12594:	ble	125ac <table_register_callback@@Base+0x74>
   12598:	ldr	r2, [r0, #44]	; 0x2c
   1259c:	ldr	r8, [r2, r6]
   125a0:	orr	r8, r8, r3
   125a4:	str	r8, [r2, r6]
   125a8:	b	125f8 <table_register_callback@@Base+0xc0>
   125ac:	mov	r8, r3
   125b0:	mov	r7, r2
   125b4:	mov	r6, r1
   125b8:	mov	r4, r0
   125bc:	ldr	r1, [r0, #48]	; 0x30
   125c0:	udiv	r3, r5, r1
   125c4:	mls	r5, r1, r3, r5
   125c8:	cmp	r5, #0
   125cc:	beq	1260c <table_register_callback@@Base+0xd4>
   125d0:	ldr	r3, [r4, #32]
   125d4:	ldr	r2, [r4, #36]	; 0x24
   125d8:	str	r6, [r2, r3, lsl #2]
   125dc:	ldr	r2, [r4, #40]	; 0x28
   125e0:	str	r7, [r2, r3, lsl #2]
   125e4:	ldr	r2, [r4, #44]	; 0x2c
   125e8:	str	r8, [r2, r3, lsl #2]
   125ec:	ldr	r3, [r4, #32]
   125f0:	add	r3, r3, #1
   125f4:	str	r3, [r4, #32]
   125f8:	ldrd	r4, [sp]
   125fc:	ldrd	r6, [sp, #8]
   12600:	ldr	r8, [sp, #16]
   12604:	add	sp, sp, #20
   12608:	pop	{pc}		; (ldr pc, [sp], #4)
   1260c:	ldr	r3, [r0, #52]	; 0x34
   12610:	add	r1, r1, r3
   12614:	str	r1, [r0, #52]	; 0x34
   12618:	lsl	r1, r1, #2
   1261c:	ldr	r0, [r0, #36]	; 0x24
   12620:	bl	11b88 <realloc@plt>
   12624:	str	r0, [r4, #36]	; 0x24
   12628:	ldr	r1, [r4, #52]	; 0x34
   1262c:	lsl	r1, r1, #2
   12630:	ldr	r0, [r4, #40]	; 0x28
   12634:	bl	11b88 <realloc@plt>
   12638:	str	r0, [r4, #40]	; 0x28
   1263c:	ldr	r1, [r4, #52]	; 0x34
   12640:	lsl	r1, r1, #2
   12644:	ldr	r0, [r4, #44]	; 0x2c
   12648:	bl	11b88 <realloc@plt>
   1264c:	str	r0, [r4, #44]	; 0x2c
   12650:	b	125d0 <table_register_callback@@Base+0x98>

00012654 <table_unregister_callback@@Base>:
   12654:	strd	r4, [sp, #-16]!
   12658:	str	r6, [sp, #8]
   1265c:	str	lr, [sp, #12]
   12660:	ldr	lr, [r0, #32]
   12664:	cmp	lr, #0
   12668:	ble	12714 <table_unregister_callback@@Base+0xc0>
   1266c:	ldr	r4, [r0, #36]	; 0x24
   12670:	sub	r4, r4, #4
   12674:	mov	r3, #0
   12678:	b	12688 <table_unregister_callback@@Base+0x34>
   1267c:	add	r3, r3, #1
   12680:	cmp	r3, lr
   12684:	beq	12714 <table_unregister_callback@@Base+0xc0>
   12688:	ldr	r5, [r4, #4]!
   1268c:	cmp	r1, r5
   12690:	bne	1267c <table_unregister_callback@@Base+0x28>
   12694:	ldr	r5, [r0, #40]	; 0x28
   12698:	ldr	r5, [r5, r3, lsl #2]
   1269c:	cmp	r2, r5
   126a0:	bne	1267c <table_unregister_callback@@Base+0x28>
   126a4:	cmn	r3, #1
   126a8:	beq	12714 <table_unregister_callback@@Base+0xc0>
   126ac:	sub	r1, lr, #1
   126b0:	cmp	r1, r3
   126b4:	ble	126fc <table_unregister_callback@@Base+0xa8>
   126b8:	add	r2, r3, #1
   126bc:	lsl	r2, r2, #2
   126c0:	ldr	r1, [r0, #36]	; 0x24
   126c4:	ldr	ip, [r1, r2]
   126c8:	str	ip, [r1, r3, lsl #2]
   126cc:	ldr	r1, [r0, #40]	; 0x28
   126d0:	ldr	ip, [r1, r2]
   126d4:	str	ip, [r1, r3, lsl #2]
   126d8:	ldr	r1, [r0, #44]	; 0x2c
   126dc:	ldr	ip, [r1, r2]
   126e0:	str	ip, [r1, r3, lsl #2]
   126e4:	add	r3, r3, #1
   126e8:	ldr	r1, [r0, #32]
   126ec:	sub	r1, r1, #1
   126f0:	add	r2, r2, #4
   126f4:	cmp	r1, r3
   126f8:	bgt	126c0 <table_unregister_callback@@Base+0x6c>
   126fc:	str	r1, [r0, #32]
   12700:	ldr	r2, [r0, #48]	; 0x30
   12704:	udiv	r3, r1, r2
   12708:	mls	r1, r2, r3, r1
   1270c:	cmp	r1, #0
   12710:	beq	12724 <table_unregister_callback@@Base+0xd0>
   12714:	ldrd	r4, [sp]
   12718:	ldr	r6, [sp, #8]
   1271c:	add	sp, sp, #12
   12720:	pop	{pc}		; (ldr pc, [sp], #4)
   12724:	mov	r4, r0
   12728:	ldr	r1, [r0, #52]	; 0x34
   1272c:	sub	r1, r1, r2
   12730:	str	r1, [r0, #52]	; 0x34
   12734:	cmp	r1, #0
   12738:	beq	12778 <table_unregister_callback@@Base+0x124>
   1273c:	lsl	r1, r1, #2
   12740:	ldr	r0, [r0, #36]	; 0x24
   12744:	bl	11b88 <realloc@plt>
   12748:	str	r0, [r4, #36]	; 0x24
   1274c:	ldr	r1, [r4, #52]	; 0x34
   12750:	lsl	r1, r1, #2
   12754:	ldr	r0, [r4, #40]	; 0x28
   12758:	bl	11b88 <realloc@plt>
   1275c:	str	r0, [r4, #40]	; 0x28
   12760:	ldr	r1, [r4, #52]	; 0x34
   12764:	lsl	r1, r1, #2
   12768:	ldr	r0, [r4, #44]	; 0x2c
   1276c:	bl	11b88 <realloc@plt>
   12770:	str	r0, [r4, #44]	; 0x2c
   12774:	b	12714 <table_unregister_callback@@Base+0xc0>
   12778:	ldr	r0, [r0, #36]	; 0x24
   1277c:	bl	11b70 <free@plt>
   12780:	ldr	r0, [r4, #40]	; 0x28
   12784:	bl	11b70 <free@plt>
   12788:	ldr	r0, [r4, #44]	; 0x2c
   1278c:	bl	11b70 <free@plt>
   12790:	mov	r3, #0
   12794:	str	r3, [r4, #36]	; 0x24
   12798:	str	r3, [r4, #40]	; 0x28
   1279c:	str	r3, [r4, #44]	; 0x2c
   127a0:	b	12714 <table_unregister_callback@@Base+0xc0>

000127a4 <table_notify@@Base>:
   127a4:	ldr	ip, [r0, #32]
   127a8:	cmp	ip, #0
   127ac:	bxle	lr
   127b0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   127b4:	strd	r6, [sp, #8]
   127b8:	strd	r8, [sp, #16]
   127bc:	str	lr, [sp, #24]
   127c0:	sub	sp, sp, #12
   127c4:	mov	r6, r3
   127c8:	mov	r8, r2
   127cc:	mov	r7, r1
   127d0:	mov	r5, r0
   127d4:	mov	r4, #0
   127d8:	b	127ec <table_notify@@Base+0x48>
   127dc:	add	r4, r4, #1
   127e0:	ldr	r0, [r5, #32]
   127e4:	cmp	r0, r4
   127e8:	ble	12828 <table_notify@@Base+0x84>
   127ec:	ldr	r0, [r5, #44]	; 0x2c
   127f0:	ldr	r0, [r0, r4, lsl #2]
   127f4:	tst	r6, r0
   127f8:	beq	127dc <table_notify@@Base+0x38>
   127fc:	ldr	r3, [r5, #36]	; 0x24
   12800:	ldr	r2, [r5, #40]	; 0x28
   12804:	ldr	r2, [r2, r4, lsl #2]
   12808:	str	r2, [sp]
   1280c:	ldr	r9, [r3, r4, lsl #2]
   12810:	mov	r3, r6
   12814:	mov	r2, r8
   12818:	mov	r1, r7
   1281c:	mov	r0, r5
   12820:	blx	r9
   12824:	b	127dc <table_notify@@Base+0x38>
   12828:	add	sp, sp, #12
   1282c:	ldrd	r4, [sp]
   12830:	ldrd	r6, [sp, #8]
   12834:	ldrd	r8, [sp, #16]
   12838:	add	sp, sp, #24
   1283c:	pop	{pc}		; (ldr pc, [sp], #4)

00012840 <table_column_init@@Base>:
   12840:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12844:	strd	r6, [sp, #8]
   12848:	str	r8, [sp, #16]
   1284c:	str	lr, [sp, #20]
   12850:	mov	r7, r2
   12854:	mov	r8, r3
   12858:	add	r1, r1, r1, lsl #1
   1285c:	lsl	r4, r1, #2
   12860:	ldr	r6, [r0]
   12864:	add	r5, r6, r4
   12868:	mov	r0, r2
   1286c:	bl	11bc4 <strlen@plt>
   12870:	add	r0, r0, #1
   12874:	bl	11ba0 <malloc@plt>
   12878:	str	r0, [r6, r4]
   1287c:	cmp	r0, #0
   12880:	beq	1288c <table_column_init@@Base+0x4c>
   12884:	mov	r1, r7
   12888:	bl	11b94 <strcpy@plt>
   1288c:	str	r8, [r5, #4]
   12890:	ldr	r3, [sp, #24]
   12894:	str	r3, [r5, #8]
   12898:	ldrd	r4, [sp]
   1289c:	ldrd	r6, [sp, #8]
   128a0:	ldr	r8, [sp, #16]
   128a4:	add	sp, sp, #20
   128a8:	pop	{pc}		; (ldr pc, [sp], #4)

000128ac <table_column_destroy@@Base>:
   128ac:	ldr	r3, [r0]
   128b0:	add	r1, r1, r1, lsl #1
   128b4:	ldr	r0, [r3, r1, lsl #2]
   128b8:	cmp	r0, #0
   128bc:	bxeq	lr
   128c0:	str	r4, [sp, #-8]!
   128c4:	str	lr, [sp, #4]
   128c8:	bl	11b70 <free@plt>
   128cc:	ldr	r4, [sp]
   128d0:	add	sp, sp, #4
   128d4:	pop	{pc}		; (ldr pc, [sp], #4)

000128d8 <table_get_column_length@@Base>:
   128d8:	ldr	r0, [r0, #4]
   128dc:	bx	lr

000128e0 <table_get_column@@Base>:
   128e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   128e4:	strd	r6, [sp, #8]
   128e8:	str	r8, [sp, #16]
   128ec:	str	lr, [sp, #20]
   128f0:	ldr	r7, [r0, #4]
   128f4:	cmp	r7, #0
   128f8:	ble	12934 <table_get_column@@Base+0x54>
   128fc:	mov	r6, r1
   12900:	ldr	r5, [r0]
   12904:	mov	r4, #0
   12908:	mov	r1, r6
   1290c:	ldr	r0, [r5]
   12910:	bl	11b58 <strcmp@plt>
   12914:	cmp	r0, #0
   12918:	beq	12938 <table_get_column@@Base+0x58>
   1291c:	add	r4, r4, #1
   12920:	add	r5, r5, #12
   12924:	cmp	r4, r7
   12928:	bne	12908 <table_get_column@@Base+0x28>
   1292c:	mvn	r4, #0
   12930:	b	12940 <table_get_column@@Base+0x60>
   12934:	mov	r4, #0
   12938:	cmp	r4, r7
   1293c:	mvneq	r4, #0
   12940:	mov	r0, r4
   12944:	ldrd	r4, [sp]
   12948:	ldrd	r6, [sp, #8]
   1294c:	ldr	r8, [sp, #16]
   12950:	add	sp, sp, #20
   12954:	pop	{pc}		; (ldr pc, [sp], #4)

00012958 <table_get_column_data_type@@Base>:
   12958:	ldr	r3, [r0]
   1295c:	add	r1, r1, r1, lsl #1
   12960:	add	r3, r3, r1, lsl #2
   12964:	ldr	r0, [r3, #4]
   12968:	bx	lr

0001296c <table_add_column@@Base>:
   1296c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12970:	strd	r6, [sp, #8]
   12974:	strd	r8, [sp, #16]
   12978:	str	lr, [sp, #24]
   1297c:	sub	sp, sp, #12
   12980:	mov	r4, r0
   12984:	mov	r7, r1
   12988:	mov	r6, r2
   1298c:	ldr	r1, [r0, #8]
   12990:	ldr	r2, [r0, #4]
   12994:	udiv	r3, r2, r1
   12998:	mls	r3, r1, r3, r2
   1299c:	cmp	r3, #0
   129a0:	beq	12a34 <table_add_column@@Base+0xc8>
   129a4:	mov	r0, r4
   129a8:	bl	138dc <table_get_row_length@@Base>
   129ac:	mov	r8, r0
   129b0:	ldr	r9, [r4, #4]
   129b4:	mov	r0, r6
   129b8:	bl	133f4 <table_get_default_compare_function_for_data_type@@Base>
   129bc:	str	r0, [sp]
   129c0:	mov	r3, r6
   129c4:	mov	r2, r7
   129c8:	mov	r1, r9
   129cc:	mov	r0, r4
   129d0:	bl	12840 <table_column_init@@Base>
   129d4:	cmp	r8, #0
   129d8:	ble	129fc <table_add_column@@Base+0x90>
   129dc:	mov	r5, #0
   129e0:	mov	r2, r9
   129e4:	mov	r1, r5
   129e8:	mov	r0, r4
   129ec:	bl	15210 <table_cell_init@@Base>
   129f0:	add	r5, r5, #1
   129f4:	cmp	r8, r5
   129f8:	bne	129e0 <table_add_column@@Base+0x74>
   129fc:	mov	r3, #8
   12a00:	ldr	r2, [r4, #4]
   12a04:	mvn	r1, #0
   12a08:	mov	r0, r4
   12a0c:	bl	127a4 <table_notify@@Base>
   12a10:	ldr	r0, [r4, #4]
   12a14:	add	r3, r0, #1
   12a18:	str	r3, [r4, #4]
   12a1c:	add	sp, sp, #12
   12a20:	ldrd	r4, [sp]
   12a24:	ldrd	r6, [sp, #8]
   12a28:	ldrd	r8, [sp, #16]
   12a2c:	add	sp, sp, #24
   12a30:	pop	{pc}		; (ldr pc, [sp], #4)
   12a34:	ldr	r3, [r0, #12]
   12a38:	add	r1, r1, r3
   12a3c:	str	r1, [r0, #12]
   12a40:	add	r1, r1, r1, lsl #1
   12a44:	lsl	r1, r1, #2
   12a48:	ldr	r0, [r0]
   12a4c:	bl	11b88 <realloc@plt>
   12a50:	str	r0, [r4]
   12a54:	mov	r0, r4
   12a58:	bl	138dc <table_get_row_length@@Base>
   12a5c:	subs	r9, r0, #0
   12a60:	ble	129a4 <table_add_column@@Base+0x38>
   12a64:	mov	r5, #0
   12a68:	mov	r1, r5
   12a6c:	mov	r0, r4
   12a70:	bl	13ad4 <table_get_row_ptr@@Base>
   12a74:	mov	r8, r0
   12a78:	ldr	r1, [r4, #12]
   12a7c:	lsl	r1, r1, #2
   12a80:	ldr	r0, [r0]
   12a84:	bl	11b88 <realloc@plt>
   12a88:	str	r0, [r8]
   12a8c:	add	r5, r5, #1
   12a90:	cmp	r9, r5
   12a94:	bne	12a68 <table_add_column@@Base+0xfc>
   12a98:	b	129a4 <table_add_column@@Base+0x38>

00012a9c <table_remove_column@@Base>:
   12a9c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12aa0:	strd	r6, [sp, #8]
   12aa4:	strd	r8, [sp, #16]
   12aa8:	str	sl, [sp, #24]
   12aac:	str	lr, [sp, #28]
   12ab0:	mov	r4, r0
   12ab4:	mov	r5, r1
   12ab8:	bl	128ac <table_column_destroy@@Base>
   12abc:	ldr	r6, [r4, #4]
   12ac0:	sub	r7, r6, #1
   12ac4:	cmp	r5, r7
   12ac8:	bge	12b10 <table_remove_column@@Base+0x74>
   12acc:	add	r2, r5, r5, lsl #1
   12ad0:	lsl	r2, r2, #2
   12ad4:	mov	r8, r7
   12ad8:	mov	r0, r5
   12adc:	ldr	r3, [r4]
   12ae0:	add	r1, r3, r2
   12ae4:	add	r2, r2, #12
   12ae8:	add	r3, r3, r2
   12aec:	ldr	lr, [r3]
   12af0:	ldr	ip, [r3, #4]
   12af4:	ldr	r3, [r3, #8]
   12af8:	str	lr, [r1]
   12afc:	str	ip, [r1, #4]
   12b00:	str	r3, [r1, #8]
   12b04:	add	r0, r0, #1
   12b08:	cmp	r8, r0
   12b0c:	bne	12adc <table_remove_column@@Base+0x40>
   12b10:	mov	r0, r4
   12b14:	bl	138dc <table_get_row_length@@Base>
   12b18:	subs	r9, r0, #0
   12b1c:	ble	12b8c <table_remove_column@@Base+0xf0>
   12b20:	lsl	sl, r5, #2
   12b24:	mov	r8, #0
   12b28:	sub	r6, r6, #1
   12b2c:	b	12b3c <table_remove_column@@Base+0xa0>
   12b30:	add	r8, r8, #1
   12b34:	cmp	r9, r8
   12b38:	beq	12b8c <table_remove_column@@Base+0xf0>
   12b3c:	mov	r2, r5
   12b40:	mov	r1, r8
   12b44:	mov	r0, r4
   12b48:	bl	15230 <table_cell_destroy@@Base>
   12b4c:	mov	r1, r8
   12b50:	mov	r0, r4
   12b54:	bl	13ad4 <table_get_row_ptr@@Base>
   12b58:	cmp	r5, r7
   12b5c:	bge	12b30 <table_remove_column@@Base+0x94>
   12b60:	mov	r3, sl
   12b64:	mov	r2, r5
   12b68:	ldr	r1, [r0]
   12b6c:	add	ip, r1, r3
   12b70:	add	r3, r3, #4
   12b74:	ldr	r1, [r1, r3]
   12b78:	str	r1, [ip]
   12b7c:	add	r2, r2, #1
   12b80:	cmp	r6, r2
   12b84:	bne	12b68 <table_remove_column@@Base+0xcc>
   12b88:	b	12b30 <table_remove_column@@Base+0x94>
   12b8c:	ldr	r3, [r4, #4]
   12b90:	sub	r3, r3, #1
   12b94:	str	r3, [r4, #4]
   12b98:	ldr	r1, [r4, #8]
   12b9c:	udiv	r2, r3, r1
   12ba0:	mls	r3, r1, r2, r3
   12ba4:	cmp	r3, #0
   12ba8:	beq	12bdc <table_remove_column@@Base+0x140>
   12bac:	mov	r3, #16
   12bb0:	mov	r2, r5
   12bb4:	mvn	r1, #0
   12bb8:	mov	r0, r4
   12bbc:	bl	127a4 <table_notify@@Base>
   12bc0:	mov	r0, #0
   12bc4:	ldrd	r4, [sp]
   12bc8:	ldrd	r6, [sp, #8]
   12bcc:	ldrd	r8, [sp, #16]
   12bd0:	ldr	sl, [sp, #24]
   12bd4:	add	sp, sp, #28
   12bd8:	pop	{pc}		; (ldr pc, [sp], #4)
   12bdc:	ldr	r3, [r4, #12]
   12be0:	sub	r1, r3, r1
   12be4:	str	r1, [r4, #12]
   12be8:	add	r1, r1, r1, lsl #1
   12bec:	lsl	r1, r1, #2
   12bf0:	ldr	r0, [r4]
   12bf4:	bl	11b88 <realloc@plt>
   12bf8:	str	r0, [r4]
   12bfc:	mov	r0, r4
   12c00:	bl	138dc <table_get_row_length@@Base>
   12c04:	subs	r8, r0, #0
   12c08:	ble	12bac <table_remove_column@@Base+0x110>
   12c0c:	mov	r6, #0
   12c10:	mov	r1, r6
   12c14:	mov	r0, r4
   12c18:	bl	13ad4 <table_get_row_ptr@@Base>
   12c1c:	mov	r7, r0
   12c20:	ldr	r1, [r4, #12]
   12c24:	lsl	r1, r1, #2
   12c28:	ldr	r0, [r0]
   12c2c:	bl	11b88 <realloc@plt>
   12c30:	str	r0, [r7]
   12c34:	add	r6, r6, #1
   12c38:	cmp	r8, r6
   12c3c:	bne	12c10 <table_remove_column@@Base+0x174>
   12c40:	b	12bac <table_remove_column@@Base+0x110>

00012c44 <table_get_column_name@@Base>:
   12c44:	ldr	r3, [r0]
   12c48:	add	r1, r1, r1, lsl #1
   12c4c:	ldr	r0, [r3, r1, lsl #2]
   12c50:	bx	lr

00012c54 <table_get_col_ptr@@Base>:
   12c54:	add	r1, r1, r1, lsl #1
   12c58:	ldr	r0, [r0]
   12c5c:	add	r0, r0, r1, lsl #2
   12c60:	bx	lr

00012c64 <table_get_column_compare_function@@Base>:
   12c64:	ldr	r3, [r0]
   12c68:	add	r1, r1, r1, lsl #1
   12c6c:	add	r3, r3, r1, lsl #2
   12c70:	ldr	r0, [r3, #8]
   12c74:	bx	lr

00012c78 <table_set_column_compare_function@@Base>:
   12c78:	ldr	r3, [r0]
   12c7c:	add	r1, r1, r1, lsl #1
   12c80:	add	r3, r3, r1, lsl #2
   12c84:	str	r2, [r3, #8]
   12c88:	bx	lr

00012c8c <table_compare_bool@@Base>:
   12c8c:	cmp	r0, #0
   12c90:	beq	12cbc <table_compare_bool@@Base+0x30>
   12c94:	cmp	r1, #0
   12c98:	beq	12ccc <table_compare_bool@@Base+0x40>
   12c9c:	ldrb	r0, [r0]
   12ca0:	ldrb	r1, [r1]
   12ca4:	cmp	r0, r1
   12ca8:	bhi	12cd4 <table_compare_bool@@Base+0x48>
   12cac:	cmp	r0, r1
   12cb0:	movcs	r0, #0
   12cb4:	mvncc	r0, #0
   12cb8:	bx	lr
   12cbc:	adds	r0, r1, #0
   12cc0:	movne	r0, #1
   12cc4:	rsb	r0, r0, #0
   12cc8:	bx	lr
   12ccc:	mov	r0, #1
   12cd0:	bx	lr
   12cd4:	mov	r0, #1
   12cd8:	bx	lr

00012cdc <table_compare_int@@Base>:
   12cdc:	cmp	r0, #0
   12ce0:	beq	12d0c <table_compare_int@@Base+0x30>
   12ce4:	cmp	r1, #0
   12ce8:	beq	12d1c <table_compare_int@@Base+0x40>
   12cec:	ldr	r0, [r0]
   12cf0:	ldr	r1, [r1]
   12cf4:	cmp	r0, r1
   12cf8:	bgt	12d24 <table_compare_int@@Base+0x48>
   12cfc:	cmp	r0, r1
   12d00:	movge	r0, #0
   12d04:	mvnlt	r0, #0
   12d08:	bx	lr
   12d0c:	adds	r0, r1, #0
   12d10:	movne	r0, #1
   12d14:	rsb	r0, r0, #0
   12d18:	bx	lr
   12d1c:	mov	r0, #1
   12d20:	bx	lr
   12d24:	mov	r0, #1
   12d28:	bx	lr

00012d2c <table_compare_uint@@Base>:
   12d2c:	cmp	r0, #0
   12d30:	beq	12d5c <table_compare_uint@@Base+0x30>
   12d34:	cmp	r1, #0
   12d38:	beq	12d6c <table_compare_uint@@Base+0x40>
   12d3c:	ldr	r0, [r0]
   12d40:	ldr	r1, [r1]
   12d44:	cmp	r0, r1
   12d48:	bhi	12d74 <table_compare_uint@@Base+0x48>
   12d4c:	cmp	r0, r1
   12d50:	movcs	r0, #0
   12d54:	mvncc	r0, #0
   12d58:	bx	lr
   12d5c:	adds	r0, r1, #0
   12d60:	movne	r0, #1
   12d64:	rsb	r0, r0, #0
   12d68:	bx	lr
   12d6c:	mov	r0, #1
   12d70:	bx	lr
   12d74:	mov	r0, #1
   12d78:	bx	lr

00012d7c <table_compare_int8@@Base>:
   12d7c:	cmp	r0, #0
   12d80:	beq	12dac <table_compare_int8@@Base+0x30>
   12d84:	cmp	r1, #0
   12d88:	beq	12dbc <table_compare_int8@@Base+0x40>
   12d8c:	ldrsb	r0, [r0]
   12d90:	ldrsb	r1, [r1]
   12d94:	cmp	r0, r1
   12d98:	bgt	12dc4 <table_compare_int8@@Base+0x48>
   12d9c:	cmp	r0, r1
   12da0:	movge	r0, #0
   12da4:	mvnlt	r0, #0
   12da8:	bx	lr
   12dac:	adds	r0, r1, #0
   12db0:	movne	r0, #1
   12db4:	rsb	r0, r0, #0
   12db8:	bx	lr
   12dbc:	mov	r0, #1
   12dc0:	bx	lr
   12dc4:	mov	r0, #1
   12dc8:	bx	lr

00012dcc <table_compare_uint8@@Base>:
   12dcc:	cmp	r0, #0
   12dd0:	beq	12dfc <table_compare_uint8@@Base+0x30>
   12dd4:	cmp	r1, #0
   12dd8:	beq	12e0c <table_compare_uint8@@Base+0x40>
   12ddc:	ldrb	r0, [r0]
   12de0:	ldrb	r1, [r1]
   12de4:	cmp	r0, r1
   12de8:	bhi	12e14 <table_compare_uint8@@Base+0x48>
   12dec:	cmp	r0, r1
   12df0:	movcs	r0, #0
   12df4:	mvncc	r0, #0
   12df8:	bx	lr
   12dfc:	adds	r0, r1, #0
   12e00:	movne	r0, #1
   12e04:	rsb	r0, r0, #0
   12e08:	bx	lr
   12e0c:	mov	r0, #1
   12e10:	bx	lr
   12e14:	mov	r0, #1
   12e18:	bx	lr

00012e1c <table_compare_int16@@Base>:
   12e1c:	cmp	r0, #0
   12e20:	beq	12e4c <table_compare_int16@@Base+0x30>
   12e24:	cmp	r1, #0
   12e28:	beq	12e5c <table_compare_int16@@Base+0x40>
   12e2c:	ldrsh	r0, [r0]
   12e30:	ldrsh	r1, [r1]
   12e34:	cmp	r0, r1
   12e38:	bgt	12e64 <table_compare_int16@@Base+0x48>
   12e3c:	cmp	r0, r1
   12e40:	movge	r0, #0
   12e44:	mvnlt	r0, #0
   12e48:	bx	lr
   12e4c:	adds	r0, r1, #0
   12e50:	movne	r0, #1
   12e54:	rsb	r0, r0, #0
   12e58:	bx	lr
   12e5c:	mov	r0, #1
   12e60:	bx	lr
   12e64:	mov	r0, #1
   12e68:	bx	lr

00012e6c <table_compare_uint16@@Base>:
   12e6c:	cmp	r0, #0
   12e70:	beq	12e9c <table_compare_uint16@@Base+0x30>
   12e74:	cmp	r1, #0
   12e78:	beq	12eac <table_compare_uint16@@Base+0x40>
   12e7c:	ldrh	r0, [r0]
   12e80:	ldrh	r1, [r1]
   12e84:	cmp	r0, r1
   12e88:	bhi	12eb4 <table_compare_uint16@@Base+0x48>
   12e8c:	cmp	r0, r1
   12e90:	movcs	r0, #0
   12e94:	mvncc	r0, #0
   12e98:	bx	lr
   12e9c:	adds	r0, r1, #0
   12ea0:	movne	r0, #1
   12ea4:	rsb	r0, r0, #0
   12ea8:	bx	lr
   12eac:	mov	r0, #1
   12eb0:	bx	lr
   12eb4:	mov	r0, #1
   12eb8:	bx	lr

00012ebc <table_compare_int32@@Base>:
   12ebc:	cmp	r0, #0
   12ec0:	beq	12eec <table_compare_int32@@Base+0x30>
   12ec4:	cmp	r1, #0
   12ec8:	beq	12efc <table_compare_int32@@Base+0x40>
   12ecc:	ldr	r0, [r0]
   12ed0:	ldr	r1, [r1]
   12ed4:	cmp	r0, r1
   12ed8:	bgt	12f04 <table_compare_int32@@Base+0x48>
   12edc:	cmp	r0, r1
   12ee0:	movge	r0, #0
   12ee4:	mvnlt	r0, #0
   12ee8:	bx	lr
   12eec:	adds	r0, r1, #0
   12ef0:	movne	r0, #1
   12ef4:	rsb	r0, r0, #0
   12ef8:	bx	lr
   12efc:	mov	r0, #1
   12f00:	bx	lr
   12f04:	mov	r0, #1
   12f08:	bx	lr

00012f0c <table_compare_uint32@@Base>:
   12f0c:	cmp	r0, #0
   12f10:	beq	12f3c <table_compare_uint32@@Base+0x30>
   12f14:	cmp	r1, #0
   12f18:	beq	12f4c <table_compare_uint32@@Base+0x40>
   12f1c:	ldr	r0, [r0]
   12f20:	ldr	r1, [r1]
   12f24:	cmp	r0, r1
   12f28:	bhi	12f54 <table_compare_uint32@@Base+0x48>
   12f2c:	cmp	r0, r1
   12f30:	movcs	r0, #0
   12f34:	mvncc	r0, #0
   12f38:	bx	lr
   12f3c:	adds	r0, r1, #0
   12f40:	movne	r0, #1
   12f44:	rsb	r0, r0, #0
   12f48:	bx	lr
   12f4c:	mov	r0, #1
   12f50:	bx	lr
   12f54:	mov	r0, #1
   12f58:	bx	lr

00012f5c <table_compare_int64@@Base>:
   12f5c:	cmp	r0, #0
   12f60:	beq	12fa4 <table_compare_int64@@Base+0x48>
   12f64:	cmp	r1, #0
   12f68:	beq	12fb4 <table_compare_int64@@Base+0x58>
   12f6c:	strd	r4, [sp, #-8]!
   12f70:	ldrd	r4, [r0]
   12f74:	ldrd	r2, [r1]
   12f78:	cmp	r2, r4
   12f7c:	sbcs	r1, r3, r5
   12f80:	movlt	r0, #1
   12f84:	blt	12f98 <table_compare_int64@@Base+0x3c>
   12f88:	cmp	r4, r2
   12f8c:	sbcs	r3, r5, r3
   12f90:	mvnlt	r0, #0
   12f94:	movge	r0, #0
   12f98:	ldrd	r4, [sp]
   12f9c:	add	sp, sp, #8
   12fa0:	bx	lr
   12fa4:	adds	r1, r1, #0
   12fa8:	movne	r1, #1
   12fac:	rsb	r0, r1, #0
   12fb0:	bx	lr
   12fb4:	mov	r0, #1
   12fb8:	bx	lr

00012fbc <table_compare_uint64@@Base>:
   12fbc:	cmp	r0, #0
   12fc0:	beq	12ffc <table_compare_uint64@@Base+0x40>
   12fc4:	cmp	r1, #0
   12fc8:	beq	1300c <table_compare_uint64@@Base+0x50>
   12fcc:	strd	r4, [sp, #-8]!
   12fd0:	ldrd	r4, [r0]
   12fd4:	ldrd	r2, [r1]
   12fd8:	cmp	r5, r3
   12fdc:	cmpeq	r4, r2
   12fe0:	movhi	r0, #1
   12fe4:	bhi	12ff0 <table_compare_uint64@@Base+0x34>
   12fe8:	mvncc	r0, #0
   12fec:	movcs	r0, #0
   12ff0:	ldrd	r4, [sp]
   12ff4:	add	sp, sp, #8
   12ff8:	bx	lr
   12ffc:	adds	r1, r1, #0
   13000:	movne	r1, #1
   13004:	rsb	r0, r1, #0
   13008:	bx	lr
   1300c:	mov	r0, #1
   13010:	bx	lr

00013014 <table_compare_short@@Base>:
   13014:	cmp	r0, #0
   13018:	beq	13044 <table_compare_short@@Base+0x30>
   1301c:	cmp	r1, #0
   13020:	beq	13054 <table_compare_short@@Base+0x40>
   13024:	ldrsh	r0, [r0]
   13028:	ldrsh	r1, [r1]
   1302c:	cmp	r0, r1
   13030:	bgt	1305c <table_compare_short@@Base+0x48>
   13034:	cmp	r0, r1
   13038:	movge	r0, #0
   1303c:	mvnlt	r0, #0
   13040:	bx	lr
   13044:	adds	r0, r1, #0
   13048:	movne	r0, #1
   1304c:	rsb	r0, r0, #0
   13050:	bx	lr
   13054:	mov	r0, #1
   13058:	bx	lr
   1305c:	mov	r0, #1
   13060:	bx	lr

00013064 <table_compare_ushort@@Base>:
   13064:	cmp	r0, #0
   13068:	beq	13094 <table_compare_ushort@@Base+0x30>
   1306c:	cmp	r1, #0
   13070:	beq	130a4 <table_compare_ushort@@Base+0x40>
   13074:	ldrh	r0, [r0]
   13078:	ldrh	r1, [r1]
   1307c:	cmp	r0, r1
   13080:	bhi	130ac <table_compare_ushort@@Base+0x48>
   13084:	cmp	r0, r1
   13088:	movcs	r0, #0
   1308c:	mvncc	r0, #0
   13090:	bx	lr
   13094:	adds	r0, r1, #0
   13098:	movne	r0, #1
   1309c:	rsb	r0, r0, #0
   130a0:	bx	lr
   130a4:	mov	r0, #1
   130a8:	bx	lr
   130ac:	mov	r0, #1
   130b0:	bx	lr

000130b4 <table_compare_long@@Base>:
   130b4:	cmp	r0, #0
   130b8:	beq	130e4 <table_compare_long@@Base+0x30>
   130bc:	cmp	r1, #0
   130c0:	beq	130f4 <table_compare_long@@Base+0x40>
   130c4:	ldr	r0, [r0]
   130c8:	ldr	r1, [r1]
   130cc:	cmp	r0, r1
   130d0:	bgt	130fc <table_compare_long@@Base+0x48>
   130d4:	cmp	r0, r1
   130d8:	movge	r0, #0
   130dc:	mvnlt	r0, #0
   130e0:	bx	lr
   130e4:	adds	r0, r1, #0
   130e8:	movne	r0, #1
   130ec:	rsb	r0, r0, #0
   130f0:	bx	lr
   130f4:	mov	r0, #1
   130f8:	bx	lr
   130fc:	mov	r0, #1
   13100:	bx	lr

00013104 <table_compare_ulong@@Base>:
   13104:	cmp	r0, #0
   13108:	beq	13134 <table_compare_ulong@@Base+0x30>
   1310c:	cmp	r1, #0
   13110:	beq	13144 <table_compare_ulong@@Base+0x40>
   13114:	ldr	r0, [r0]
   13118:	ldr	r1, [r1]
   1311c:	cmp	r0, r1
   13120:	bhi	1314c <table_compare_ulong@@Base+0x48>
   13124:	cmp	r0, r1
   13128:	movcs	r0, #0
   1312c:	mvncc	r0, #0
   13130:	bx	lr
   13134:	adds	r0, r1, #0
   13138:	movne	r0, #1
   1313c:	rsb	r0, r0, #0
   13140:	bx	lr
   13144:	mov	r0, #1
   13148:	bx	lr
   1314c:	mov	r0, #1
   13150:	bx	lr

00013154 <table_compare_llong@@Base>:
   13154:	cmp	r0, #0
   13158:	beq	1319c <table_compare_llong@@Base+0x48>
   1315c:	cmp	r1, #0
   13160:	beq	131ac <table_compare_llong@@Base+0x58>
   13164:	strd	r4, [sp, #-8]!
   13168:	ldrd	r4, [r0]
   1316c:	ldrd	r2, [r1]
   13170:	cmp	r2, r4
   13174:	sbcs	r1, r3, r5
   13178:	movlt	r0, #1
   1317c:	blt	13190 <table_compare_llong@@Base+0x3c>
   13180:	cmp	r4, r2
   13184:	sbcs	r3, r5, r3
   13188:	mvnlt	r0, #0
   1318c:	movge	r0, #0
   13190:	ldrd	r4, [sp]
   13194:	add	sp, sp, #8
   13198:	bx	lr
   1319c:	adds	r1, r1, #0
   131a0:	movne	r1, #1
   131a4:	rsb	r0, r1, #0
   131a8:	bx	lr
   131ac:	mov	r0, #1
   131b0:	bx	lr

000131b4 <table_compare_ullong@@Base>:
   131b4:	cmp	r0, #0
   131b8:	beq	131e4 <table_compare_ullong@@Base+0x30>
   131bc:	cmp	r1, #0
   131c0:	beq	131f4 <table_compare_ullong@@Base+0x40>
   131c4:	ldr	r0, [r0]
   131c8:	ldr	r1, [r1]
   131cc:	cmp	r0, r1
   131d0:	bhi	131fc <table_compare_ullong@@Base+0x48>
   131d4:	cmp	r0, r1
   131d8:	movcs	r0, #0
   131dc:	mvncc	r0, #0
   131e0:	bx	lr
   131e4:	adds	r0, r1, #0
   131e8:	movne	r0, #1
   131ec:	rsb	r0, r0, #0
   131f0:	bx	lr
   131f4:	mov	r0, #1
   131f8:	bx	lr
   131fc:	mov	r0, #1
   13200:	bx	lr

00013204 <table_compare_float@@Base>:
   13204:	cmp	r0, #0
   13208:	beq	13234 <table_compare_float@@Base+0x30>
   1320c:	cmp	r1, #0
   13210:	beq	13244 <table_compare_float@@Base+0x40>
   13214:	vldr	s14, [r0]
   13218:	vldr	s15, [r1]
   1321c:	vcmpe.f32	s14, s15
   13220:	vmrs	APSR_nzcv, fpscr
   13224:	bgt	1324c <table_compare_float@@Base+0x48>
   13228:	mvnmi	r0, #0
   1322c:	movpl	r0, #0
   13230:	bx	lr
   13234:	adds	r1, r1, #0
   13238:	movne	r1, #1
   1323c:	rsb	r0, r1, #0
   13240:	bx	lr
   13244:	mov	r0, #1
   13248:	bx	lr
   1324c:	mov	r0, #1
   13250:	bx	lr

00013254 <table_compare_double@@Base>:
   13254:	cmp	r0, #0
   13258:	beq	13284 <table_compare_double@@Base+0x30>
   1325c:	cmp	r1, #0
   13260:	beq	13294 <table_compare_double@@Base+0x40>
   13264:	vldr	d6, [r0]
   13268:	vldr	d7, [r1]
   1326c:	vcmpe.f64	d6, d7
   13270:	vmrs	APSR_nzcv, fpscr
   13274:	bgt	1329c <table_compare_double@@Base+0x48>
   13278:	mvnmi	r0, #0
   1327c:	movpl	r0, #0
   13280:	bx	lr
   13284:	adds	r1, r1, #0
   13288:	movne	r1, #1
   1328c:	rsb	r0, r1, #0
   13290:	bx	lr
   13294:	mov	r0, #1
   13298:	bx	lr
   1329c:	mov	r0, #1
   132a0:	bx	lr

000132a4 <table_compare_ldouble@@Base>:
   132a4:	cmp	r0, #0
   132a8:	beq	132d4 <table_compare_ldouble@@Base+0x30>
   132ac:	cmp	r1, #0
   132b0:	beq	132e4 <table_compare_ldouble@@Base+0x40>
   132b4:	vldr	d6, [r0]
   132b8:	vldr	d7, [r1]
   132bc:	vcmpe.f64	d6, d7
   132c0:	vmrs	APSR_nzcv, fpscr
   132c4:	bgt	132ec <table_compare_ldouble@@Base+0x48>
   132c8:	mvnmi	r0, #0
   132cc:	movpl	r0, #0
   132d0:	bx	lr
   132d4:	adds	r1, r1, #0
   132d8:	movne	r1, #1
   132dc:	rsb	r0, r1, #0
   132e0:	bx	lr
   132e4:	mov	r0, #1
   132e8:	bx	lr
   132ec:	mov	r0, #1
   132f0:	bx	lr

000132f4 <table_compare_char@@Base>:
   132f4:	cmp	r0, #0
   132f8:	beq	13324 <table_compare_char@@Base+0x30>
   132fc:	cmp	r1, #0
   13300:	beq	13334 <table_compare_char@@Base+0x40>
   13304:	ldrb	r0, [r0]
   13308:	ldrb	r1, [r1]
   1330c:	cmp	r0, r1
   13310:	bhi	1333c <table_compare_char@@Base+0x48>
   13314:	cmp	r0, r1
   13318:	movcs	r0, #0
   1331c:	mvncc	r0, #0
   13320:	bx	lr
   13324:	adds	r0, r1, #0
   13328:	movne	r0, #1
   1332c:	rsb	r0, r0, #0
   13330:	bx	lr
   13334:	mov	r0, #1
   13338:	bx	lr
   1333c:	mov	r0, #1
   13340:	bx	lr

00013344 <table_compare_uchar@@Base>:
   13344:	cmp	r0, #0
   13348:	beq	13374 <table_compare_uchar@@Base+0x30>
   1334c:	cmp	r1, #0
   13350:	beq	13384 <table_compare_uchar@@Base+0x40>
   13354:	ldrb	r0, [r0]
   13358:	ldrb	r1, [r1]
   1335c:	cmp	r0, r1
   13360:	bhi	1338c <table_compare_uchar@@Base+0x48>
   13364:	cmp	r0, r1
   13368:	movcs	r0, #0
   1336c:	mvncc	r0, #0
   13370:	bx	lr
   13374:	adds	r0, r1, #0
   13378:	movne	r0, #1
   1337c:	rsb	r0, r0, #0
   13380:	bx	lr
   13384:	mov	r0, #1
   13388:	bx	lr
   1338c:	mov	r0, #1
   13390:	bx	lr

00013394 <table_compare_ptr@@Base>:
   13394:	cmp	r0, r1
   13398:	bhi	133ac <table_compare_ptr@@Base+0x18>
   1339c:	cmp	r0, r1
   133a0:	movcs	r0, #0
   133a4:	mvncc	r0, #0
   133a8:	bx	lr
   133ac:	mov	r0, #1
   133b0:	bx	lr

000133b4 <table_compare_string@@Base>:
   133b4:	cmp	r0, #0
   133b8:	beq	133dc <table_compare_string@@Base+0x28>
   133bc:	cmp	r1, #0
   133c0:	beq	133ec <table_compare_string@@Base+0x38>
   133c4:	str	r4, [sp, #-8]!
   133c8:	str	lr, [sp, #4]
   133cc:	bl	11b58 <strcmp@plt>
   133d0:	ldr	r4, [sp]
   133d4:	add	sp, sp, #4
   133d8:	pop	{pc}		; (ldr pc, [sp], #4)
   133dc:	adds	r1, r1, #0
   133e0:	movne	r1, #1
   133e4:	rsb	r0, r1, #0
   133e8:	bx	lr
   133ec:	mov	r0, #1
   133f0:	bx	lr

000133f4 <table_get_default_compare_function_for_data_type@@Base>:
   133f4:	cmp	r0, #23
   133f8:	ldrls	pc, [pc, r0, lsl #2]
   133fc:	b	13580 <table_get_default_compare_function_for_data_type@@Base+0x18c>
   13400:	andeq	r3, r1, r0, ror #8
   13404:	andeq	r3, r1, ip, ror #8
   13408:	andeq	r3, r1, r8, ror r4
   1340c:	andeq	r3, r1, r4, lsl #9
   13410:	muleq	r1, r0, r4
   13414:	muleq	r1, ip, r4
   13418:	andeq	r3, r1, r8, lsr #9
   1341c:			; <UNDEFINED> instruction: 0x000134b4
   13420:	andeq	r3, r1, r0, asr #9
   13424:	andeq	r3, r1, ip, asr #9
   13428:	ldrdeq	r3, [r1], -r8
   1342c:	andeq	r3, r1, r4, ror #9
   13430:	strdeq	r3, [r1], -r0
   13434:	strdeq	r3, [r1], -ip
   13438:	andeq	r3, r1, r8, lsl #10
   1343c:	andeq	r3, r1, r4, lsl r5
   13440:	andeq	r3, r1, ip, lsr #10
   13444:	andeq	r3, r1, r8, lsr r5
   13448:	andeq	r3, r1, r4, asr #10
   1344c:	andeq	r3, r1, ip, asr r5
   13450:	andeq	r3, r1, r8, ror #10
   13454:	andeq	r3, r1, r0, lsr #10
   13458:	andeq	r3, r1, r0, asr r5
   1345c:	andeq	r3, r1, r4, ror r5
   13460:	movw	r0, #11484	; 0x2cdc
   13464:	movt	r0, #1
   13468:	bx	lr
   1346c:	movw	r0, #11564	; 0x2d2c
   13470:	movt	r0, #1
   13474:	bx	lr
   13478:	movw	r0, #11644	; 0x2d7c
   1347c:	movt	r0, #1
   13480:	bx	lr
   13484:	movw	r0, #11724	; 0x2dcc
   13488:	movt	r0, #1
   1348c:	bx	lr
   13490:	movw	r0, #11804	; 0x2e1c
   13494:	movt	r0, #1
   13498:	bx	lr
   1349c:	movw	r0, #11884	; 0x2e6c
   134a0:	movt	r0, #1
   134a4:	bx	lr
   134a8:	movw	r0, #11964	; 0x2ebc
   134ac:	movt	r0, #1
   134b0:	bx	lr
   134b4:	movw	r0, #12044	; 0x2f0c
   134b8:	movt	r0, #1
   134bc:	bx	lr
   134c0:	movw	r0, #12124	; 0x2f5c
   134c4:	movt	r0, #1
   134c8:	bx	lr
   134cc:	movw	r0, #12220	; 0x2fbc
   134d0:	movt	r0, #1
   134d4:	bx	lr
   134d8:	movw	r0, #12308	; 0x3014
   134dc:	movt	r0, #1
   134e0:	bx	lr
   134e4:	movw	r0, #12388	; 0x3064
   134e8:	movt	r0, #1
   134ec:	bx	lr
   134f0:	movw	r0, #12468	; 0x30b4
   134f4:	movt	r0, #1
   134f8:	bx	lr
   134fc:	movw	r0, #12548	; 0x3104
   13500:	movt	r0, #1
   13504:	bx	lr
   13508:	movw	r0, #12628	; 0x3154
   1350c:	movt	r0, #1
   13510:	bx	lr
   13514:	movw	r0, #12724	; 0x31b4
   13518:	movt	r0, #1
   1351c:	bx	lr
   13520:	movw	r0, #13236	; 0x33b4
   13524:	movt	r0, #1
   13528:	bx	lr
   1352c:	movw	r0, #12804	; 0x3204
   13530:	movt	r0, #1
   13534:	bx	lr
   13538:	movw	r0, #12884	; 0x3254
   1353c:	movt	r0, #1
   13540:	bx	lr
   13544:	movw	r0, #12964	; 0x32a4
   13548:	movt	r0, #1
   1354c:	bx	lr
   13550:	movw	r0, #11404	; 0x2c8c
   13554:	movt	r0, #1
   13558:	bx	lr
   1355c:	movw	r0, #13044	; 0x32f4
   13560:	movt	r0, #1
   13564:	bx	lr
   13568:	movw	r0, #13124	; 0x3344
   1356c:	movt	r0, #1
   13570:	bx	lr
   13574:	movw	r0, #13204	; 0x3394
   13578:	movt	r0, #1
   1357c:	bx	lr
   13580:	mov	r0, #0
   13584:	bx	lr

00013588 <table_get@@Base>:
   13588:	str	r4, [sp, #-8]!
   1358c:	str	lr, [sp, #4]
   13590:	bl	151ec <table_get_cell_ptr@@Base>
   13594:	ldr	r0, [r0]
   13598:	ldr	r4, [sp]
   1359c:	add	sp, sp, #4
   135a0:	pop	{pc}		; (ldr pc, [sp], #4)

000135a4 <table_get_bool@@Base>:
   135a4:	str	r4, [sp, #-8]!
   135a8:	str	lr, [sp, #4]
   135ac:	bl	13588 <table_get@@Base>
   135b0:	ldrb	r0, [r0]
   135b4:	ldr	r4, [sp]
   135b8:	add	sp, sp, #4
   135bc:	pop	{pc}		; (ldr pc, [sp], #4)

000135c0 <table_get_int@@Base>:
   135c0:	str	r4, [sp, #-8]!
   135c4:	str	lr, [sp, #4]
   135c8:	bl	13588 <table_get@@Base>
   135cc:	ldr	r0, [r0]
   135d0:	ldr	r4, [sp]
   135d4:	add	sp, sp, #4
   135d8:	pop	{pc}		; (ldr pc, [sp], #4)

000135dc <table_get_uint@@Base>:
   135dc:	str	r4, [sp, #-8]!
   135e0:	str	lr, [sp, #4]
   135e4:	bl	13588 <table_get@@Base>
   135e8:	ldr	r0, [r0]
   135ec:	ldr	r4, [sp]
   135f0:	add	sp, sp, #4
   135f4:	pop	{pc}		; (ldr pc, [sp], #4)

000135f8 <table_get_int8@@Base>:
   135f8:	str	r4, [sp, #-8]!
   135fc:	str	lr, [sp, #4]
   13600:	bl	13588 <table_get@@Base>
   13604:	ldrsb	r0, [r0]
   13608:	ldr	r4, [sp]
   1360c:	add	sp, sp, #4
   13610:	pop	{pc}		; (ldr pc, [sp], #4)

00013614 <table_get_uint8@@Base>:
   13614:	str	r4, [sp, #-8]!
   13618:	str	lr, [sp, #4]
   1361c:	bl	13588 <table_get@@Base>
   13620:	ldrb	r0, [r0]
   13624:	ldr	r4, [sp]
   13628:	add	sp, sp, #4
   1362c:	pop	{pc}		; (ldr pc, [sp], #4)

00013630 <table_get_int16@@Base>:
   13630:	str	r4, [sp, #-8]!
   13634:	str	lr, [sp, #4]
   13638:	bl	13588 <table_get@@Base>
   1363c:	ldrsh	r0, [r0]
   13640:	ldr	r4, [sp]
   13644:	add	sp, sp, #4
   13648:	pop	{pc}		; (ldr pc, [sp], #4)

0001364c <table_get_uint16@@Base>:
   1364c:	str	r4, [sp, #-8]!
   13650:	str	lr, [sp, #4]
   13654:	bl	13588 <table_get@@Base>
   13658:	ldrh	r0, [r0]
   1365c:	ldr	r4, [sp]
   13660:	add	sp, sp, #4
   13664:	pop	{pc}		; (ldr pc, [sp], #4)

00013668 <table_get_int32@@Base>:
   13668:	str	r4, [sp, #-8]!
   1366c:	str	lr, [sp, #4]
   13670:	bl	13588 <table_get@@Base>
   13674:	ldr	r0, [r0]
   13678:	ldr	r4, [sp]
   1367c:	add	sp, sp, #4
   13680:	pop	{pc}		; (ldr pc, [sp], #4)

00013684 <table_get_uint32@@Base>:
   13684:	str	r4, [sp, #-8]!
   13688:	str	lr, [sp, #4]
   1368c:	bl	13588 <table_get@@Base>
   13690:	ldr	r0, [r0]
   13694:	ldr	r4, [sp]
   13698:	add	sp, sp, #4
   1369c:	pop	{pc}		; (ldr pc, [sp], #4)

000136a0 <table_get_int64@@Base>:
   136a0:	str	r4, [sp, #-8]!
   136a4:	str	lr, [sp, #4]
   136a8:	bl	13588 <table_get@@Base>
   136ac:	ldrd	r0, [r0]
   136b0:	ldr	r4, [sp]
   136b4:	add	sp, sp, #4
   136b8:	pop	{pc}		; (ldr pc, [sp], #4)

000136bc <table_get_uint64@@Base>:
   136bc:	str	r4, [sp, #-8]!
   136c0:	str	lr, [sp, #4]
   136c4:	bl	13588 <table_get@@Base>
   136c8:	ldrd	r0, [r0]
   136cc:	ldr	r4, [sp]
   136d0:	add	sp, sp, #4
   136d4:	pop	{pc}		; (ldr pc, [sp], #4)

000136d8 <table_get_short@@Base>:
   136d8:	str	r4, [sp, #-8]!
   136dc:	str	lr, [sp, #4]
   136e0:	bl	13588 <table_get@@Base>
   136e4:	ldrsh	r0, [r0]
   136e8:	ldr	r4, [sp]
   136ec:	add	sp, sp, #4
   136f0:	pop	{pc}		; (ldr pc, [sp], #4)

000136f4 <table_get_ushort@@Base>:
   136f4:	str	r4, [sp, #-8]!
   136f8:	str	lr, [sp, #4]
   136fc:	bl	13588 <table_get@@Base>
   13700:	ldrh	r0, [r0]
   13704:	ldr	r4, [sp]
   13708:	add	sp, sp, #4
   1370c:	pop	{pc}		; (ldr pc, [sp], #4)

00013710 <table_get_long@@Base>:
   13710:	str	r4, [sp, #-8]!
   13714:	str	lr, [sp, #4]
   13718:	bl	13588 <table_get@@Base>
   1371c:	ldr	r0, [r0]
   13720:	ldr	r4, [sp]
   13724:	add	sp, sp, #4
   13728:	pop	{pc}		; (ldr pc, [sp], #4)

0001372c <table_get_ulong@@Base>:
   1372c:	str	r4, [sp, #-8]!
   13730:	str	lr, [sp, #4]
   13734:	bl	13588 <table_get@@Base>
   13738:	ldr	r0, [r0]
   1373c:	ldr	r4, [sp]
   13740:	add	sp, sp, #4
   13744:	pop	{pc}		; (ldr pc, [sp], #4)

00013748 <table_get_llong@@Base>:
   13748:	str	r4, [sp, #-8]!
   1374c:	str	lr, [sp, #4]
   13750:	bl	13588 <table_get@@Base>
   13754:	ldrd	r0, [r0]
   13758:	ldr	r4, [sp]
   1375c:	add	sp, sp, #4
   13760:	pop	{pc}		; (ldr pc, [sp], #4)

00013764 <table_get_ullong@@Base>:
   13764:	str	r4, [sp, #-8]!
   13768:	str	lr, [sp, #4]
   1376c:	bl	13588 <table_get@@Base>
   13770:	ldrd	r0, [r0]
   13774:	ldr	r4, [sp]
   13778:	add	sp, sp, #4
   1377c:	pop	{pc}		; (ldr pc, [sp], #4)

00013780 <table_get_float@@Base>:
   13780:	str	r4, [sp, #-8]!
   13784:	str	lr, [sp, #4]
   13788:	bl	13588 <table_get@@Base>
   1378c:	vldr	s0, [r0]
   13790:	ldr	r4, [sp]
   13794:	add	sp, sp, #4
   13798:	pop	{pc}		; (ldr pc, [sp], #4)

0001379c <table_get_double@@Base>:
   1379c:	str	r4, [sp, #-8]!
   137a0:	str	lr, [sp, #4]
   137a4:	bl	13588 <table_get@@Base>
   137a8:	vldr	d0, [r0]
   137ac:	ldr	r4, [sp]
   137b0:	add	sp, sp, #4
   137b4:	pop	{pc}		; (ldr pc, [sp], #4)

000137b8 <table_get_ldouble@@Base>:
   137b8:	str	r4, [sp, #-8]!
   137bc:	str	lr, [sp, #4]
   137c0:	bl	13588 <table_get@@Base>
   137c4:	vldr	d0, [r0]
   137c8:	ldr	r4, [sp]
   137cc:	add	sp, sp, #4
   137d0:	pop	{pc}		; (ldr pc, [sp], #4)

000137d4 <table_get_char@@Base>:
   137d4:	str	r4, [sp, #-8]!
   137d8:	str	lr, [sp, #4]
   137dc:	bl	13588 <table_get@@Base>
   137e0:	ldrb	r0, [r0]
   137e4:	ldr	r4, [sp]
   137e8:	add	sp, sp, #4
   137ec:	pop	{pc}		; (ldr pc, [sp], #4)

000137f0 <table_get_uchar@@Base>:
   137f0:	str	r4, [sp, #-8]!
   137f4:	str	lr, [sp, #4]
   137f8:	bl	13588 <table_get@@Base>
   137fc:	ldrb	r0, [r0]
   13800:	ldr	r4, [sp]
   13804:	add	sp, sp, #4
   13808:	pop	{pc}		; (ldr pc, [sp], #4)

0001380c <table_get_string@@Base>:
   1380c:	str	r4, [sp, #-8]!
   13810:	str	lr, [sp, #4]
   13814:	bl	13588 <table_get@@Base>
   13818:	ldr	r4, [sp]
   1381c:	add	sp, sp, #4
   13820:	pop	{pc}		; (ldr pc, [sp], #4)

00013824 <table_get_ptr@@Base>:
   13824:	str	r4, [sp, #-8]!
   13828:	str	lr, [sp, #4]
   1382c:	bl	13588 <table_get@@Base>
   13830:	ldr	r4, [sp]
   13834:	add	sp, sp, #4
   13838:	pop	{pc}		; (ldr pc, [sp], #4)

0001383c <table_row_init@@Base>:
   1383c:	strd	r4, [sp, #-16]!
   13840:	str	r6, [sp, #8]
   13844:	str	lr, [sp, #12]
   13848:	mov	r5, r1
   1384c:	ldr	r4, [r0, #16]
   13850:	ldr	r0, [r0, #12]
   13854:	lsl	r0, r0, #2
   13858:	bl	11ba0 <malloc@plt>
   1385c:	str	r0, [r4, r5, lsl #2]
   13860:	ldrd	r4, [sp]
   13864:	ldr	r6, [sp, #8]
   13868:	add	sp, sp, #12
   1386c:	pop	{pc}		; (ldr pc, [sp], #4)

00013870 <table_row_destroy@@Base>:
   13870:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13874:	strd	r6, [sp, #8]
   13878:	str	r8, [sp, #16]
   1387c:	str	lr, [sp, #20]
   13880:	mov	r6, r0
   13884:	mov	r5, r1
   13888:	bl	128d8 <table_get_column_length@@Base>
   1388c:	ldr	r8, [r6, #16]
   13890:	subs	r7, r0, #0
   13894:	ble	138b8 <table_row_destroy@@Base+0x48>
   13898:	mov	r4, #0
   1389c:	mov	r2, r4
   138a0:	mov	r1, r5
   138a4:	mov	r0, r6
   138a8:	bl	15230 <table_cell_destroy@@Base>
   138ac:	add	r4, r4, #1
   138b0:	cmp	r7, r4
   138b4:	bne	1389c <table_row_destroy@@Base+0x2c>
   138b8:	ldr	r0, [r8, r5, lsl #2]
   138bc:	cmp	r0, #0
   138c0:	beq	138c8 <table_row_destroy@@Base+0x58>
   138c4:	bl	11b70 <free@plt>
   138c8:	ldrd	r4, [sp]
   138cc:	ldrd	r6, [sp, #8]
   138d0:	ldr	r8, [sp, #16]
   138d4:	add	sp, sp, #20
   138d8:	pop	{pc}		; (ldr pc, [sp], #4)

000138dc <table_get_row_length@@Base>:
   138dc:	ldr	r0, [r0, #20]
   138e0:	bx	lr

000138e4 <table_add_row@@Base>:
   138e4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   138e8:	strd	r6, [sp, #8]
   138ec:	str	r8, [sp, #16]
   138f0:	str	lr, [sp, #20]
   138f4:	mov	r4, r0
   138f8:	ldr	r1, [r0, #24]
   138fc:	ldr	r2, [r0, #20]
   13900:	udiv	r3, r2, r1
   13904:	mls	r3, r1, r3, r2
   13908:	cmp	r3, #0
   1390c:	beq	13988 <table_add_row@@Base+0xa4>
   13910:	ldr	r7, [r4, #20]
   13914:	mov	r0, r4
   13918:	bl	128d8 <table_get_column_length@@Base>
   1391c:	mov	r6, r0
   13920:	mov	r1, r7
   13924:	mov	r0, r4
   13928:	bl	1383c <table_row_init@@Base>
   1392c:	cmp	r6, #0
   13930:	ble	13954 <table_add_row@@Base+0x70>
   13934:	mov	r5, #0
   13938:	mov	r2, r5
   1393c:	mov	r1, r7
   13940:	mov	r0, r4
   13944:	bl	15210 <table_cell_init@@Base>
   13948:	add	r5, r5, #1
   1394c:	cmp	r6, r5
   13950:	bne	13938 <table_add_row@@Base+0x54>
   13954:	mov	r3, #2
   13958:	mvn	r2, #0
   1395c:	ldr	r1, [r4, #20]
   13960:	mov	r0, r4
   13964:	bl	127a4 <table_notify@@Base>
   13968:	ldr	r0, [r4, #20]
   1396c:	add	r3, r0, #1
   13970:	str	r3, [r4, #20]
   13974:	ldrd	r4, [sp]
   13978:	ldrd	r6, [sp, #8]
   1397c:	ldr	r8, [sp, #16]
   13980:	add	sp, sp, #20
   13984:	pop	{pc}		; (ldr pc, [sp], #4)
   13988:	ldr	r3, [r0, #28]
   1398c:	add	r1, r1, r3
   13990:	str	r1, [r0, #28]
   13994:	lsl	r1, r1, #2
   13998:	ldr	r0, [r0, #16]
   1399c:	bl	11b88 <realloc@plt>
   139a0:	str	r0, [r4, #16]
   139a4:	b	13910 <table_add_row@@Base+0x2c>

000139a8 <table_remove_row@@Base>:
   139a8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   139ac:	strd	r6, [sp, #8]
   139b0:	str	r8, [sp, #16]
   139b4:	str	lr, [sp, #20]
   139b8:	mov	r4, r0
   139bc:	mov	r5, r1
   139c0:	ldr	r7, [r0, #20]
   139c4:	bl	128d8 <table_get_column_length@@Base>
   139c8:	subs	r8, r0, #0
   139cc:	ble	13a1c <table_remove_row@@Base+0x74>
   139d0:	mov	r6, #0
   139d4:	b	139e8 <table_remove_row@@Base+0x40>
   139d8:	bl	11b70 <free@plt>
   139dc:	add	r6, r6, #1
   139e0:	cmp	r8, r6
   139e4:	beq	13a1c <table_remove_row@@Base+0x74>
   139e8:	mov	r1, r6
   139ec:	mov	r0, r4
   139f0:	bl	12958 <table_get_column_data_type@@Base>
   139f4:	cmp	r0, #23
   139f8:	beq	139dc <table_remove_row@@Base+0x34>
   139fc:	mov	r2, r6
   13a00:	mov	r1, r5
   13a04:	mov	r0, r4
   13a08:	bl	151ec <table_get_cell_ptr@@Base>
   13a0c:	ldr	r0, [r0]
   13a10:	cmp	r0, #0
   13a14:	bne	139d8 <table_remove_row@@Base+0x30>
   13a18:	b	139dc <table_remove_row@@Base+0x34>
   13a1c:	lsl	r6, r5, #2
   13a20:	ldr	r3, [r4, #16]
   13a24:	ldr	r0, [r3, r5, lsl #2]
   13a28:	cmp	r0, #0
   13a2c:	beq	13a34 <table_remove_row@@Base+0x8c>
   13a30:	bl	11b70 <free@plt>
   13a34:	sub	r3, r7, #1
   13a38:	cmp	r5, r3
   13a3c:	bge	13a68 <table_remove_row@@Base+0xc0>
   13a40:	mov	r7, r3
   13a44:	mov	r3, r5
   13a48:	ldr	r2, [r4, #16]
   13a4c:	add	r1, r2, r6
   13a50:	add	r6, r6, #4
   13a54:	ldr	r2, [r2, r6]
   13a58:	str	r2, [r1]
   13a5c:	add	r3, r3, #1
   13a60:	cmp	r7, r3
   13a64:	bne	13a48 <table_remove_row@@Base+0xa0>
   13a68:	ldr	r3, [r4, #20]
   13a6c:	sub	r3, r3, #1
   13a70:	str	r3, [r4, #20]
   13a74:	ldr	r1, [r4, #24]
   13a78:	udiv	r2, r3, r1
   13a7c:	mls	r3, r1, r2, r3
   13a80:	cmp	r3, #0
   13a84:	beq	13ab4 <table_remove_row@@Base+0x10c>
   13a88:	mov	r3, #4
   13a8c:	mvn	r2, #0
   13a90:	mov	r1, r5
   13a94:	mov	r0, r4
   13a98:	bl	127a4 <table_notify@@Base>
   13a9c:	mov	r0, #0
   13aa0:	ldrd	r4, [sp]
   13aa4:	ldrd	r6, [sp, #8]
   13aa8:	ldr	r8, [sp, #16]
   13aac:	add	sp, sp, #20
   13ab0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ab4:	ldr	r3, [r4, #28]
   13ab8:	sub	r1, r3, r1
   13abc:	str	r1, [r4, #28]
   13ac0:	lsl	r1, r1, #2
   13ac4:	ldr	r0, [r4, #16]
   13ac8:	bl	11b88 <realloc@plt>
   13acc:	str	r0, [r4, #16]
   13ad0:	b	13a88 <table_remove_row@@Base+0xe0>

00013ad4 <table_get_row_ptr@@Base>:
   13ad4:	ldr	r0, [r0, #16]
   13ad8:	add	r0, r0, r1, lsl #2
   13adc:	bx	lr

00013ae0 <table_set_row_ptr@@Base>:
   13ae0:	ldr	r3, [r0, #16]
   13ae4:	ldr	r2, [r2]
   13ae8:	str	r2, [r3, r1, lsl #2]
   13aec:	bx	lr

00013af0 <table_set@@Base>:
   13af0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   13af4:	strd	r6, [sp, #8]
   13af8:	strd	r8, [sp, #16]
   13afc:	str	sl, [sp, #24]
   13b00:	str	lr, [sp, #28]
   13b04:	mov	r5, r0
   13b08:	mov	r9, r1
   13b0c:	mov	r6, r2
   13b10:	mov	r7, r3
   13b14:	ldr	r4, [sp, #32]
   13b18:	bl	151ec <table_get_cell_ptr@@Base>
   13b1c:	mov	r8, r0
   13b20:	mov	r1, r6
   13b24:	mov	r0, r5
   13b28:	bl	12c54 <table_get_col_ptr@@Base>
   13b2c:	cmp	r4, #23
   13b30:	ldrls	pc, [pc, r4, lsl #2]
   13b34:	b	141ec <table_set@@Base+0x6fc>
   13b38:	andeq	r3, r1, r4, lsl #24
   13b3c:	andeq	r3, r1, r4, asr #24
   13b40:	andeq	r3, r1, r4, lsl #25
   13b44:	andeq	r3, r1, r4, asr #25
   13b48:	andeq	r3, r1, r4, lsl #26
   13b4c:	andeq	r3, r1, r4, asr #26
   13b50:	andeq	r3, r1, r4, lsl #27
   13b54:	andeq	r3, r1, r4, asr #27
   13b58:	andeq	r3, r1, r4, lsl #28
   13b5c:	andeq	r3, r1, ip, asr #28
   13b60:	muleq	r1, r4, lr
   13b64:	ldrdeq	r3, [r1], -r4
   13b68:	andeq	r3, r1, r4, lsl pc
   13b6c:	andeq	r3, r1, r8, asr pc
   13b70:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   13b74:	andeq	r3, r1, r8, ror #31
   13b78:	andeq	r4, r1, r4, lsr r0
   13b7c:	andeq	r4, r1, r8, ror r0
   13b80:	andeq	r4, r1, r4, asr #1
   13b84:	andeq	r4, r1, ip, asr #2
   13b88:	muleq	r1, r0, r1
   13b8c:	andeq	r4, r1, r0, lsl r1
   13b90:	muleq	r1, r8, fp
   13b94:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   13b98:	ldr	r3, [r0, #4]
   13b9c:	cmp	r3, #22
   13ba0:	bne	141f4 <table_set@@Base+0x704>
   13ba4:	ldr	r0, [r8]
   13ba8:	cmp	r0, #0
   13bac:	beq	13be8 <table_set@@Base+0xf8>
   13bb0:	ldrb	r3, [r7]
   13bb4:	strb	r3, [r0]
   13bb8:	mov	r3, #1
   13bbc:	mov	r2, r6
   13bc0:	mov	r1, r9
   13bc4:	mov	r0, r5
   13bc8:	bl	127a4 <table_notify@@Base>
   13bcc:	mov	r0, #0
   13bd0:	ldrd	r4, [sp]
   13bd4:	ldrd	r6, [sp, #8]
   13bd8:	ldrd	r8, [sp, #16]
   13bdc:	ldr	sl, [sp, #24]
   13be0:	add	sp, sp, #28
   13be4:	pop	{pc}		; (ldr pc, [sp], #4)
   13be8:	mov	r0, #1
   13bec:	bl	11ba0 <malloc@plt>
   13bf0:	str	r0, [r8]
   13bf4:	cmp	r0, #0
   13bf8:	bne	13bb0 <table_set@@Base+0xc0>
   13bfc:	mvn	r0, #0
   13c00:	b	13bd0 <table_set@@Base+0xe0>
   13c04:	ldr	r3, [r0, #4]
   13c08:	cmp	r3, #0
   13c0c:	bne	141fc <table_set@@Base+0x70c>
   13c10:	ldr	r0, [r8]
   13c14:	cmp	r0, #0
   13c18:	beq	13c28 <table_set@@Base+0x138>
   13c1c:	ldr	r3, [r7]
   13c20:	str	r3, [r0]
   13c24:	b	13bb8 <table_set@@Base+0xc8>
   13c28:	mov	r0, #4
   13c2c:	bl	11ba0 <malloc@plt>
   13c30:	str	r0, [r8]
   13c34:	cmp	r0, #0
   13c38:	bne	13c1c <table_set@@Base+0x12c>
   13c3c:	mvn	r0, #0
   13c40:	b	13bd0 <table_set@@Base+0xe0>
   13c44:	ldr	r3, [r0, #4]
   13c48:	cmp	r3, #1
   13c4c:	bne	14204 <table_set@@Base+0x714>
   13c50:	ldr	r0, [r8]
   13c54:	cmp	r0, #0
   13c58:	beq	13c68 <table_set@@Base+0x178>
   13c5c:	ldr	r3, [r7]
   13c60:	str	r3, [r0]
   13c64:	b	13bb8 <table_set@@Base+0xc8>
   13c68:	mov	r0, #4
   13c6c:	bl	11ba0 <malloc@plt>
   13c70:	str	r0, [r8]
   13c74:	cmp	r0, #0
   13c78:	bne	13c5c <table_set@@Base+0x16c>
   13c7c:	mvn	r0, #0
   13c80:	b	13bd0 <table_set@@Base+0xe0>
   13c84:	ldr	r3, [r0, #4]
   13c88:	cmp	r3, #2
   13c8c:	bne	1420c <table_set@@Base+0x71c>
   13c90:	ldr	r0, [r8]
   13c94:	cmp	r0, #0
   13c98:	beq	13ca8 <table_set@@Base+0x1b8>
   13c9c:	ldrb	r3, [r7]
   13ca0:	strb	r3, [r0]
   13ca4:	b	13bb8 <table_set@@Base+0xc8>
   13ca8:	mov	r0, #1
   13cac:	bl	11ba0 <malloc@plt>
   13cb0:	str	r0, [r8]
   13cb4:	cmp	r0, #0
   13cb8:	bne	13c9c <table_set@@Base+0x1ac>
   13cbc:	mvn	r0, #0
   13cc0:	b	13bd0 <table_set@@Base+0xe0>
   13cc4:	ldr	r3, [r0, #4]
   13cc8:	cmp	r3, #3
   13ccc:	bne	14214 <table_set@@Base+0x724>
   13cd0:	ldr	r0, [r8]
   13cd4:	cmp	r0, #0
   13cd8:	beq	13ce8 <table_set@@Base+0x1f8>
   13cdc:	ldrb	r3, [r7]
   13ce0:	strb	r3, [r0]
   13ce4:	b	13bb8 <table_set@@Base+0xc8>
   13ce8:	mov	r0, #1
   13cec:	bl	11ba0 <malloc@plt>
   13cf0:	str	r0, [r8]
   13cf4:	cmp	r0, #0
   13cf8:	bne	13cdc <table_set@@Base+0x1ec>
   13cfc:	mvn	r0, #0
   13d00:	b	13bd0 <table_set@@Base+0xe0>
   13d04:	ldr	r3, [r0, #4]
   13d08:	cmp	r3, #4
   13d0c:	bne	1421c <table_set@@Base+0x72c>
   13d10:	ldr	r0, [r8]
   13d14:	cmp	r0, #0
   13d18:	beq	13d28 <table_set@@Base+0x238>
   13d1c:	ldrh	r3, [r7]
   13d20:	strh	r3, [r0]
   13d24:	b	13bb8 <table_set@@Base+0xc8>
   13d28:	mov	r0, #2
   13d2c:	bl	11ba0 <malloc@plt>
   13d30:	str	r0, [r8]
   13d34:	cmp	r0, #0
   13d38:	bne	13d1c <table_set@@Base+0x22c>
   13d3c:	mvn	r0, #0
   13d40:	b	13bd0 <table_set@@Base+0xe0>
   13d44:	ldr	r3, [r0, #4]
   13d48:	cmp	r3, #5
   13d4c:	bne	14224 <table_set@@Base+0x734>
   13d50:	ldr	r0, [r8]
   13d54:	cmp	r0, #0
   13d58:	beq	13d68 <table_set@@Base+0x278>
   13d5c:	ldrh	r3, [r7]
   13d60:	strh	r3, [r0]
   13d64:	b	13bb8 <table_set@@Base+0xc8>
   13d68:	mov	r0, #2
   13d6c:	bl	11ba0 <malloc@plt>
   13d70:	str	r0, [r8]
   13d74:	cmp	r0, #0
   13d78:	bne	13d5c <table_set@@Base+0x26c>
   13d7c:	mvn	r0, #0
   13d80:	b	13bd0 <table_set@@Base+0xe0>
   13d84:	ldr	r3, [r0, #4]
   13d88:	cmp	r3, #6
   13d8c:	bne	1422c <table_set@@Base+0x73c>
   13d90:	ldr	r0, [r8]
   13d94:	cmp	r0, #0
   13d98:	beq	13da8 <table_set@@Base+0x2b8>
   13d9c:	ldr	r3, [r7]
   13da0:	str	r3, [r0]
   13da4:	b	13bb8 <table_set@@Base+0xc8>
   13da8:	mov	r0, #4
   13dac:	bl	11ba0 <malloc@plt>
   13db0:	str	r0, [r8]
   13db4:	cmp	r0, #0
   13db8:	bne	13d9c <table_set@@Base+0x2ac>
   13dbc:	mvn	r0, #0
   13dc0:	b	13bd0 <table_set@@Base+0xe0>
   13dc4:	ldr	r3, [r0, #4]
   13dc8:	cmp	r3, #7
   13dcc:	bne	14234 <table_set@@Base+0x744>
   13dd0:	ldr	r0, [r8]
   13dd4:	cmp	r0, #0
   13dd8:	beq	13de8 <table_set@@Base+0x2f8>
   13ddc:	ldr	r3, [r7]
   13de0:	str	r3, [r0]
   13de4:	b	13bb8 <table_set@@Base+0xc8>
   13de8:	mov	r0, #4
   13dec:	bl	11ba0 <malloc@plt>
   13df0:	str	r0, [r8]
   13df4:	cmp	r0, #0
   13df8:	bne	13ddc <table_set@@Base+0x2ec>
   13dfc:	mvn	r0, #0
   13e00:	b	13bd0 <table_set@@Base+0xe0>
   13e04:	ldr	r3, [r0, #4]
   13e08:	cmp	r3, #8
   13e0c:	bne	1423c <table_set@@Base+0x74c>
   13e10:	ldr	r0, [r8]
   13e14:	cmp	r0, #0
   13e18:	beq	13e30 <table_set@@Base+0x340>
   13e1c:	ldr	r2, [r7]
   13e20:	ldr	r3, [r7, #4]
   13e24:	str	r2, [r0]
   13e28:	str	r3, [r0, #4]
   13e2c:	b	13bb8 <table_set@@Base+0xc8>
   13e30:	mov	r0, #8
   13e34:	bl	11ba0 <malloc@plt>
   13e38:	str	r0, [r8]
   13e3c:	cmp	r0, #0
   13e40:	bne	13e1c <table_set@@Base+0x32c>
   13e44:	mvn	r0, #0
   13e48:	b	13bd0 <table_set@@Base+0xe0>
   13e4c:	ldr	r3, [r0, #4]
   13e50:	cmp	r3, #9
   13e54:	bne	14244 <table_set@@Base+0x754>
   13e58:	ldr	r0, [r8]
   13e5c:	cmp	r0, #0
   13e60:	beq	13e78 <table_set@@Base+0x388>
   13e64:	ldr	r2, [r7]
   13e68:	ldr	r3, [r7, #4]
   13e6c:	str	r2, [r0]
   13e70:	str	r3, [r0, #4]
   13e74:	b	13bb8 <table_set@@Base+0xc8>
   13e78:	mov	r0, #8
   13e7c:	bl	11ba0 <malloc@plt>
   13e80:	str	r0, [r8]
   13e84:	cmp	r0, #0
   13e88:	bne	13e64 <table_set@@Base+0x374>
   13e8c:	mvn	r0, #0
   13e90:	b	13bd0 <table_set@@Base+0xe0>
   13e94:	ldr	r3, [r0, #4]
   13e98:	cmp	r3, #10
   13e9c:	bne	1424c <table_set@@Base+0x75c>
   13ea0:	ldr	r0, [r8]
   13ea4:	cmp	r0, #0
   13ea8:	beq	13eb8 <table_set@@Base+0x3c8>
   13eac:	ldrh	r3, [r7]
   13eb0:	strh	r3, [r0]
   13eb4:	b	13bb8 <table_set@@Base+0xc8>
   13eb8:	mov	r0, #2
   13ebc:	bl	11ba0 <malloc@plt>
   13ec0:	str	r0, [r8]
   13ec4:	cmp	r0, #0
   13ec8:	bne	13eac <table_set@@Base+0x3bc>
   13ecc:	mvn	r0, #0
   13ed0:	b	13bd0 <table_set@@Base+0xe0>
   13ed4:	ldr	r3, [r0, #4]
   13ed8:	cmp	r3, #11
   13edc:	bne	14254 <table_set@@Base+0x764>
   13ee0:	ldr	r0, [r8]
   13ee4:	cmp	r0, #0
   13ee8:	beq	13ef8 <table_set@@Base+0x408>
   13eec:	ldrh	r3, [r7]
   13ef0:	strh	r3, [r0]
   13ef4:	b	13bb8 <table_set@@Base+0xc8>
   13ef8:	mov	r0, #2
   13efc:	bl	11ba0 <malloc@plt>
   13f00:	str	r0, [r8]
   13f04:	cmp	r0, #0
   13f08:	bne	13eec <table_set@@Base+0x3fc>
   13f0c:	mvn	r0, #0
   13f10:	b	13bd0 <table_set@@Base+0xe0>
   13f14:	ldr	r3, [r0, #4]
   13f18:	cmp	r3, #12
   13f1c:	mvnne	r0, #0
   13f20:	bne	13bd0 <table_set@@Base+0xe0>
   13f24:	ldr	r0, [r8]
   13f28:	cmp	r0, #0
   13f2c:	beq	13f3c <table_set@@Base+0x44c>
   13f30:	ldr	r3, [r7]
   13f34:	str	r3, [r0]
   13f38:	b	13bb8 <table_set@@Base+0xc8>
   13f3c:	mov	r0, #4
   13f40:	bl	11ba0 <malloc@plt>
   13f44:	str	r0, [r8]
   13f48:	cmp	r0, #0
   13f4c:	bne	13f30 <table_set@@Base+0x440>
   13f50:	mvn	r0, #0
   13f54:	b	13bd0 <table_set@@Base+0xe0>
   13f58:	ldr	r3, [r0, #4]
   13f5c:	cmp	r3, #13
   13f60:	mvnne	r0, #0
   13f64:	bne	13bd0 <table_set@@Base+0xe0>
   13f68:	ldr	r0, [r8]
   13f6c:	cmp	r0, #0
   13f70:	beq	13f80 <table_set@@Base+0x490>
   13f74:	ldr	r3, [r7]
   13f78:	str	r3, [r0]
   13f7c:	b	13bb8 <table_set@@Base+0xc8>
   13f80:	mov	r0, #4
   13f84:	bl	11ba0 <malloc@plt>
   13f88:	str	r0, [r8]
   13f8c:	cmp	r0, #0
   13f90:	bne	13f74 <table_set@@Base+0x484>
   13f94:	mvn	r0, #0
   13f98:	b	13bd0 <table_set@@Base+0xe0>
   13f9c:	ldr	r3, [r0, #4]
   13fa0:	cmp	r3, #14
   13fa4:	mvnne	r0, #0
   13fa8:	bne	13bd0 <table_set@@Base+0xe0>
   13fac:	ldr	r0, [r8]
   13fb0:	cmp	r0, #0
   13fb4:	beq	13fcc <table_set@@Base+0x4dc>
   13fb8:	ldr	r2, [r7]
   13fbc:	ldr	r3, [r7, #4]
   13fc0:	str	r2, [r0]
   13fc4:	str	r3, [r0, #4]
   13fc8:	b	13bb8 <table_set@@Base+0xc8>
   13fcc:	mov	r0, #8
   13fd0:	bl	11ba0 <malloc@plt>
   13fd4:	str	r0, [r8]
   13fd8:	cmp	r0, #0
   13fdc:	bne	13fb8 <table_set@@Base+0x4c8>
   13fe0:	mvn	r0, #0
   13fe4:	b	13bd0 <table_set@@Base+0xe0>
   13fe8:	ldr	r3, [r0, #4]
   13fec:	cmp	r3, #15
   13ff0:	mvnne	r0, #0
   13ff4:	bne	13bd0 <table_set@@Base+0xe0>
   13ff8:	ldr	r0, [r8]
   13ffc:	cmp	r0, #0
   14000:	beq	14018 <table_set@@Base+0x528>
   14004:	ldr	r2, [r7]
   14008:	ldr	r3, [r7, #4]
   1400c:	str	r2, [r0]
   14010:	str	r3, [r0, #4]
   14014:	b	13bb8 <table_set@@Base+0xc8>
   14018:	mov	r0, #8
   1401c:	bl	11ba0 <malloc@plt>
   14020:	str	r0, [r8]
   14024:	cmp	r0, #0
   14028:	bne	14004 <table_set@@Base+0x514>
   1402c:	mvn	r0, #0
   14030:	b	13bd0 <table_set@@Base+0xe0>
   14034:	ldr	r3, [r0, #4]
   14038:	cmp	r3, #16
   1403c:	mvnne	r0, #0
   14040:	bne	13bd0 <table_set@@Base+0xe0>
   14044:	ldr	r0, [r8]
   14048:	cmp	r0, #0
   1404c:	beq	1405c <table_set@@Base+0x56c>
   14050:	ldr	r3, [r7]
   14054:	str	r3, [r0]
   14058:	b	13bb8 <table_set@@Base+0xc8>
   1405c:	mov	r0, #4
   14060:	bl	11ba0 <malloc@plt>
   14064:	str	r0, [r8]
   14068:	cmp	r0, #0
   1406c:	bne	14050 <table_set@@Base+0x560>
   14070:	mvn	r0, #0
   14074:	b	13bd0 <table_set@@Base+0xe0>
   14078:	ldr	r3, [r0, #4]
   1407c:	cmp	r3, #17
   14080:	mvnne	r0, #0
   14084:	bne	13bd0 <table_set@@Base+0xe0>
   14088:	ldr	r0, [r8]
   1408c:	cmp	r0, #0
   14090:	beq	140a8 <table_set@@Base+0x5b8>
   14094:	ldr	r2, [r7]
   14098:	ldr	r3, [r7, #4]
   1409c:	str	r2, [r0]
   140a0:	str	r3, [r0, #4]
   140a4:	b	13bb8 <table_set@@Base+0xc8>
   140a8:	mov	r0, #8
   140ac:	bl	11ba0 <malloc@plt>
   140b0:	str	r0, [r8]
   140b4:	cmp	r0, #0
   140b8:	bne	14094 <table_set@@Base+0x5a4>
   140bc:	mvn	r0, #0
   140c0:	b	13bd0 <table_set@@Base+0xe0>
   140c4:	ldr	r3, [r0, #4]
   140c8:	cmp	r3, #18
   140cc:	mvnne	r0, #0
   140d0:	bne	13bd0 <table_set@@Base+0xe0>
   140d4:	ldr	r0, [r8]
   140d8:	cmp	r0, #0
   140dc:	beq	140f4 <table_set@@Base+0x604>
   140e0:	ldr	r2, [r7]
   140e4:	ldr	r3, [r7, #4]
   140e8:	str	r2, [r0]
   140ec:	str	r3, [r0, #4]
   140f0:	b	13bb8 <table_set@@Base+0xc8>
   140f4:	mov	r0, #8
   140f8:	bl	11ba0 <malloc@plt>
   140fc:	str	r0, [r8]
   14100:	cmp	r0, #0
   14104:	bne	140e0 <table_set@@Base+0x5f0>
   14108:	mvn	r0, #0
   1410c:	b	13bd0 <table_set@@Base+0xe0>
   14110:	ldr	r3, [r0, #4]
   14114:	cmp	r3, #21
   14118:	mvnne	r0, #0
   1411c:	bne	13bd0 <table_set@@Base+0xe0>
   14120:	mov	r0, r7
   14124:	bl	11bc4 <strlen@plt>
   14128:	add	r1, r0, #1
   1412c:	ldr	r0, [r8]
   14130:	bl	11b88 <realloc@plt>
   14134:	str	r0, [r8]
   14138:	cmp	r0, #0
   1413c:	beq	1425c <table_set@@Base+0x76c>
   14140:	mov	r1, r7
   14144:	bl	11b94 <strcpy@plt>
   14148:	b	13bb8 <table_set@@Base+0xc8>
   1414c:	ldr	r3, [r0, #4]
   14150:	cmp	r3, #19
   14154:	mvnne	r0, #0
   14158:	bne	13bd0 <table_set@@Base+0xe0>
   1415c:	ldr	r0, [r8]
   14160:	cmp	r0, #0
   14164:	beq	14174 <table_set@@Base+0x684>
   14168:	ldrb	r3, [r7]
   1416c:	strb	r3, [r0]
   14170:	b	13bb8 <table_set@@Base+0xc8>
   14174:	mov	r0, #1
   14178:	bl	11ba0 <malloc@plt>
   1417c:	str	r0, [r8]
   14180:	cmp	r0, #0
   14184:	bne	14168 <table_set@@Base+0x678>
   14188:	mvn	r0, #0
   1418c:	b	13bd0 <table_set@@Base+0xe0>
   14190:	ldr	r3, [r0, #4]
   14194:	cmp	r3, #20
   14198:	mvnne	r0, #0
   1419c:	bne	13bd0 <table_set@@Base+0xe0>
   141a0:	ldr	r0, [r8]
   141a4:	cmp	r0, #0
   141a8:	beq	141b8 <table_set@@Base+0x6c8>
   141ac:	ldrb	r3, [r7]
   141b0:	strb	r3, [r0]
   141b4:	b	13bb8 <table_set@@Base+0xc8>
   141b8:	mov	r0, #1
   141bc:	bl	11ba0 <malloc@plt>
   141c0:	str	r0, [r8]
   141c4:	cmp	r0, #0
   141c8:	bne	141ac <table_set@@Base+0x6bc>
   141cc:	mvn	r0, #0
   141d0:	b	13bd0 <table_set@@Base+0xe0>
   141d4:	ldr	r3, [r0, #4]
   141d8:	cmp	r3, #23
   141dc:	mvnne	r0, #0
   141e0:	bne	13bd0 <table_set@@Base+0xe0>
   141e4:	str	r7, [r8]
   141e8:	b	13bb8 <table_set@@Base+0xc8>
   141ec:	mvn	r0, #0
   141f0:	b	13bd0 <table_set@@Base+0xe0>
   141f4:	mvn	r0, #0
   141f8:	b	13bd0 <table_set@@Base+0xe0>
   141fc:	mvn	r0, #0
   14200:	b	13bd0 <table_set@@Base+0xe0>
   14204:	mvn	r0, #0
   14208:	b	13bd0 <table_set@@Base+0xe0>
   1420c:	mvn	r0, #0
   14210:	b	13bd0 <table_set@@Base+0xe0>
   14214:	mvn	r0, #0
   14218:	b	13bd0 <table_set@@Base+0xe0>
   1421c:	mvn	r0, #0
   14220:	b	13bd0 <table_set@@Base+0xe0>
   14224:	mvn	r0, #0
   14228:	b	13bd0 <table_set@@Base+0xe0>
   1422c:	mvn	r0, #0
   14230:	b	13bd0 <table_set@@Base+0xe0>
   14234:	mvn	r0, #0
   14238:	b	13bd0 <table_set@@Base+0xe0>
   1423c:	mvn	r0, #0
   14240:	b	13bd0 <table_set@@Base+0xe0>
   14244:	mvn	r0, #0
   14248:	b	13bd0 <table_set@@Base+0xe0>
   1424c:	mvn	r0, #0
   14250:	b	13bd0 <table_set@@Base+0xe0>
   14254:	mvn	r0, #0
   14258:	b	13bd0 <table_set@@Base+0xe0>
   1425c:	mvn	r0, #0
   14260:	b	13bd0 <table_set@@Base+0xe0>

00014264 <table_set_bool@@Base>:
   14264:	push	{lr}		; (str lr, [sp, #-4]!)
   14268:	sub	sp, sp, #20
   1426c:	strb	r3, [sp, #15]
   14270:	mov	r3, #22
   14274:	str	r3, [sp]
   14278:	add	r3, sp, #15
   1427c:	bl	13af0 <table_set@@Base>
   14280:	add	sp, sp, #20
   14284:	pop	{pc}		; (ldr pc, [sp], #4)

00014288 <table_set_int@@Base>:
   14288:	push	{lr}		; (str lr, [sp, #-4]!)
   1428c:	sub	sp, sp, #20
   14290:	str	r3, [sp, #12]
   14294:	mov	r3, #0
   14298:	str	r3, [sp]
   1429c:	add	r3, sp, #12
   142a0:	bl	13af0 <table_set@@Base>
   142a4:	add	sp, sp, #20
   142a8:	pop	{pc}		; (ldr pc, [sp], #4)

000142ac <table_set_uint@@Base>:
   142ac:	push	{lr}		; (str lr, [sp, #-4]!)
   142b0:	sub	sp, sp, #20
   142b4:	str	r3, [sp, #12]
   142b8:	mov	r3, #1
   142bc:	str	r3, [sp]
   142c0:	add	r3, sp, #12
   142c4:	bl	13af0 <table_set@@Base>
   142c8:	add	sp, sp, #20
   142cc:	pop	{pc}		; (ldr pc, [sp], #4)

000142d0 <table_set_int8@@Base>:
   142d0:	push	{lr}		; (str lr, [sp, #-4]!)
   142d4:	sub	sp, sp, #20
   142d8:	strb	r3, [sp, #15]
   142dc:	mov	r3, #2
   142e0:	str	r3, [sp]
   142e4:	add	r3, sp, #15
   142e8:	bl	13af0 <table_set@@Base>
   142ec:	add	sp, sp, #20
   142f0:	pop	{pc}		; (ldr pc, [sp], #4)

000142f4 <table_set_uint8@@Base>:
   142f4:	push	{lr}		; (str lr, [sp, #-4]!)
   142f8:	sub	sp, sp, #20
   142fc:	strb	r3, [sp, #15]
   14300:	mov	r3, #3
   14304:	str	r3, [sp]
   14308:	add	r3, sp, #15
   1430c:	bl	13af0 <table_set@@Base>
   14310:	add	sp, sp, #20
   14314:	pop	{pc}		; (ldr pc, [sp], #4)

00014318 <table_set_int16@@Base>:
   14318:	push	{lr}		; (str lr, [sp, #-4]!)
   1431c:	sub	sp, sp, #20
   14320:	strh	r3, [sp, #14]
   14324:	mov	r3, #4
   14328:	str	r3, [sp]
   1432c:	add	r3, sp, #14
   14330:	bl	13af0 <table_set@@Base>
   14334:	add	sp, sp, #20
   14338:	pop	{pc}		; (ldr pc, [sp], #4)

0001433c <table_set_uint16@@Base>:
   1433c:	push	{lr}		; (str lr, [sp, #-4]!)
   14340:	sub	sp, sp, #20
   14344:	strh	r3, [sp, #14]
   14348:	mov	r3, #5
   1434c:	str	r3, [sp]
   14350:	add	r3, sp, #14
   14354:	bl	13af0 <table_set@@Base>
   14358:	add	sp, sp, #20
   1435c:	pop	{pc}		; (ldr pc, [sp], #4)

00014360 <table_set_int32@@Base>:
   14360:	push	{lr}		; (str lr, [sp, #-4]!)
   14364:	sub	sp, sp, #20
   14368:	str	r3, [sp, #12]
   1436c:	mov	r3, #6
   14370:	str	r3, [sp]
   14374:	add	r3, sp, #12
   14378:	bl	13af0 <table_set@@Base>
   1437c:	add	sp, sp, #20
   14380:	pop	{pc}		; (ldr pc, [sp], #4)

00014384 <table_set_uint32@@Base>:
   14384:	push	{lr}		; (str lr, [sp, #-4]!)
   14388:	sub	sp, sp, #20
   1438c:	str	r3, [sp, #12]
   14390:	mov	r3, #7
   14394:	str	r3, [sp]
   14398:	add	r3, sp, #12
   1439c:	bl	13af0 <table_set@@Base>
   143a0:	add	sp, sp, #20
   143a4:	pop	{pc}		; (ldr pc, [sp], #4)

000143a8 <table_set_int64@@Base>:
   143a8:	push	{lr}		; (str lr, [sp, #-4]!)
   143ac:	sub	sp, sp, #12
   143b0:	mov	r3, #8
   143b4:	str	r3, [sp]
   143b8:	add	r3, sp, #16
   143bc:	bl	13af0 <table_set@@Base>
   143c0:	add	sp, sp, #12
   143c4:	pop	{pc}		; (ldr pc, [sp], #4)

000143c8 <table_set_uint64@@Base>:
   143c8:	push	{lr}		; (str lr, [sp, #-4]!)
   143cc:	sub	sp, sp, #12
   143d0:	mov	r3, #9
   143d4:	str	r3, [sp]
   143d8:	add	r3, sp, #16
   143dc:	bl	13af0 <table_set@@Base>
   143e0:	add	sp, sp, #12
   143e4:	pop	{pc}		; (ldr pc, [sp], #4)

000143e8 <table_set_short@@Base>:
   143e8:	push	{lr}		; (str lr, [sp, #-4]!)
   143ec:	sub	sp, sp, #20
   143f0:	strh	r3, [sp, #14]
   143f4:	mov	r3, #10
   143f8:	str	r3, [sp]
   143fc:	add	r3, sp, #14
   14400:	bl	13af0 <table_set@@Base>
   14404:	add	sp, sp, #20
   14408:	pop	{pc}		; (ldr pc, [sp], #4)

0001440c <table_set_ushort@@Base>:
   1440c:	push	{lr}		; (str lr, [sp, #-4]!)
   14410:	sub	sp, sp, #20
   14414:	strh	r3, [sp, #14]
   14418:	mov	r3, #11
   1441c:	str	r3, [sp]
   14420:	add	r3, sp, #14
   14424:	bl	13af0 <table_set@@Base>
   14428:	add	sp, sp, #20
   1442c:	pop	{pc}		; (ldr pc, [sp], #4)

00014430 <table_set_long@@Base>:
   14430:	push	{lr}		; (str lr, [sp, #-4]!)
   14434:	sub	sp, sp, #20
   14438:	str	r3, [sp, #12]
   1443c:	mov	r3, #12
   14440:	str	r3, [sp]
   14444:	add	r3, sp, r3
   14448:	bl	13af0 <table_set@@Base>
   1444c:	add	sp, sp, #20
   14450:	pop	{pc}		; (ldr pc, [sp], #4)

00014454 <table_set_ulong@@Base>:
   14454:	push	{lr}		; (str lr, [sp, #-4]!)
   14458:	sub	sp, sp, #20
   1445c:	str	r3, [sp, #12]
   14460:	mov	r3, #13
   14464:	str	r3, [sp]
   14468:	add	r3, sp, #12
   1446c:	bl	13af0 <table_set@@Base>
   14470:	add	sp, sp, #20
   14474:	pop	{pc}		; (ldr pc, [sp], #4)

00014478 <table_set_llong@@Base>:
   14478:	push	{lr}		; (str lr, [sp, #-4]!)
   1447c:	sub	sp, sp, #12
   14480:	mov	r3, #14
   14484:	str	r3, [sp]
   14488:	add	r3, sp, #16
   1448c:	bl	13af0 <table_set@@Base>
   14490:	add	sp, sp, #12
   14494:	pop	{pc}		; (ldr pc, [sp], #4)

00014498 <table_set_ullong@@Base>:
   14498:	push	{lr}		; (str lr, [sp, #-4]!)
   1449c:	sub	sp, sp, #12
   144a0:	mov	r3, #15
   144a4:	str	r3, [sp]
   144a8:	add	r3, sp, #16
   144ac:	bl	13af0 <table_set@@Base>
   144b0:	add	sp, sp, #12
   144b4:	pop	{pc}		; (ldr pc, [sp], #4)

000144b8 <table_set_float@@Base>:
   144b8:	push	{lr}		; (str lr, [sp, #-4]!)
   144bc:	sub	sp, sp, #20
   144c0:	vstr	s0, [sp, #12]
   144c4:	mov	r3, #16
   144c8:	str	r3, [sp]
   144cc:	add	r3, sp, #12
   144d0:	bl	13af0 <table_set@@Base>
   144d4:	add	sp, sp, #20
   144d8:	pop	{pc}		; (ldr pc, [sp], #4)

000144dc <table_set_double@@Base>:
   144dc:	push	{lr}		; (str lr, [sp, #-4]!)
   144e0:	sub	sp, sp, #20
   144e4:	vstr	d0, [sp, #8]
   144e8:	mov	r3, #17
   144ec:	str	r3, [sp]
   144f0:	add	r3, sp, #8
   144f4:	bl	13af0 <table_set@@Base>
   144f8:	add	sp, sp, #20
   144fc:	pop	{pc}		; (ldr pc, [sp], #4)

00014500 <table_set_ldouble@@Base>:
   14500:	push	{lr}		; (str lr, [sp, #-4]!)
   14504:	sub	sp, sp, #20
   14508:	vstr	d0, [sp, #8]
   1450c:	mov	r3, #18
   14510:	str	r3, [sp]
   14514:	add	r3, sp, #8
   14518:	bl	13af0 <table_set@@Base>
   1451c:	add	sp, sp, #20
   14520:	pop	{pc}		; (ldr pc, [sp], #4)

00014524 <table_set_string@@Base>:
   14524:	push	{lr}		; (str lr, [sp, #-4]!)
   14528:	sub	sp, sp, #12
   1452c:	mov	ip, #21
   14530:	str	ip, [sp]
   14534:	bl	13af0 <table_set@@Base>
   14538:	add	sp, sp, #12
   1453c:	pop	{pc}		; (ldr pc, [sp], #4)

00014540 <table_set_char@@Base>:
   14540:	push	{lr}		; (str lr, [sp, #-4]!)
   14544:	sub	sp, sp, #20
   14548:	strb	r3, [sp, #15]
   1454c:	mov	r3, #19
   14550:	str	r3, [sp]
   14554:	add	r3, sp, #15
   14558:	bl	13af0 <table_set@@Base>
   1455c:	add	sp, sp, #20
   14560:	pop	{pc}		; (ldr pc, [sp], #4)

00014564 <table_set_uchar@@Base>:
   14564:	push	{lr}		; (str lr, [sp, #-4]!)
   14568:	sub	sp, sp, #20
   1456c:	strb	r3, [sp, #15]
   14570:	mov	r3, #20
   14574:	str	r3, [sp]
   14578:	add	r3, sp, #15
   1457c:	bl	13af0 <table_set@@Base>
   14580:	add	sp, sp, #20
   14584:	pop	{pc}		; (ldr pc, [sp], #4)

00014588 <table_set_ptr@@Base>:
   14588:	push	{lr}		; (str lr, [sp, #-4]!)
   1458c:	sub	sp, sp, #12
   14590:	mov	ip, #23
   14594:	str	ip, [sp]
   14598:	bl	13af0 <table_set@@Base>
   1459c:	add	sp, sp, #12
   145a0:	pop	{pc}		; (ldr pc, [sp], #4)

000145a4 <table_column_is_valid@@Base>:
   145a4:	cmp	r0, #0
   145a8:	beq	145d8 <table_column_is_valid@@Base+0x34>
   145ac:	str	r4, [sp, #-8]!
   145b0:	str	lr, [sp, #4]
   145b4:	mov	r4, r1
   145b8:	bl	128d8 <table_get_column_length@@Base>
   145bc:	cmp	r4, #0
   145c0:	cmpge	r0, r4
   145c4:	movgt	r0, #1
   145c8:	movle	r0, #0
   145cc:	ldr	r4, [sp]
   145d0:	add	sp, sp, #4
   145d4:	pop	{pc}		; (ldr pc, [sp], #4)
   145d8:	mov	r0, #0
   145dc:	bx	lr

000145e0 <table_row_is_valid@@Base>:
   145e0:	cmp	r0, #0
   145e4:	beq	14614 <table_row_is_valid@@Base+0x34>
   145e8:	str	r4, [sp, #-8]!
   145ec:	str	lr, [sp, #4]
   145f0:	mov	r4, r1
   145f4:	bl	138dc <table_get_row_length@@Base>
   145f8:	cmp	r4, #0
   145fc:	cmpge	r0, r4
   14600:	movgt	r0, #1
   14604:	movle	r0, #0
   14608:	ldr	r4, [sp]
   1460c:	add	sp, sp, #4
   14610:	pop	{pc}		; (ldr pc, [sp], #4)
   14614:	mov	r0, #0
   14618:	bx	lr

0001461c <table_cell_is_valid@@Base>:
   1461c:	strd	r4, [sp, #-16]!
   14620:	str	r6, [sp, #8]
   14624:	str	lr, [sp, #12]
   14628:	mov	r4, r0
   1462c:	mov	r5, r1
   14630:	mov	r1, r2
   14634:	bl	145a4 <table_column_is_valid@@Base>
   14638:	cmp	r0, #0
   1463c:	bne	14650 <table_cell_is_valid@@Base+0x34>
   14640:	ldrd	r4, [sp]
   14644:	ldr	r6, [sp, #8]
   14648:	add	sp, sp, #12
   1464c:	pop	{pc}		; (ldr pc, [sp], #4)
   14650:	mov	r1, r5
   14654:	mov	r0, r4
   14658:	bl	145e0 <table_row_is_valid@@Base>
   1465c:	adds	r0, r0, #0
   14660:	movne	r0, #1
   14664:	b	14640 <table_cell_is_valid@@Base+0x24>

00014668 <table_cell_has_value@@Base>:
   14668:	str	r4, [sp, #-8]!
   1466c:	str	lr, [sp, #4]
   14670:	bl	151ec <table_get_cell_ptr@@Base>
   14674:	cmp	r0, #0
   14678:	moveq	r0, #0
   1467c:	beq	1468c <table_cell_has_value@@Base+0x24>
   14680:	ldr	r0, [r0]
   14684:	adds	r0, r0, #0
   14688:	movne	r0, #1
   1468c:	ldr	r4, [sp]
   14690:	add	sp, sp, #4
   14694:	pop	{pc}		; (ldr pc, [sp], #4)

00014698 <table_cell_to_buffer@@Base>:
   14698:	strd	r4, [sp, #-20]!	; 0xffffffec
   1469c:	strd	r6, [sp, #8]
   146a0:	str	lr, [sp, #16]
   146a4:	sub	sp, sp, #12
   146a8:	mov	r6, r0
   146ac:	mov	r7, r1
   146b0:	mov	r4, r2
   146b4:	mov	r5, r3
   146b8:	mov	r1, r2
   146bc:	bl	12958 <table_get_column_data_type@@Base>
   146c0:	cmp	r0, #23
   146c4:	ldrls	pc, [pc, r0, lsl #2]
   146c8:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   146cc:	andeq	r4, r1, ip, lsr #14
   146d0:	andeq	r4, r1, ip, ror #14
   146d4:	muleq	r1, r8, r7
   146d8:	andeq	r4, r1, r4, asr #15
   146dc:	strdeq	r4, [r1], -r0
   146e0:	andeq	r4, r1, ip, lsl r8
   146e4:	andeq	r4, r1, r8, asr #16
   146e8:	andeq	r4, r1, r4, ror r8
   146ec:	andeq	r4, r1, r0, lsr #17
   146f0:	andeq	r4, r1, ip, asr #17
   146f4:	strdeq	r4, [r1], -r8
   146f8:	andeq	r4, r1, r4, lsr #18
   146fc:	andeq	r4, r1, r0, asr r9
   14700:	andeq	r4, r1, ip, ror r9
   14704:	andeq	r4, r1, r8, lsr #19
   14708:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1470c:	andeq	r4, r1, ip, lsr #20
   14710:	andeq	r4, r1, ip, asr sl
   14714:	andeq	r4, r1, r8, lsl #21
   14718:	andeq	r4, r1, r0, ror #21
   1471c:	andeq	r4, r1, ip, lsl #22
   14720:	andeq	r4, r1, r0, lsl #20
   14724:			; <UNDEFINED> instruction: 0x00014ab4
   14728:	andeq	r4, r1, r8, lsr fp
   1472c:	mov	r2, r4
   14730:	mov	r1, r7
   14734:	mov	r0, r6
   14738:	bl	135c0 <table_get_int@@Base>
   1473c:	mov	r3, r0
   14740:	movw	r2, #21472	; 0x53e0
   14744:	movt	r2, #1
   14748:	ldr	r1, [sp, #32]
   1474c:	mov	r0, r5
   14750:	bl	11bdc <snprintf@plt>
   14754:	mov	r0, #0
   14758:	add	sp, sp, #12
   1475c:	ldrd	r4, [sp]
   14760:	ldrd	r6, [sp, #8]
   14764:	add	sp, sp, #16
   14768:	pop	{pc}		; (ldr pc, [sp], #4)
   1476c:	mov	r2, r4
   14770:	mov	r1, r7
   14774:	mov	r0, r6
   14778:	bl	135dc <table_get_uint@@Base>
   1477c:	mov	r3, r0
   14780:	movw	r2, #21476	; 0x53e4
   14784:	movt	r2, #1
   14788:	ldr	r1, [sp, #32]
   1478c:	mov	r0, r5
   14790:	bl	11bdc <snprintf@plt>
   14794:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14798:	mov	r2, r4
   1479c:	mov	r1, r7
   147a0:	mov	r0, r6
   147a4:	bl	135f8 <table_get_int8@@Base>
   147a8:	mov	r3, r0
   147ac:	movw	r2, #21472	; 0x53e0
   147b0:	movt	r2, #1
   147b4:	ldr	r1, [sp, #32]
   147b8:	mov	r0, r5
   147bc:	bl	11bdc <snprintf@plt>
   147c0:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   147c4:	mov	r2, r4
   147c8:	mov	r1, r7
   147cc:	mov	r0, r6
   147d0:	bl	13614 <table_get_uint8@@Base>
   147d4:	mov	r3, r0
   147d8:	movw	r2, #21476	; 0x53e4
   147dc:	movt	r2, #1
   147e0:	ldr	r1, [sp, #32]
   147e4:	mov	r0, r5
   147e8:	bl	11bdc <snprintf@plt>
   147ec:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   147f0:	mov	r2, r4
   147f4:	mov	r1, r7
   147f8:	mov	r0, r6
   147fc:	bl	13630 <table_get_int16@@Base>
   14800:	mov	r3, r0
   14804:	movw	r2, #21472	; 0x53e0
   14808:	movt	r2, #1
   1480c:	ldr	r1, [sp, #32]
   14810:	mov	r0, r5
   14814:	bl	11bdc <snprintf@plt>
   14818:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   1481c:	mov	r2, r4
   14820:	mov	r1, r7
   14824:	mov	r0, r6
   14828:	bl	1364c <table_get_uint16@@Base>
   1482c:	mov	r3, r0
   14830:	movw	r2, #21476	; 0x53e4
   14834:	movt	r2, #1
   14838:	ldr	r1, [sp, #32]
   1483c:	mov	r0, r5
   14840:	bl	11bdc <snprintf@plt>
   14844:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14848:	mov	r2, r4
   1484c:	mov	r1, r7
   14850:	mov	r0, r6
   14854:	bl	13668 <table_get_int32@@Base>
   14858:	mov	r3, r0
   1485c:	movw	r2, #21472	; 0x53e0
   14860:	movt	r2, #1
   14864:	ldr	r1, [sp, #32]
   14868:	mov	r0, r5
   1486c:	bl	11bdc <snprintf@plt>
   14870:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14874:	mov	r2, r4
   14878:	mov	r1, r7
   1487c:	mov	r0, r6
   14880:	bl	13684 <table_get_uint32@@Base>
   14884:	mov	r3, r0
   14888:	movw	r2, #21476	; 0x53e4
   1488c:	movt	r2, #1
   14890:	ldr	r1, [sp, #32]
   14894:	mov	r0, r5
   14898:	bl	11bdc <snprintf@plt>
   1489c:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   148a0:	mov	r2, r4
   148a4:	mov	r1, r7
   148a8:	mov	r0, r6
   148ac:	bl	136a0 <table_get_int64@@Base>
   148b0:	strd	r0, [sp]
   148b4:	movw	r2, #21480	; 0x53e8
   148b8:	movt	r2, #1
   148bc:	ldr	r1, [sp, #32]
   148c0:	mov	r0, r5
   148c4:	bl	11bdc <snprintf@plt>
   148c8:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   148cc:	mov	r2, r4
   148d0:	mov	r1, r7
   148d4:	mov	r0, r6
   148d8:	bl	136bc <table_get_uint64@@Base>
   148dc:	strd	r0, [sp]
   148e0:	movw	r2, #21488	; 0x53f0
   148e4:	movt	r2, #1
   148e8:	ldr	r1, [sp, #32]
   148ec:	mov	r0, r5
   148f0:	bl	11bdc <snprintf@plt>
   148f4:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   148f8:	mov	r2, r4
   148fc:	mov	r1, r7
   14900:	mov	r0, r6
   14904:	bl	136d8 <table_get_short@@Base>
   14908:	mov	r3, r0
   1490c:	movw	r2, #21496	; 0x53f8
   14910:	movt	r2, #1
   14914:	ldr	r1, [sp, #32]
   14918:	mov	r0, r5
   1491c:	bl	11bdc <snprintf@plt>
   14920:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14924:	mov	r2, r4
   14928:	mov	r1, r7
   1492c:	mov	r0, r6
   14930:	bl	136f4 <table_get_ushort@@Base>
   14934:	mov	r3, r0
   14938:	movw	r2, #21500	; 0x53fc
   1493c:	movt	r2, #1
   14940:	ldr	r1, [sp, #32]
   14944:	mov	r0, r5
   14948:	bl	11bdc <snprintf@plt>
   1494c:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14950:	mov	r2, r4
   14954:	mov	r1, r7
   14958:	mov	r0, r6
   1495c:	bl	13710 <table_get_long@@Base>
   14960:	mov	r3, r0
   14964:	movw	r2, #21504	; 0x5400
   14968:	movt	r2, #1
   1496c:	ldr	r1, [sp, #32]
   14970:	mov	r0, r5
   14974:	bl	11bdc <snprintf@plt>
   14978:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   1497c:	mov	r2, r4
   14980:	mov	r1, r7
   14984:	mov	r0, r6
   14988:	bl	1372c <table_get_ulong@@Base>
   1498c:	mov	r3, r0
   14990:	movw	r2, #21508	; 0x5404
   14994:	movt	r2, #1
   14998:	ldr	r1, [sp, #32]
   1499c:	mov	r0, r5
   149a0:	bl	11bdc <snprintf@plt>
   149a4:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   149a8:	mov	r2, r4
   149ac:	mov	r1, r7
   149b0:	mov	r0, r6
   149b4:	bl	13748 <table_get_llong@@Base>
   149b8:	strd	r0, [sp]
   149bc:	movw	r2, #21480	; 0x53e8
   149c0:	movt	r2, #1
   149c4:	ldr	r1, [sp, #32]
   149c8:	mov	r0, r5
   149cc:	bl	11bdc <snprintf@plt>
   149d0:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   149d4:	mov	r2, r4
   149d8:	mov	r1, r7
   149dc:	mov	r0, r6
   149e0:	bl	13764 <table_get_ullong@@Base>
   149e4:	strd	r0, [sp]
   149e8:	movw	r2, #21488	; 0x53f0
   149ec:	movt	r2, #1
   149f0:	ldr	r1, [sp, #32]
   149f4:	mov	r0, r5
   149f8:	bl	11bdc <snprintf@plt>
   149fc:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14a00:	mov	r2, r4
   14a04:	mov	r1, r7
   14a08:	mov	r0, r6
   14a0c:	bl	1380c <table_get_string@@Base>
   14a10:	mov	r3, r0
   14a14:	movw	r2, #21512	; 0x5408
   14a18:	movt	r2, #1
   14a1c:	ldr	r1, [sp, #32]
   14a20:	mov	r0, r5
   14a24:	bl	11bdc <snprintf@plt>
   14a28:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14a2c:	mov	r2, r4
   14a30:	mov	r1, r7
   14a34:	mov	r0, r6
   14a38:	bl	13780 <table_get_float@@Base>
   14a3c:	vcvt.f64.f32	d0, s0
   14a40:	vstr	d0, [sp]
   14a44:	movw	r2, #21516	; 0x540c
   14a48:	movt	r2, #1
   14a4c:	ldr	r1, [sp, #32]
   14a50:	mov	r0, r5
   14a54:	bl	11bdc <snprintf@plt>
   14a58:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14a5c:	mov	r2, r4
   14a60:	mov	r1, r7
   14a64:	mov	r0, r6
   14a68:	bl	1379c <table_get_double@@Base>
   14a6c:	vstr	d0, [sp]
   14a70:	movw	r2, #21520	; 0x5410
   14a74:	movt	r2, #1
   14a78:	ldr	r1, [sp, #32]
   14a7c:	mov	r0, r5
   14a80:	bl	11bdc <snprintf@plt>
   14a84:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14a88:	mov	r2, r4
   14a8c:	mov	r1, r7
   14a90:	mov	r0, r6
   14a94:	bl	137b8 <table_get_ldouble@@Base>
   14a98:	vstr	d0, [sp]
   14a9c:	movw	r2, #21524	; 0x5414
   14aa0:	movt	r2, #1
   14aa4:	ldr	r1, [sp, #32]
   14aa8:	mov	r0, r5
   14aac:	bl	11bdc <snprintf@plt>
   14ab0:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14ab4:	mov	r2, r4
   14ab8:	mov	r1, r7
   14abc:	mov	r0, r6
   14ac0:	bl	135a4 <table_get_bool@@Base>
   14ac4:	mov	r3, r0
   14ac8:	movw	r2, #21472	; 0x53e0
   14acc:	movt	r2, #1
   14ad0:	ldr	r1, [sp, #32]
   14ad4:	mov	r0, r5
   14ad8:	bl	11bdc <snprintf@plt>
   14adc:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14ae0:	mov	r2, r4
   14ae4:	mov	r1, r7
   14ae8:	mov	r0, r6
   14aec:	bl	137d4 <table_get_char@@Base>
   14af0:	mov	r3, r0
   14af4:	movw	r2, #21528	; 0x5418
   14af8:	movt	r2, #1
   14afc:	ldr	r1, [sp, #32]
   14b00:	mov	r0, r5
   14b04:	bl	11bdc <snprintf@plt>
   14b08:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14b0c:	mov	r2, r4
   14b10:	mov	r1, r7
   14b14:	mov	r0, r6
   14b18:	bl	137f0 <table_get_uchar@@Base>
   14b1c:	mov	r3, r0
   14b20:	movw	r2, #21528	; 0x5418
   14b24:	movt	r2, #1
   14b28:	ldr	r1, [sp, #32]
   14b2c:	mov	r0, r5
   14b30:	bl	11bdc <snprintf@plt>
   14b34:	b	14754 <table_cell_to_buffer@@Base+0xbc>
   14b38:	mov	r2, r4
   14b3c:	mov	r1, r7
   14b40:	mov	r0, r6
   14b44:	bl	13824 <table_get_ptr@@Base>
   14b48:	mov	r3, r0
   14b4c:	movw	r2, #21532	; 0x541c
   14b50:	movt	r2, #1
   14b54:	ldr	r1, [sp, #32]
   14b58:	mov	r0, r5
   14b5c:	bl	11bdc <snprintf@plt>
   14b60:	b	14754 <table_cell_to_buffer@@Base+0xbc>

00014b64 <table_cell_from_buffer@@Base>:
   14b64:	strd	r4, [sp, #-20]!	; 0xffffffec
   14b68:	strd	r6, [sp, #8]
   14b6c:	str	lr, [sp, #16]
   14b70:	sub	sp, sp, #268	; 0x10c
   14b74:	mov	r6, r0
   14b78:	mov	r7, r1
   14b7c:	mov	r4, r2
   14b80:	mov	r5, r3
   14b84:	mov	r1, r2
   14b88:	bl	12958 <table_get_column_data_type@@Base>
   14b8c:	cmp	r0, #23
   14b90:	ldrls	pc, [pc, r0, lsl #2]
   14b94:	b	151e4 <table_cell_from_buffer@@Base+0x680>
   14b98:	strdeq	r4, [r1], -r8
   14b9c:	andeq	r4, r1, ip, asr #24
   14ba0:	andeq	r4, r1, r8, lsl #25
   14ba4:	andeq	r4, r1, r4, asr #25
   14ba8:	andeq	r4, r1, r0, lsl #26
   14bac:	andeq	r4, r1, ip, lsr sp
   14bb0:	andeq	r4, r1, r8, ror sp
   14bb4:			; <UNDEFINED> instruction: 0x00014db4
   14bb8:	strdeq	r4, [r1], -r0
   14bbc:	andeq	r4, r1, r0, lsr lr
   14bc0:	andeq	r4, r1, r0, ror lr
   14bc4:	andeq	r4, r1, ip, lsr #29
   14bc8:	andeq	r4, r1, r8, ror #29
   14bcc:	andeq	r4, r1, r4, lsr #30
   14bd0:	andeq	r4, r1, r0, ror #30
   14bd4:	andeq	r4, r1, r0, lsr #31
   14bd8:	andeq	r5, r1, ip, lsl r0
   14bdc:	andeq	r5, r1, r8, asr r0
   14be0:	muleq	r1, r4, r0
   14be4:	andeq	r5, r1, r0, lsr r1
   14be8:	andeq	r5, r1, ip, ror #2
   14bec:	andeq	r4, r1, r0, ror #31
   14bf0:	ldrdeq	r5, [r1], -r0
   14bf4:	andeq	r5, r1, r8, lsr #3
   14bf8:	add	r2, sp, #8
   14bfc:	movw	r1, #21472	; 0x53e0
   14c00:	movt	r1, #1
   14c04:	mov	r0, r5
   14c08:	bl	11be8 <__isoc99_sscanf@plt>
   14c0c:	cmp	r0, #1
   14c10:	mvnne	r5, #0
   14c14:	beq	14c30 <table_cell_from_buffer@@Base+0xcc>
   14c18:	mov	r0, r5
   14c1c:	add	sp, sp, #268	; 0x10c
   14c20:	ldrd	r4, [sp]
   14c24:	ldrd	r6, [sp, #8]
   14c28:	add	sp, sp, #16
   14c2c:	pop	{pc}		; (ldr pc, [sp], #4)
   14c30:	ldr	r3, [sp, #8]
   14c34:	mov	r2, r4
   14c38:	mov	r1, r7
   14c3c:	mov	r0, r6
   14c40:	bl	14288 <table_set_int@@Base>
   14c44:	mov	r5, #0
   14c48:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14c4c:	add	r2, sp, #8
   14c50:	movw	r1, #21476	; 0x53e4
   14c54:	movt	r1, #1
   14c58:	mov	r0, r5
   14c5c:	bl	11be8 <__isoc99_sscanf@plt>
   14c60:	cmp	r0, #1
   14c64:	mvnne	r5, #0
   14c68:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14c6c:	ldr	r3, [sp, #8]
   14c70:	mov	r2, r4
   14c74:	mov	r1, r7
   14c78:	mov	r0, r6
   14c7c:	bl	142ac <table_set_uint@@Base>
   14c80:	mov	r5, #0
   14c84:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14c88:	add	r2, sp, #8
   14c8c:	movw	r1, #21536	; 0x5420
   14c90:	movt	r1, #1
   14c94:	mov	r0, r5
   14c98:	bl	11be8 <__isoc99_sscanf@plt>
   14c9c:	cmp	r0, #1
   14ca0:	mvnne	r5, #0
   14ca4:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14ca8:	ldrsb	r3, [sp, #8]
   14cac:	mov	r2, r4
   14cb0:	mov	r1, r7
   14cb4:	mov	r0, r6
   14cb8:	bl	142d0 <table_set_int8@@Base>
   14cbc:	mov	r5, #0
   14cc0:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14cc4:	add	r2, sp, #8
   14cc8:	movw	r1, #21544	; 0x5428
   14ccc:	movt	r1, #1
   14cd0:	mov	r0, r5
   14cd4:	bl	11be8 <__isoc99_sscanf@plt>
   14cd8:	cmp	r0, #1
   14cdc:	mvnne	r5, #0
   14ce0:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14ce4:	ldrb	r3, [sp, #8]
   14ce8:	mov	r2, r4
   14cec:	mov	r1, r7
   14cf0:	mov	r0, r6
   14cf4:	bl	142f4 <table_set_uint8@@Base>
   14cf8:	mov	r5, #0
   14cfc:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14d00:	add	r2, sp, #8
   14d04:	movw	r1, #21496	; 0x53f8
   14d08:	movt	r1, #1
   14d0c:	mov	r0, r5
   14d10:	bl	11be8 <__isoc99_sscanf@plt>
   14d14:	cmp	r0, #1
   14d18:	mvnne	r5, #0
   14d1c:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14d20:	ldrsh	r3, [sp, #8]
   14d24:	mov	r2, r4
   14d28:	mov	r1, r7
   14d2c:	mov	r0, r6
   14d30:	bl	14318 <table_set_int16@@Base>
   14d34:	mov	r5, #0
   14d38:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14d3c:	add	r2, sp, #8
   14d40:	movw	r1, #21500	; 0x53fc
   14d44:	movt	r1, #1
   14d48:	mov	r0, r5
   14d4c:	bl	11be8 <__isoc99_sscanf@plt>
   14d50:	cmp	r0, #1
   14d54:	mvnne	r5, #0
   14d58:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14d5c:	ldrh	r3, [sp, #8]
   14d60:	mov	r2, r4
   14d64:	mov	r1, r7
   14d68:	mov	r0, r6
   14d6c:	bl	1433c <table_set_uint16@@Base>
   14d70:	mov	r5, #0
   14d74:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14d78:	add	r2, sp, #8
   14d7c:	movw	r1, #21472	; 0x53e0
   14d80:	movt	r1, #1
   14d84:	mov	r0, r5
   14d88:	bl	11be8 <__isoc99_sscanf@plt>
   14d8c:	cmp	r0, #1
   14d90:	mvnne	r5, #0
   14d94:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14d98:	ldr	r3, [sp, #8]
   14d9c:	mov	r2, r4
   14da0:	mov	r1, r7
   14da4:	mov	r0, r6
   14da8:	bl	14360 <table_set_int32@@Base>
   14dac:	mov	r5, #0
   14db0:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14db4:	add	r2, sp, #8
   14db8:	movw	r1, #21476	; 0x53e4
   14dbc:	movt	r1, #1
   14dc0:	mov	r0, r5
   14dc4:	bl	11be8 <__isoc99_sscanf@plt>
   14dc8:	cmp	r0, #1
   14dcc:	mvnne	r5, #0
   14dd0:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14dd4:	ldr	r3, [sp, #8]
   14dd8:	mov	r2, r4
   14ddc:	mov	r1, r7
   14de0:	mov	r0, r6
   14de4:	bl	14384 <table_set_uint32@@Base>
   14de8:	mov	r5, #0
   14dec:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14df0:	add	r2, sp, #8
   14df4:	movw	r1, #21480	; 0x53e8
   14df8:	movt	r1, #1
   14dfc:	mov	r0, r5
   14e00:	bl	11be8 <__isoc99_sscanf@plt>
   14e04:	cmp	r0, #1
   14e08:	mvnne	r5, #0
   14e0c:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14e10:	ldrd	r2, [sp, #8]
   14e14:	strd	r2, [sp]
   14e18:	mov	r2, r4
   14e1c:	mov	r1, r7
   14e20:	mov	r0, r6
   14e24:	bl	143a8 <table_set_int64@@Base>
   14e28:	mov	r5, #0
   14e2c:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14e30:	add	r2, sp, #8
   14e34:	movw	r1, #21488	; 0x53f0
   14e38:	movt	r1, #1
   14e3c:	mov	r0, r5
   14e40:	bl	11be8 <__isoc99_sscanf@plt>
   14e44:	cmp	r0, #1
   14e48:	mvnne	r5, #0
   14e4c:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14e50:	ldrd	r2, [sp, #8]
   14e54:	strd	r2, [sp]
   14e58:	mov	r2, r4
   14e5c:	mov	r1, r7
   14e60:	mov	r0, r6
   14e64:	bl	143c8 <table_set_uint64@@Base>
   14e68:	mov	r5, #0
   14e6c:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14e70:	add	r2, sp, #8
   14e74:	movw	r1, #21496	; 0x53f8
   14e78:	movt	r1, #1
   14e7c:	mov	r0, r5
   14e80:	bl	11be8 <__isoc99_sscanf@plt>
   14e84:	cmp	r0, #1
   14e88:	mvnne	r5, #0
   14e8c:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14e90:	ldrsh	r3, [sp, #8]
   14e94:	mov	r2, r4
   14e98:	mov	r1, r7
   14e9c:	mov	r0, r6
   14ea0:	bl	143e8 <table_set_short@@Base>
   14ea4:	mov	r5, #0
   14ea8:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14eac:	add	r2, sp, #8
   14eb0:	movw	r1, #21500	; 0x53fc
   14eb4:	movt	r1, #1
   14eb8:	mov	r0, r5
   14ebc:	bl	11be8 <__isoc99_sscanf@plt>
   14ec0:	cmp	r0, #1
   14ec4:	mvnne	r5, #0
   14ec8:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14ecc:	ldrh	r3, [sp, #8]
   14ed0:	mov	r2, r4
   14ed4:	mov	r1, r7
   14ed8:	mov	r0, r6
   14edc:	bl	1440c <table_set_ushort@@Base>
   14ee0:	mov	r5, #0
   14ee4:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14ee8:	add	r2, sp, #8
   14eec:	movw	r1, #21504	; 0x5400
   14ef0:	movt	r1, #1
   14ef4:	mov	r0, r5
   14ef8:	bl	11be8 <__isoc99_sscanf@plt>
   14efc:	cmp	r0, #1
   14f00:	mvnne	r5, #0
   14f04:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14f08:	ldr	r3, [sp, #8]
   14f0c:	mov	r2, r4
   14f10:	mov	r1, r7
   14f14:	mov	r0, r6
   14f18:	bl	14430 <table_set_long@@Base>
   14f1c:	mov	r5, #0
   14f20:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14f24:	add	r2, sp, #8
   14f28:	movw	r1, #21508	; 0x5404
   14f2c:	movt	r1, #1
   14f30:	mov	r0, r5
   14f34:	bl	11be8 <__isoc99_sscanf@plt>
   14f38:	cmp	r0, #1
   14f3c:	mvnne	r5, #0
   14f40:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14f44:	ldr	r3, [sp, #8]
   14f48:	mov	r2, r4
   14f4c:	mov	r1, r7
   14f50:	mov	r0, r6
   14f54:	bl	14454 <table_set_ulong@@Base>
   14f58:	mov	r5, #0
   14f5c:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14f60:	add	r2, sp, #8
   14f64:	movw	r1, #21480	; 0x53e8
   14f68:	movt	r1, #1
   14f6c:	mov	r0, r5
   14f70:	bl	11be8 <__isoc99_sscanf@plt>
   14f74:	cmp	r0, #1
   14f78:	mvnne	r5, #0
   14f7c:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14f80:	ldrd	r2, [sp, #8]
   14f84:	strd	r2, [sp]
   14f88:	mov	r2, r4
   14f8c:	mov	r1, r7
   14f90:	mov	r0, r6
   14f94:	bl	14478 <table_set_llong@@Base>
   14f98:	mov	r5, #0
   14f9c:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14fa0:	add	r2, sp, #8
   14fa4:	movw	r1, #21488	; 0x53f0
   14fa8:	movt	r1, #1
   14fac:	mov	r0, r5
   14fb0:	bl	11be8 <__isoc99_sscanf@plt>
   14fb4:	cmp	r0, #1
   14fb8:	mvnne	r5, #0
   14fbc:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   14fc0:	ldrd	r2, [sp, #8]
   14fc4:	strd	r2, [sp]
   14fc8:	mov	r2, r4
   14fcc:	mov	r1, r7
   14fd0:	mov	r0, r6
   14fd4:	bl	14498 <table_set_ullong@@Base>
   14fd8:	mov	r5, #0
   14fdc:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   14fe0:	add	r2, sp, #8
   14fe4:	movw	r1, #21512	; 0x5408
   14fe8:	movt	r1, #1
   14fec:	mov	r0, r5
   14ff0:	bl	11be8 <__isoc99_sscanf@plt>
   14ff4:	cmp	r0, #1
   14ff8:	mvnne	r5, #0
   14ffc:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   15000:	add	r3, sp, #8
   15004:	mov	r2, r4
   15008:	mov	r1, r7
   1500c:	mov	r0, r6
   15010:	bl	14524 <table_set_string@@Base>
   15014:	mov	r5, #0
   15018:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   1501c:	add	r2, sp, #8
   15020:	movw	r1, #21516	; 0x540c
   15024:	movt	r1, #1
   15028:	mov	r0, r5
   1502c:	bl	11be8 <__isoc99_sscanf@plt>
   15030:	cmp	r0, #1
   15034:	mvnne	r5, #0
   15038:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   1503c:	vldr	s0, [sp, #8]
   15040:	mov	r2, r4
   15044:	mov	r1, r7
   15048:	mov	r0, r6
   1504c:	bl	144b8 <table_set_float@@Base>
   15050:	mov	r5, #0
   15054:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   15058:	add	r2, sp, #8
   1505c:	movw	r1, #21520	; 0x5410
   15060:	movt	r1, #1
   15064:	mov	r0, r5
   15068:	bl	11be8 <__isoc99_sscanf@plt>
   1506c:	cmp	r0, #1
   15070:	mvnne	r5, #0
   15074:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   15078:	vldr	d0, [sp, #8]
   1507c:	mov	r2, r4
   15080:	mov	r1, r7
   15084:	mov	r0, r6
   15088:	bl	144dc <table_set_double@@Base>
   1508c:	mov	r5, #0
   15090:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   15094:	add	r2, sp, #8
   15098:	movw	r1, #21524	; 0x5414
   1509c:	movt	r1, #1
   150a0:	mov	r0, r5
   150a4:	bl	11be8 <__isoc99_sscanf@plt>
   150a8:	cmp	r0, #1
   150ac:	mvnne	r5, #0
   150b0:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   150b4:	vldr	d0, [sp, #8]
   150b8:	mov	r2, r4
   150bc:	mov	r1, r7
   150c0:	mov	r0, r6
   150c4:	bl	14500 <table_set_ldouble@@Base>
   150c8:	mov	r5, #0
   150cc:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   150d0:	add	r2, sp, #8
   150d4:	movw	r1, #21472	; 0x53e0
   150d8:	movt	r1, #1
   150dc:	mov	r0, r5
   150e0:	bl	11be8 <__isoc99_sscanf@plt>
   150e4:	cmp	r0, #1
   150e8:	mvnne	r5, #0
   150ec:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   150f0:	ldr	r5, [sp, #8]
   150f4:	cmp	r5, #0
   150f8:	beq	15118 <table_cell_from_buffer@@Base+0x5b4>
   150fc:	mov	r3, #1
   15100:	mov	r2, r4
   15104:	mov	r1, r7
   15108:	mov	r0, r6
   1510c:	bl	14264 <table_set_bool@@Base>
   15110:	mov	r5, #0
   15114:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   15118:	mov	r3, #0
   1511c:	mov	r2, r4
   15120:	mov	r1, r7
   15124:	mov	r0, r6
   15128:	bl	14264 <table_set_bool@@Base>
   1512c:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   15130:	add	r2, sp, #8
   15134:	movw	r1, #21528	; 0x5418
   15138:	movt	r1, #1
   1513c:	mov	r0, r5
   15140:	bl	11be8 <__isoc99_sscanf@plt>
   15144:	cmp	r0, #1
   15148:	mvnne	r5, #0
   1514c:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   15150:	ldrb	r3, [sp, #8]
   15154:	mov	r2, r4
   15158:	mov	r1, r7
   1515c:	mov	r0, r6
   15160:	bl	14540 <table_set_char@@Base>
   15164:	mov	r5, #0
   15168:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   1516c:	add	r2, sp, #8
   15170:	movw	r1, #21528	; 0x5418
   15174:	movt	r1, #1
   15178:	mov	r0, r5
   1517c:	bl	11be8 <__isoc99_sscanf@plt>
   15180:	cmp	r0, #1
   15184:	mvnne	r5, #0
   15188:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   1518c:	ldrb	r3, [sp, #8]
   15190:	mov	r2, r4
   15194:	mov	r1, r7
   15198:	mov	r0, r6
   1519c:	bl	14564 <table_set_uchar@@Base>
   151a0:	mov	r5, #0
   151a4:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   151a8:	add	r2, sp, #8
   151ac:	movw	r1, #21532	; 0x541c
   151b0:	movt	r1, #1
   151b4:	mov	r0, r5
   151b8:	bl	11be8 <__isoc99_sscanf@plt>
   151bc:	cmp	r0, #1
   151c0:	mvnne	r5, #0
   151c4:	bne	14c18 <table_cell_from_buffer@@Base+0xb4>
   151c8:	ldr	r3, [sp, #8]
   151cc:	mov	r2, r4
   151d0:	mov	r1, r7
   151d4:	mov	r0, r6
   151d8:	bl	14588 <table_set_ptr@@Base>
   151dc:	mov	r5, #0
   151e0:	b	14c18 <table_cell_from_buffer@@Base+0xb4>
   151e4:	mov	r5, #0
   151e8:	b	14c18 <table_cell_from_buffer@@Base+0xb4>

000151ec <table_get_cell_ptr@@Base>:
   151ec:	str	r4, [sp, #-8]!
   151f0:	str	lr, [sp, #4]
   151f4:	mov	r4, r2
   151f8:	bl	13ad4 <table_get_row_ptr@@Base>
   151fc:	ldr	r0, [r0]
   15200:	add	r0, r0, r4, lsl #2
   15204:	ldr	r4, [sp]
   15208:	add	sp, sp, #4
   1520c:	pop	{pc}		; (ldr pc, [sp], #4)

00015210 <table_cell_init@@Base>:
   15210:	str	r4, [sp, #-8]!
   15214:	str	lr, [sp, #4]
   15218:	bl	151ec <table_get_cell_ptr@@Base>
   1521c:	mov	r3, #0
   15220:	str	r3, [r0]
   15224:	ldr	r4, [sp]
   15228:	add	sp, sp, #4
   1522c:	pop	{pc}		; (ldr pc, [sp], #4)

00015230 <table_cell_destroy@@Base>:
   15230:	strd	r4, [sp, #-16]!
   15234:	str	r6, [sp, #8]
   15238:	str	lr, [sp, #12]
   1523c:	mov	r5, r0
   15240:	mov	r6, r1
   15244:	mov	r4, r2
   15248:	mov	r1, r2
   1524c:	bl	12958 <table_get_column_data_type@@Base>
   15250:	cmp	r0, #23
   15254:	bne	15268 <table_cell_destroy@@Base+0x38>
   15258:	ldrd	r4, [sp]
   1525c:	ldr	r6, [sp, #8]
   15260:	add	sp, sp, #12
   15264:	pop	{pc}		; (ldr pc, [sp], #4)
   15268:	mov	r2, r4
   1526c:	mov	r1, r6
   15270:	mov	r0, r5
   15274:	bl	151ec <table_get_cell_ptr@@Base>
   15278:	ldr	r0, [r0]
   1527c:	cmp	r0, #0
   15280:	beq	15258 <table_cell_destroy@@Base+0x28>
   15284:	bl	11b70 <free@plt>
   15288:	b	15258 <table_cell_destroy@@Base+0x28>

0001528c <table_cell_nullify@@Base>:
   1528c:	str	r4, [sp, #-8]!
   15290:	str	lr, [sp, #4]
   15294:	bl	151ec <table_get_cell_ptr@@Base>
   15298:	mov	r4, r0
   1529c:	ldr	r0, [r0]
   152a0:	cmp	r0, #0
   152a4:	beq	152b4 <table_cell_nullify@@Base+0x28>
   152a8:	bl	11b70 <free@plt>
   152ac:	mov	r3, #0
   152b0:	str	r3, [r4]
   152b4:	mov	r0, #0
   152b8:	ldr	r4, [sp]
   152bc:	add	sp, sp, #4
   152c0:	pop	{pc}		; (ldr pc, [sp], #4)

000152c4 <__libc_csu_init@@Base>:
   152c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   152c8:	mov	r7, r0
   152cc:	ldr	r6, [pc, #72]	; 1531c <__libc_csu_init@@Base+0x58>
   152d0:	ldr	r5, [pc, #72]	; 15320 <__libc_csu_init@@Base+0x5c>
   152d4:	add	r6, pc, r6
   152d8:	add	r5, pc, r5
   152dc:	sub	r6, r6, r5
   152e0:	mov	r8, r1
   152e4:	mov	r9, r2
   152e8:	bl	11b38 <strcmp@plt-0x20>
   152ec:	asrs	r6, r6, #2
   152f0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   152f4:	mov	r4, #0
   152f8:	add	r4, r4, #1
   152fc:	ldr	r3, [r5], #4
   15300:	mov	r2, r9
   15304:	mov	r1, r8
   15308:	mov	r0, r7
   1530c:	blx	r3
   15310:	cmp	r6, r4
   15314:	bne	152f8 <__libc_csu_init@@Base+0x34>
   15318:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1531c:	andeq	r0, r1, r8, lsr ip
   15320:	andeq	r0, r1, r0, lsr ip

00015324 <__libc_csu_fini@@Base>:
   15324:	bx	lr

Disassembly of section .fini:

00015328 <.fini>:
   15328:	push	{r3, lr}
   1532c:	pop	{r3, pc}
