timestamp 1714553867
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use pmos_3p3_MQGBLR pmos_3p3_MQGBLR_0 1 0 143 0 1 682
use nmos_3p3_DDNVWA nmos_3p3_DDNVWA_0 1 0 142 0 1 317
port "OUT" 9 307 471 307 471 m1
port "IN" 8 -37 469 -37 469 m1
port "VDD" 5 145 929 145 929 nsc
port "VSS" 6 134 118 134 118 psc
node "OUT" 1 227.347 307 471 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27604 1210 0 0 0 0 0 0 0 0
node "IN" 25 281.506 -37 469 m1 0 0 0 0 0 0 0 0 0 0 0 0 13039 542 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13173 592 0 0 0 0 0 0 0 0
node "w_114_556#" 28500 0.342 114 556 nw 114 118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 1998 508.013 145 929 nsc 82416 1216 0 0 25382 714 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81995 1642 0 0 0 0 0 0 0 0
substrate "VSS" 0 0 134 118 psc 0 0 0 0 0 0 23779 778 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 57498 1392 0 0 0 0 0 0 0 0
cap "w_114_556#" "IN" 0.31541
cap "OUT" "VDD" 91.8134
cap "OUT" "IN" 98.4213
cap "IN" "VDD" 44.2089
cap "nmos_3p3_DDNVWA_0/a_28_n22#" "nmos_3p3_DDNVWA_0/a_n28_n66#" 9.93683
cap "nmos_3p3_DDNVWA_0/a_28_n22#" "nmos_3p3_DDNVWA_0/a_n120_n36#" -11.057
cap "pmos_3p3_MQGBLR_0/a_n116_n80#" "nmos_3p3_DDNVWA_0/a_n28_n66#" 80.744
cap "pmos_3p3_MQGBLR_0/a_n116_n80#" "nmos_3p3_DDNVWA_0/a_n120_n36#" 0.493706
cap "pmos_3p3_MQGBLR_0/a_n116_n80#" "nmos_3p3_DDNVWA_0/a_28_n22#" -26.7834
cap "nmos_3p3_DDNVWA_0/a_n120_n36#" "nmos_3p3_DDNVWA_0/a_n28_n66#" 11.1161
merge "nmos_3p3_DDNVWA_0/a_n28_n66#" "pmos_3p3_MQGBLR_0/a_n28_n124#" -130.688 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/a_n28_n124#" "IN"
merge "nmos_3p3_DDNVWA_0/VSUBS" "nmos_3p3_DDNVWA_0/a_n120_n36#" -48.2388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2760 -212 0 0 0 0 0 0 0 0
merge "nmos_3p3_DDNVWA_0/a_n120_n36#" "pmos_3p3_MQGBLR_0/VSUBS"
merge "pmos_3p3_MQGBLR_0/VSUBS" "VSS"
merge "pmos_3p3_MQGBLR_0/a_n116_n80#" "pmos_3p3_MQGBLR_0/w_n202_n210#" -185.622 -24697 -1046 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6660 -386 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/w_n202_n210#" "w_114_556#"
merge "w_114_556#" "VDD"
merge "nmos_3p3_DDNVWA_0/a_28_n22#" "pmos_3p3_MQGBLR_0/a_28_n80#" -135.126 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9430 -594 0 0 0 0 0 0 0 0
merge "pmos_3p3_MQGBLR_0/a_28_n80#" "OUT"
