# Cache

This is a software version of a N-way set associative write back cache with an allocate on write miss policy for 32 bit addresses. It uses LRU replacement policy.

Part 1 contains implementations of all the functionalities of the cache.

Part 2 contains hit rate function to show the effectiveness of our cache.

Part 3 implements MOESI protocol for cache coherence.


