--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.473 ns
From           : mem_rst_bar
To             : RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1
From Clock     : --
To Clock       : clk_50M
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 153.782 ns
From           : RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3
To             : segment_1[1]
From Clock     : clk_50M
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 91.699 ns
From           : sw[9]
To             : segment_1[1]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 18.500 ns
From           : sw[1]
To             : pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1
From Clock     : --
To Clock       : clk_50M
Failed Paths   : 0

Type           : Clock Setup: 'clk_50M'
Slack          : -41.243 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 9.76 MHz ( period = 102.486 ns )
From           : instr[9]
To             : RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0
From Clock     : clk_50M
To Clock       : clk_50M
Failed Paths   : 380

Type           : Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
Slack          : 95.944 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 246.55 MHz ( period = 4.056 ns )
From           : pro_7segment_decoder:pro_7sd|cnt_100K[5]
To             : pro_7segment_decoder:pro_7sd|clk_1K
From Clock     : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
To Clock       : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'clk_50M'
Slack          : -12.644 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : instr[10]
To             : SR2[3]
From Clock     : clk_50M
To Clock       : clk_50M
Failed Paths   : 16

Type           : Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : pro_7segment_decoder:pro_7sd|cnt_10M[1]
To             : pro_7segment_decoder:pro_7sd|cnt_10M[1]
From Clock     : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
To Clock       : pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 396

--------------------------------------------------------------------------------------

