Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: M_LcdDis.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "M_LcdDis.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "M_LcdDis"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg484

---- Source Options
Top Module Name                    : M_LcdDis
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ip"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_LSelectIO.vhd" into library work
Parsing entity <M_LSelectIO>.
Parsing architecture <xilinx> of entity <m_lselectio>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_LSelectIO\example_design\M_LSelectIO_exdes.vhd" into library work
Parsing entity <M_LSelectIO_exdes>.
Parsing architecture <xilinx> of entity <m_lselectio_exdes>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_ClkPll.vhd" into library work
Parsing entity <M_ClkPll>.
Parsing architecture <xilinx> of entity <m_clkpll>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_ClkPll\example_design\M_ClkPll_exdes.vhd" into library work
Parsing entity <M_ClkPll_exdes>.
Parsing architecture <xilinx> of entity <m_clkpll_exdes>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_infrastructure.vhd" into library work
Parsing entity <memc3_infrastructure>.
Parsing architecture <syn> of entity <memc3_infrastructure>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" into library work
Parsing entity <M_DdrCtrl>.
Parsing architecture <arc> of entity <m_ddrctrl>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DviRxFifo.vhd" into library work
Parsing entity <M_DviRxFifo>.
Parsing architecture <M_DviRxFifo_a> of entity <m_dvirxfifo>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_HSelectIO.vhd" into library work
Parsing entity <M_HSelectIO>.
Parsing architecture <xilinx> of entity <m_hselectio>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_HSelectIO\example_design\M_HSelectIO_exdes.vhd" into library work
Parsing entity <M_HSelectIO_exdes>.
Parsing architecture <xilinx> of entity <m_hselectio_exdes>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_LcdTxFifo.vhd" into library work
Parsing entity <M_LcdTxFifo>.
Parsing architecture <M_LcdTxFifo_a> of entity <m_lcdtxfifo>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\remapper.vhd" into library work
Parsing entity <remapper>.
Parsing architecture <a> of entity <remapper>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdIf.vhd" into library work
Parsing entity <M_LcdIf>.
Parsing architecture <arch_M_LcdIf> of entity <m_lcdif>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_DviIf.vhd" into library work
Parsing entity <M_DviIf>.
Parsing architecture <arch_M_DviIf> of entity <m_dviif>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_DisData.vhd" into library work
Parsing entity <M_DisData>.
Parsing architecture <arch_M_DisData> of entity <m_disdata>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_CtrlInd.vhd" into library work
Parsing entity <M_CtrlInd>.
Parsing architecture <arch_M_CtrlInd> of entity <m_ctrlind>.
Parsing VHDL file "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" into library work
Parsing entity <M_LcdDis>.
Parsing architecture <arch_M_LcdDis> of entity <m_lcddis>.
WARNING:HDLCompiler:946 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" Line 652: Actual for formal port cpsl_rst_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" Line 687: Actual for formal port cpsl_rst_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" Line 796: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <M_LcdDis> (architecture <arch_M_LcdDis>) with generics from library <work>.

Elaborating entity <M_CtrlInd> (architecture <arch_M_CtrlInd>) from library <work>.

Elaborating entity <M_DviIf> (architecture <arch_M_DviIf>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_DviIf.vhd" Line 205: Assignment to prsl_dvihsyncdly3_s ignored, since the identifier is never used

Elaborating entity <M_DviRxFifo> (architecture <M_DviRxFifo_a>) from library <work>.

Elaborating entity <M_LcdIf> (architecture <arch_M_LcdIf>) from library <work>.

Elaborating entity <M_LcdTxFifo> (architecture <M_LcdTxFifo_a>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdIf.vhd" Line 373: Assignment to prsl_visdvld_s ignored, since the identifier is never used

Elaborating entity <M_DdrCtrl> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2445: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2446: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2447: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2448: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2449: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2450: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2456: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2457: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2458: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2459: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2460: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2861: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2862: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2863: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2864: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2865: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2866: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2867: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2868: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2903: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2904: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2905: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2906: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2907: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2908: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2909: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2910: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2946: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2947: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2948: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2949: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2950: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2951: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2952: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2988: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2989: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2990: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2991: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2992: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2994: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 2995: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3029: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3030: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3031: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3032: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3033: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3034: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3035: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3036: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3072: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3073: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3074: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3076: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3077: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3078: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3079: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3112: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3113: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3114: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3115: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3116: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3117: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3118: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3156: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3157: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3158: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3159: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3160: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3161: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3162: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3163: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 6992: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 781: Net <mig_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 782: Net <mig_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 783: Net <mig_p1_cmd_ra[14]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 784: Net <mig_p1_cmd_ba[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 785: Net <mig_p1_cmd_ca[11]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 787: Net <mig_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 788: Net <mig_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 812: Net <mig_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 860: Net <mig_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 862: Net <mig_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 867: Net <mig_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd" Line 869: Net <mig_p4_wr_mask[3]> does not have a driver.

Elaborating entity <M_ClkPll> (architecture <xilinx>) from library <work>.

Elaborating entity <remapper> (architecture <a>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\remapper.vhd" Line 164: Assignment to c ignored, since the identifier is never used

Elaborating entity <M_DisData> (architecture <arch_M_DisData>) from library <work>.

Elaborating entity <M_HSelectIO> (architecture <xilinx>) with generics from library <work>.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_HSelectIO.vhd" Line 102: Net <oserdes_d[0][14]> does not have a driver.

Elaborating entity <M_LSelectIO> (architecture <xilinx>) with generics from library <work>.
WARNING:HDLCompiler:634 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_LSelectIO.vhd" Line 102: Net <oserdes_d[0][12]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
WARNING:Xst:2972 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 864. All outputs of instance <U_M_DisData_0> of block <M_DisData> are unconnected in block <M_LcdDis>. Underlying logic will be removed.

Synthesizing Unit <M_LcdDis>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd".
        C3_SIMULATION = "FALSE"
WARNING:Xst:647 - Input <CpSv_Gpio_i<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_rd_data> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_rd_count> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_wr_count> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_rst0> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_cmd_empty> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_wr_empty> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_wr_underrun> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_wr_error> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_rd_full> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_rd_empty> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_rd_overflow> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p0_rd_error> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_cmd_empty> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_wr_full> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_wr_empty> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_wr_underrun> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_wr_error> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_rd_full> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_rd_overflow> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 707: Output port <c3_p1_rd_error> of the instance <U_M_DdrCtrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 806: Output port <pardata> of the instance <U_remapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdDis.vhd" line 827: Output port <pardata> of the instance <U_remapper_1> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <M_LcdDis> synthesized.

Synthesizing Unit <M_CtrlInd>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_CtrlInd.vhd".
    Found 1-bit register for signal <PrSl_IntVsyncDly1_s>.
    Found 1-bit register for signal <PrSl_IntVsyncDly2_s>.
    Found 1-bit register for signal <PrSl_IntVsyncDly3_s>.
    Found 1-bit register for signal <PrSl_ExtVsyncDly1_s>.
    Found 1-bit register for signal <PrSl_ExtVsyncDly2_s>.
    Found 1-bit register for signal <PrSl_ExtVsyncDly3_s>.
    Found 1-bit register for signal <PrSl_ExtVsyncDly4_s>.
    Found 1-bit register for signal <PrSl_FilterVsync_s>.
    Found 1-bit register for signal <PrSl_ExtVsync_s>.
    Found 1-bit register for signal <PrSl_PortSel_s>.
    Found 24-bit register for signal <PrSv_ExtVldCnt_s>.
    Found 20-bit register for signal <PrSv_FilterCnt_s>.
    Found 20-bit adder for signal <PrSv_FilterCnt_s[19]_GND_7_o_add_0_OUT> created at line 134.
    Found 24-bit adder for signal <PrSv_ExtVldCnt_s[23]_GND_7_o_add_5_OUT> created at line 181.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <M_CtrlInd> synthesized.

Synthesizing Unit <M_DviIf>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_DviIf.vhd".
WARNING:Xst:647 - Input <CpSv_DdrWrDataCnt_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CpSl_DviHsync_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_DviIf.vhd" line 302: Output port <full> of the instance <U_M_DviRxFifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_DviIf.vhd" line 302: Output port <empty> of the instance <U_M_DviRxFifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <PrSl_DviVsyncDly1_s>.
    Found 1-bit register for signal <PrSl_DviVsyncDly2_s>.
    Found 1-bit register for signal <PrSl_DviVsyncDly3_s>.
    Found 1-bit register for signal <PrSl_DviDeDly1_s>.
    Found 1-bit register for signal <PrSl_DviDeDly2_s>.
    Found 1-bit register for signal <PrSl_DviDeDly3_s>.
    Found 1-bit register for signal <PrSl_RowCntEn_s>.
    Found 1-bit register for signal <PrSl_DdrWrCmdEn_s>.
    Found 1-bit register for signal <PrSl_DviDeDly_s>.
    Found 11-bit register for signal <PrSv_DdrWrAddrMid_s>.
    Found 2-bit register for signal <PrSv_RowCmdCnt_s>.
    Found 8-bit register for signal <PrSv_FifoWdata_s>.
    Found 8-bit register for signal <PrSv_DdrWrAddrHig_s>.
    Found 6-bit register for signal <PrSv_RowCnt_s>.
    Found 11-bit register for signal <PrSv_DdrWrAddrLow_s>.
    Found 11-bit register for signal <PrSv_CntDataIn_s>.
    Found finite state machine <FSM_0> for signal <PrSv_DdrWrAddrHig_s>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | CpSl_DdrClk_i (rising_edge)                    |
    | Reset              | CpSl_Rst_iN (negative)                         |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <PrSv_CntDataIn_s[10]_GND_9_o_add_1_OUT> created at line 184.
    Found 6-bit adder for signal <PrSv_RowCnt_s[5]_GND_9_o_add_12_OUT> created at line 262.
    Found 2-bit adder for signal <PrSv_RowCmdCnt_s[1]_GND_9_o_add_16_OUT> created at line 279.
    Found 11-bit adder for signal <PrSv_DdrWrAddrMid_s[10]_GND_9_o_add_29_OUT> created at line 344.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <M_DviIf> synthesized.

Synthesizing Unit <M_LcdIf>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdIf.vhd".
WARNING:Xst:647 - Input <CpSv_DdrRdDataCnt_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdIf.vhd" line 124: Output port <full> of the instance <U_M_LcdTxFifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_LcdIf.vhd" line 124: Output port <empty> of the instance <U_M_LcdTxFifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <PrSl_Hsync_s>.
    Found 1-bit register for signal <PrSl_Vsync_s>.
    Found 1-bit register for signal <PrSl_DisDvld_s>.
    Found 1-bit register for signal <PrSl_DdrRdInd_s>.
    Found 1-bit register for signal <PrSl_DdrRdCmdEn_s>.
    Found 11-bit register for signal <PrSv_DdrRdAddrMid_s>.
    Found 2-bit register for signal <PrSv_DdrRdCmdCnt_s>.
    Found 11-bit register for signal <PrSv_VCnt_s>.
    Found 11-bit register for signal <PrSv_DdrRdAddrLow_s>.
    Found 11-bit register for signal <PrSv_HCnt_s>.
    Found 6-bit register for signal <PrSv_RdataCnt_s>.
    Found 8-bit register for signal <PrSv_DdrRdAddrHig_s>.
    Found 11-bit adder for signal <PrSv_HCnt_s[10]_GND_12_o_add_4_OUT> created at line 152.
    Found 11-bit adder for signal <PrSv_VCnt_s[10]_GND_12_o_add_12_OUT> created at line 167.
    Found 6-bit adder for signal <PrSv_RdataCnt_s[5]_GND_12_o_add_29_OUT> created at line 260.
    Found 2-bit adder for signal <PrSv_DdrRdCmdCnt_s[1]_GND_12_o_add_39_OUT> created at line 293.
    Found 11-bit adder for signal <PrSv_DdrRdAddrMid_s[10]_GND_12_o_add_52_OUT> created at line 325.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <M_LcdIf> synthesized.

Synthesizing Unit <M_DdrCtrl>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd".
        C3_P0_MASK_SIZE = 8
        C3_P0_DATA_PORT_SIZE = 64
        C3_P1_MASK_SIZE = 8
        C3_P1_DATA_PORT_SIZE = 64
        C3_MEMCLK_PERIOD = 2500
        C3_RST_ACT_LOW = 1
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 14
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\M_DdrCtrl.vhd" line 514: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <M_DdrCtrl> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_infrastructure.vhd".
        C_INCLK_PERIOD = 2500
        C_RST_ACT_LOW = 1
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 2
        C_DIVCLK_DIVIDE = 1
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 2500
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000010"
        C_ARB_TIME_SLOT_1 = "010000"
        C_ARB_TIME_SLOT_2 = "000010"
        C_ARB_TIME_SLOT_3 = "010000"
        C_ARB_TIME_SLOT_4 = "000010"
        C_ARB_TIME_SLOT_5 = "010000"
        C_ARB_TIME_SLOT_6 = "000010"
        C_ARB_TIME_SLOT_7 = "010000"
        C_ARB_TIME_SLOT_8 = "000010"
        C_ARB_TIME_SLOT_9 = "010000"
        C_ARB_TIME_SLOT_10 = "000010"
        C_ARB_TIME_SLOT_11 = "010000"
        C_MEM_TRAS = 35000
        C_MEM_TRCD = 13750
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13750
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p3_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\memc3_wrapper.vhd" line 635: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 2500
        C_PORT_ENABLE = "000011"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000000000000010"
        C_ARB_TIME_SLOT_1 = "000000000000010000"
        C_ARB_TIME_SLOT_2 = "000000000000000010"
        C_ARB_TIME_SLOT_3 = "000000000000010000"
        C_ARB_TIME_SLOT_4 = "000000000000000010"
        C_ARB_TIME_SLOT_5 = "000000000000010000"
        C_ARB_TIME_SLOT_6 = "000000000000000010"
        C_ARB_TIME_SLOT_7 = "000000000000010000"
        C_ARB_TIME_SLOT_8 = "000000000000000010"
        C_ARB_TIME_SLOT_9 = "000000000000010000"
        C_ARB_TIME_SLOT_10 = "000000000000000010"
        C_ARB_TIME_SLOT_11 = "000000000000010000"
        C_PORT_CONFIG = "B64_B64"
        C_MEM_TRAS = 35000
        C_MEM_TRCD = 13750
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 160000
        C_MEM_TRP = 13750
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p2_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ra> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ba> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_ca> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR3"
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR3"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" line 583: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\mcb_soft_calibration.vhd" line 601: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 138                                            |
    | Inputs             | 23                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_48_o_add_13_OUT> created at line 632.
    Found 10-bit adder for signal <RstCounter[9]_GND_48_o_add_17_OUT> created at line 694.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_48_o_add_23_OUT> created at line 761.
    Found 8-bit adder for signal <WaitTimer[7]_GND_48_o_add_32_OUT> created at line 936.
    Found 6-bit adder for signal <count[5]_GND_48_o_add_40_OUT> created at line 958.
    Found 6-bit adder for signal <P_Term[5]_GND_48_o_add_54_OUT> created at line 1134.
    Found 7-bit adder for signal <N_Term[6]_GND_48_o_add_85_OUT> created at line 1187.
    Found 8-bit adder for signal <counter_inc[7]_GND_48_o_add_331_OUT> created at line 1699.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_48_o_add_334_OUT> created at line 1705.
    Found 8-bit adder for signal <counter_dec[7]_GND_48_o_add_344_OUT> created at line 1724.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 433.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 435.
    Found 6-bit subtractor for signal <GND_48_o_GND_48_o_sub_72_OUT<5:0>> created at line 1139.
    Found 7-bit subtractor for signal <GND_48_o_GND_48_o_sub_179_OUT<6:0>> created at line 1197.
    Found 8-bit subtractor for signal <GND_48_o_GND_48_o_sub_348_OUT<7:0>> created at line 1730.
    Found 15-bit adder for signal <n0549> created at line 501.
    Found 15-bit adder for signal <_n0874> created at line 501.
    Found 15-bit adder for signal <n0486[14:0]> created at line 501.
    Found 15-bit adder for signal <n0488> created at line 501.
    Found 15-bit adder for signal <_n0883> created at line 501.
    Found 15-bit adder for signal <n0478> created at line 501.
    Found 15-bit adder for signal <_n0889> created at line 501.
    Found 15-bit adder for signal <n0749> created at line 501.
    Found 15-bit adder for signal <n0497> created at line 501.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 982.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_20_o_LessThan_17_o> created at line 692
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 946
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 947
    Found 6-bit comparator equal for signal <n0166> created at line 1205
    Found 7-bit comparator equal for signal <n0175> created at line 1237
    Found 6-bit comparator greater for signal <count[5]_PWR_20_o_LessThan_307_o> created at line 1642
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_313_o> created at line 1675
    Found 8-bit comparator greater for signal <n0256> created at line 1675
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_318_o> created at line 1679
    Found 8-bit comparator greater for signal <n0260> created at line 1679
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_333_o> created at line 1701
    Found 8-bit comparator lessequal for signal <n0274> created at line 1701
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_346_o> created at line 1726
    Found 8-bit comparator lessequal for signal <n0288> created at line 1726
    WARNING:Xst:2404 -  FFs/Latches <CKE_Train<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_49_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_DdrCtrl\user_design\rtl\iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_51_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <M_ClkPll>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_ClkPll.vhd".
    Summary:
	no macro.
Unit <M_ClkPll> synthesized.

Synthesizing Unit <remapper>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\remapper.vhd".
WARNING:Xst:647 - Input <b1<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b2<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b3<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b4<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pardata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <remapper> synthesized.

Synthesizing Unit <M_DisData>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\rtl\M_DisData.vhd".
    Register <CpSv_Red3_o> equivalent to <CpSv_Red0_o> has been removed
    Register <CpSv_Red2_o> equivalent to <CpSv_Red0_o> has been removed
    Register <CpSv_Red1_o> equivalent to <CpSv_Red0_o> has been removed
    Found 1-bit register for signal <CpSl_Hsync_o>.
    Found 1-bit register for signal <PrSl_Vsync_s>.
    Found 11-bit register for signal <PrSv_VCnt_s>.
    Found 11-bit register for signal <PrSv_HCnt_s>.
    Found 8-bit register for signal <PrSv_FrameCnt_s>.
    Found 12-bit register for signal <CpSv_Red0_o>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <M_DisData> synthesized.

Synthesizing Unit <M_HSelectIO>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_HSelectIO.vhd".
        sys_w = 15
        dev_w = 105
WARNING:Xst:2935 - Signal 'oserdes_d<0>', unconnected in block 'M_HSelectIO', is tied to its initial value (000000000000000).
    Summary:
	no macro.
Unit <M_HSelectIO> synthesized.

Synthesizing Unit <M_LSelectIO>.
    Related source file is "D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code_S6\hagongda_20140425\hagongda\ip\M_LSelectIO.vhd".
        sys_w = 13
        dev_w = 91
WARNING:Xst:2935 - Signal 'oserdes_d<0>', unconnected in block 'M_LSelectIO', is tied to its initial value (0000000000000).
    Summary:
	no macro.
Unit <M_LSelectIO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 1
 11-bit adder                                          : 5
 15-bit adder                                          : 9
 16-bit adder                                          : 1
 2-bit adder                                           : 2
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 6-bit adder                                           : 4
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 129
 1-bit register                                        : 78
 10-bit register                                       : 1
 11-bit register                                       : 7
 16-bit register                                       : 1
 2-bit register                                        : 3
 20-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 7
 7-bit register                                        : 4
 8-bit register                                        : 20
# Comparators                                          : 14
 10-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 90
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 34
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ip/M_DviRxFifo.ngc>.
Reading core <../ip/M_LcdTxFifo.ngc>.
Loading core <M_DviRxFifo> for timing and area information for instance <U_M_DviRxFifo_0>.
Loading core <M_LcdTxFifo> for timing and area information for instance <U_M_LcdTxFifo_0>.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <memc3_mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PrSv_DdrWrAddrLow_s_0> of sequential type is unconnected in block <U_M_DviIf_0>.
WARNING:Xst:2677 - Node <PrSv_DdrRdAddrLow_s_0> of sequential type is unconnected in block <U_M_LcdIf_0>.

Synthesizing (advanced) Unit <M_CtrlInd>.
The following registers are absorbed into counter <PrSv_ExtVldCnt_s>: 1 register on signal <PrSv_ExtVldCnt_s>.
The following registers are absorbed into counter <PrSv_FilterCnt_s>: 1 register on signal <PrSv_FilterCnt_s>.
Unit <M_CtrlInd> synthesized (advanced).

Synthesizing (advanced) Unit <M_DviIf>.
The following registers are absorbed into counter <PrSv_CntDataIn_s>: 1 register on signal <PrSv_CntDataIn_s>.
The following registers are absorbed into counter <PrSv_DdrWrAddrMid_s>: 1 register on signal <PrSv_DdrWrAddrMid_s>.
The following registers are absorbed into counter <PrSv_RowCnt_s>: 1 register on signal <PrSv_RowCnt_s>.
The following registers are absorbed into counter <PrSv_RowCmdCnt_s>: 1 register on signal <PrSv_RowCmdCnt_s>.
Unit <M_DviIf> synthesized (advanced).

Synthesizing (advanced) Unit <M_LcdIf>.
The following registers are absorbed into counter <PrSv_DdrRdAddrMid_s>: 1 register on signal <PrSv_DdrRdAddrMid_s>.
The following registers are absorbed into counter <PrSv_VCnt_s>: 1 register on signal <PrSv_VCnt_s>.
The following registers are absorbed into counter <PrSv_DdrRdCmdCnt_s>: 1 register on signal <PrSv_DdrRdCmdCnt_s>.
Unit <M_LcdIf> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
Unit <mcb_soft_calibration> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 19
 10-bit up counter                                     : 1
 11-bit up counter                                     : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 2
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Registers                                            : 333
 Flip-Flops                                            : 333
# Comparators                                          : 14
 10-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 32
 1-bit 3-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 12
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 30
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_M_DviIf_0/FSM_0> on signal <PrSv_DdrWrAddrHig_s[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00
 00000010 | 01
 00000100 | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_1> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_2> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_3> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
WARNING:Xst:1710 - FF/Latch <PrSv_DdrWrAddrLow_s_0> (without init value) has a constant value of 0 in block <M_DviIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrWrAddrLow_s_1> (without init value) has a constant value of 0 in block <M_DviIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrWrAddrLow_s_2> (without init value) has a constant value of 0 in block <M_DviIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrWrAddrLow_s_3> (without init value) has a constant value of 0 in block <M_DviIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrWrAddrLow_s_4> (without init value) has a constant value of 0 in block <M_DviIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrWrAddrLow_s_10> (without init value) has a constant value of 0 in block <M_DviIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrSv_DdrRdAddrLow_s_0> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrLow_s_1> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrLow_s_2> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrLow_s_3> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrLow_s_4> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrLow_s_10> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit memc3_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance U_M_ClkPll_0/pll_base_inst in unit U_M_ClkPll_0/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <PrSv_DdrWrAddrLow_s_6> in Unit <M_DviIf> is equivalent to the following 2 FFs/Latches, which will be removed : <PrSv_DdrWrAddrLow_s_7> <PrSv_DdrWrAddrLow_s_8> 
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_int_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_int_3> <MCB_UIADDR_int_4> 
INFO:Xst:2261 - The FF/Latch <PrSv_DdrRdAddrLow_s_6> in Unit <M_LcdIf> is equivalent to the following 2 FFs/Latches, which will be removed : <PrSv_DdrRdAddrLow_s_7> <PrSv_DdrRdAddrLow_s_8> 

Optimizing unit <M_HSelectIO> ...

Optimizing unit <M_LSelectIO> ...

Optimizing unit <M_LcdDis> ...

Optimizing unit <M_DviIf> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <memc3_infrastructure> ...

Optimizing unit <M_CtrlInd> ...

Optimizing unit <M_LcdIf> ...
WARNING:Xst:1710 - FF/Latch <PrSv_DdrRdAddrHig_s_0> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_3> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_4> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_5> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_6> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_7> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrSv_DdrRdAddrHig_s_0> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_3> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_4> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_5> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_6> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrSv_DdrRdAddrHig_s_7> (without init value) has a constant value of 0 in block <M_LcdIf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1303 - From in and out of unit U_M_DdrCtrl_0/memc3_infrastructure_inst, both signals sys_clk_ibufg and CpSl_Clk_i have a KEEP attribute, signal sys_clk_ibufg will be lost.
WARNING:Xst:1710 - FF/Latch <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <M_LcdDis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <M_LcdDis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <M_LcdDis>.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <M_LcdDis>.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <M_LcdDis>.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <M_LcdDis>.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <M_LcdDis>.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <M_LcdDis>.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <M_LcdDis>.
WARNING:Xst:2677 - Node <U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <M_LcdDis>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block M_LcdDis, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_M_DviIf_0/U_M_DviRxFifo_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <U_M_LcdIf_0/U_M_LcdTxFifo_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 has been replicated 1 time(s)
FlipFlop U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 504
 Flip-Flops                                            : 504

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : M_LcdDis.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1651
#      GND                         : 5
#      INV                         : 32
#      LUT1                        : 42
#      LUT2                        : 187
#      LUT3                        : 269
#      LUT4                        : 227
#      LUT5                        : 123
#      LUT6                        : 341
#      MULT_AND                    : 7
#      MUXCY                       : 229
#      MUXF7                       : 8
#      VCC                         : 3
#      XORCY                       : 178
# FlipFlops/Latches                : 893
#      FD                          : 39
#      FDC                         : 199
#      FDC_1                       : 9
#      FDCE                        : 179
#      FDE                         : 25
#      FDP                         : 56
#      FDPE                        : 62
#      FDR                         : 137
#      FDRE                        : 182
#      FDS                         : 5
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGMUX                     : 1
#      BUFGP                       : 1
# IO Buffers                       : 132
#      IBUF                        : 16
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUF                        : 14
#      OBUFDS                      : 56
#      OBUFT                       : 25
#      OBUFTDS                     : 1
# Others                           : 194
#      BUFPLL                      : 4
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 158
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             893  out of  126576     0%  
 Number of Slice LUTs:                 1221  out of  63288     1%  
    Number used as Logic:              1221  out of  63288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1495
   Number with an unused Flip Flop:     602  out of   1495    40%  
   Number with an unused LUT:           274  out of   1495    18%  
   Number of fully used LUT-FF pairs:   619  out of   1495    41%  
   Number of unique control sets:        73

IO Utilization: 
 Number of IOs:                         198
 Number of bonded IOBs:                 192  out of    326    58%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    268     1%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CpSl_Clk_i                         | PLL_ADV:CLKOUT2        | 194   |
CpSl_Dvi0Clk_i                     | BUFGP                  | 105   |
CpSl_Clk_i                         | PLL_ADV:CLKOUT3        | 321   |
U_M_ClkPll_0/pll_base_inst/CLKOUT1 | BUFG                   | 279   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.010ns (Maximum Frequency: 110.993MHz)
   Minimum input arrival time before clock: 6.420ns
   Maximum output required time after clock: 6.809ns
   Maximum combinational path delay: 5.176ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CpSl_Clk_i'
  Clock period: 9.010ns (frequency: 110.993MHz)
  Total number of paths / destination ports: 22256 / 1202
-------------------------------------------------------------------------
Delay:               7.508ns (Levels of Logic = 5)
  Source:            U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:       U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Source Clock:      CpSl_Clk_i rising 1.2X
  Destination Clock: CpSl_Clk_i rising 1.2X

  Data Path: U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.525   1.365  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0)
     LUT6:I0->O            1   0.254   0.681  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_333_o2 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_333_o1)
     MUXF7:S->O            2   0.185   0.954  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_333_o1 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_333_o2)
     LUT6:I3->O            2   0.235   0.726  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1694_inv11 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1694_inv1)
     LUT6:I5->O            2   0.254   0.834  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1694_inv3 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1694_inv3)
     LUT6:I4->O            8   0.250   0.943  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1694_inv1 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1694_inv)
     FDRE:CE                   0.302          U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      7.508ns (2.005ns logic, 5.503ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CpSl_Dvi0Clk_i'
  Clock period: 6.053ns (frequency: 165.208MHz)
  Total number of paths / destination ports: 1194 / 244
-------------------------------------------------------------------------
Delay:               6.053ns (Levels of Logic = 4)
  Source:            U_M_DviIf_0/PrSv_CntDataIn_s_10 (FF)
  Destination:       U_M_DviIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      CpSl_Dvi0Clk_i falling
  Destination Clock: CpSl_Dvi0Clk_i falling

  Data Path: U_M_DviIf_0/PrSv_CntDataIn_s_10 to U_M_DviIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.525   1.221  U_M_DviIf_0/PrSv_CntDataIn_s_10 (U_M_DviIf_0/PrSv_CntDataIn_s_10)
     LUT6:I0->O            1   0.254   0.682  U_M_DviIf_0/_n0162_SW0 (N4)
     LUT6:I5->O            2   0.254   0.834  U_M_DviIf_0/_n0162 (U_M_DviIf_0/_n0162)
     begin scope: 'U_M_DviIf_0/U_M_DviRxFifo_0:wr_en'
     LUT2:I0->O           43   0.250   1.703  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'U_M_DviIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:WEA<0>'
     RAMB16BWER:WEA3           0.330          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      6.053ns (1.613ns logic, 4.440ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_M_ClkPll_0/pll_base_inst/CLKOUT1'
  Clock period: 6.345ns (frequency: 157.604MHz)
  Total number of paths / destination ports: 4637 / 652
-------------------------------------------------------------------------
Delay:               6.345ns (Levels of Logic = 3)
  Source:            U_M_LcdIf_0/PrSv_HCnt_s_2 (FF)
  Destination:       U_M_LcdIf_0/PrSv_HCnt_s_10 (FF)
  Source Clock:      U_M_ClkPll_0/pll_base_inst/CLKOUT1 rising
  Destination Clock: U_M_ClkPll_0/pll_base_inst/CLKOUT1 rising

  Data Path: U_M_LcdIf_0/PrSv_HCnt_s_2 to U_M_LcdIf_0/PrSv_HCnt_s_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.032  U_M_LcdIf_0/PrSv_HCnt_s_2 (U_M_LcdIf_0/PrSv_HCnt_s_2)
     LUT3:I0->O            8   0.235   1.374  U_M_LcdIf_0/Mmux_PrSv_HCnt_s[10]_GND_12_o_mux_7_OUT511 (U_M_LcdIf_0/Mmux_PrSv_HCnt_s[10]_GND_12_o_mux_7_OUT51)
     LUT6:I1->O            6   0.254   1.331  U_M_LcdIf_0/GND_12_o_GND_12_o_equal_12_o<10> (U_M_LcdIf_0/GND_12_o_GND_12_o_equal_12_o)
     LUT6:I0->O           11   0.254   1.038  U_M_LcdIf_0/_n0224_inv1 (U_M_LcdIf_0/_n0224_inv)
     FDCE:CE                   0.302          U_M_LcdIf_0/PrSv_HCnt_s_0
    ----------------------------------------
    Total                      6.345ns (1.570ns logic, 4.775ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CpSl_Clk_i'
  Total number of paths / destination ports: 343 / 269
-------------------------------------------------------------------------
Offset:              6.420ns (Levels of Logic = 3)
  Source:            CpSl_Rst_iN (PAD)
  Destination:       U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination Clock: CpSl_Clk_i rising 1.2X

  Data Path: CpSl_Rst_iN to U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.271  CpSl_Rst_iN_IBUF (CpSl_Rst_iN_IBUF)
     LUT5:I0->O           82   0.254   2.177  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     LUT2:I0->O            1   0.250   0.681  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst)
     FDP:PRE                   0.459          U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    ----------------------------------------
    Total                      6.420ns (2.291ns logic, 4.129ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CpSl_Dvi0Clk_i'
  Total number of paths / destination ports: 122 / 56
-------------------------------------------------------------------------
Offset:              4.747ns (Levels of Logic = 2)
  Source:            CpSl_Dvi0Scdt_i (PAD)
  Destination:       U_M_DviIf_0/PrSv_CntDataIn_s_9 (FF)
  Destination Clock: CpSl_Dvi0Clk_i falling

  Data Path: CpSl_Dvi0Scdt_i to U_M_DviIf_0/PrSv_CntDataIn_s_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  CpSl_Dvi0Scdt_i_IBUF (CpSv_Gpio_o_5_OBUF)
     LUT2:I0->O           52   0.250   1.836  U_M_DviIf_0/CpSl_Rst_iN_inv1 (U_M_DviIf_0/CpSl_Rst_iN_inv)
     FDC_1:CLR                 0.459          U_M_DviIf_0/PrSv_FifoWdata_s_0
    ----------------------------------------
    Total                      4.747ns (2.037ns logic, 2.710ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U_M_ClkPll_0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 341 / 218
-------------------------------------------------------------------------
Offset:              6.273ns (Levels of Logic = 4)
  Source:            CpSv_Gpio_i<1> (PAD)
  Destination:       U_M_LcdIf_0/PrSv_HCnt_s_10 (FF)
  Destination Clock: U_M_ClkPll_0/pll_base_inst/CLKOUT1 rising

  Data Path: CpSv_Gpio_i<1> to U_M_LcdIf_0/PrSv_HCnt_s_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.328   1.537  CpSv_Gpio_i_1_IBUF (CpSv_Gpio_i_1_IBUF)
     LUT4:I0->O           17   0.254   1.664  U_M_CtrlInd_0/Mmux_PrSl_VsyncCtrl_s11 (PrSl_VsyncCtrl_s)
     LUT6:I0->O            4   0.254   0.912  U_M_LcdIf_0/Mmux_PrSv_HCnt_s[10]_GND_12_o_mux_7_OUT1121 (U_M_LcdIf_0/Mmux_PrSv_HCnt_s[10]_GND_12_o_mux_7_OUT112)
     LUT6:I4->O            1   0.250   0.000  U_M_LcdIf_0/Mmux_PrSv_HCnt_s[10]_GND_12_o_mux_7_OUT2 (U_M_LcdIf_0/PrSv_HCnt_s[10]_GND_12_o_mux_7_OUT<10>)
     FDCE:D                    0.074          U_M_LcdIf_0/PrSv_HCnt_s_10
    ----------------------------------------
    Total                      6.273ns (2.160ns logic, 4.113ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_M_ClkPll_0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 637 / 230
-------------------------------------------------------------------------
Offset:              6.809ns (Levels of Logic = 3)
  Source:            U_M_CtrlInd_0/PrSv_ExtVldCnt_s_7 (FF)
  Destination:       CpSv_Gpio_o<6> (PAD)
  Source Clock:      U_M_ClkPll_0/pll_base_inst/CLKOUT1 rising

  Data Path: U_M_CtrlInd_0/PrSv_ExtVldCnt_s_7 to CpSv_Gpio_o<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.525   1.181  U_M_CtrlInd_0/PrSv_ExtVldCnt_s_7 (U_M_CtrlInd_0/PrSv_ExtVldCnt_s_7)
     LUT6:I0->O            2   0.254   1.002  U_M_CtrlInd_0/PrSv_ExtVldCnt_s[23]_PWR_7_o_equal_5_o<23>1 (U_M_CtrlInd_0/PrSv_ExtVldCnt_s[23]_PWR_7_o_equal_5_o<23>)
     LUT4:I0->O            1   0.254   0.681  U_M_CtrlInd_0/_n00551 (CpSv_Gpio_o_6_OBUF)
     OBUF:I->O                 2.912          CpSv_Gpio_o_6_OBUF (CpSv_Gpio_o<6>)
    ----------------------------------------
    Total                      6.809ns (3.945ns logic, 2.864ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CpSl_Clk_i'
  Total number of paths / destination ports: 261 / 158
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:       CpSv_Led_o<0> (PAD)
  Source Clock:      CpSl_Clk_i rising 1.2X

  Data Path: U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to CpSv_Led_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL)
     INV:I->O              1   0.255   0.681  CpSv_Led_o<0>1_INV_0 (CpSv_Led_o_0_OBUF)
     OBUF:I->O                 2.912          CpSv_Led_o_0_OBUF (CpSv_Led_o<0>)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1387 / 1286
-------------------------------------------------------------------------
Delay:               5.176ns (Levels of Logic = 3)
  Source:            CpSl_Rst_iN (PAD)
  Destination:       U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)

  Data Path: CpSl_Rst_iN to U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.271  CpSl_Rst_iN_IBUF (CpSl_Rst_iN_IBUF)
     LUT5:I0->O           82   0.254   2.068  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          U_M_DdrCtrl_0/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      5.176ns (1.837ns logic, 3.339ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CpSl_Clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_i     |    7.508|         |         |         |
CpSl_Dvi0Clk_i |         |    1.280|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CpSl_Dvi0Clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_i     |         |         |    3.800|         |
CpSl_Dvi0Clk_i |         |         |    6.053|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U_M_ClkPll_0/pll_base_inst/CLKOUT1
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
CpSl_Clk_i                        |    1.798|         |         |         |
U_M_ClkPll_0/pll_base_inst/CLKOUT1|    6.345|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.04 secs
 
--> 

Total memory usage is 287940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  367 (   0 filtered)
Number of infos    :  113 (   0 filtered)

