<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:17.488+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader3941_proc' (axi_algorithm.cpp:29:2) into Block_arrayctor.loop." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:17.453+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'read_data&lt;ap_fixed&lt;32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>, 4, 4, 5, 5>' (./axi_algorithm.h:159:18) into read_data." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:17.162+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'write_data&lt;ap_fixed&lt;32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>, 1, 4, 5, 5>' (./axi_algorithm.h:189:1) into write_data." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:17.153+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'write_data&lt;ap_fixed&lt;32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>, 1, 4, 5, 5>21' (./axi_algorithm.h:189:1) into write_data21." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:17.143+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'write_data&lt;ap_fixed&lt;32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>, 1, 4, 5, 5>22' (./axi_algorithm.h:189:1) into write_data22." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:17.130+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'write_data&lt;ap_fixed&lt;32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>, 1, 4, 5, 5>23' (./axi_algorithm.h:189:1) into write_data23." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:17.119+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_AX_ALG.data.V' (axi_algorithm.cpp:8)." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:16.477+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_AX_ALGdedo0.data.V' (axi_algorithm.cpp:8)." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:16.371+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_AX_ALGpalma0.data.V' (axi_algorithm.cpp:8)." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:16.357+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_AX_ALGdedo1.data.V' (axi_algorithm.cpp:8)." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:16.344+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_AX_ALGpalma1.data.V' (axi_algorithm.cpp:8)." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:16.331+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 6029c54c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1147.684 ; gain = 118.715&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 6029c54c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1147.684 ; gain = 118.715&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 6029c54c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1151.406 ; gain = 122.438&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 6029c54c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1151.406 ; gain = 122.438&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 126d78e57&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1153.785 ; gain = 124.816" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:27.084+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.612+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.591+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.574+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.556+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.541+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.524+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.509+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.494+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.476+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;output_AX_ALGdedo1_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;output_AX_ALGdedo1_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.459+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;output_AX_ALGdedo0_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;output_AX_ALGdedo0_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.442+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;output_AX_ALGpalma1_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;output_AX_ALGpalma1_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.426+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;output_AX_ALGpalma0_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;output_AX_ALGpalma0_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.407+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.391+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.375+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.359+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.342+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.327+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.313+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.298+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.280+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.266+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.251+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.237+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.221+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.207+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.192+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.175+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.161+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.146+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.128+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.112+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.098+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.084+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.069+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.052+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;input_AX_ALG_TDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;input_AX_ALG_TDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:53:12.034+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (write_data_U0/ap_done_reg_reg) is unused and will be removed from module axi_algorithm.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 680.059 ; gain = 456.910&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+--------------+--------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;|Module Name   | RTL Object                                                                                 | Inference      | Size (Depth x Width) | Primitives      | &#xD;&#xA;+--------------+--------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;|axi_algorithm | dato_U/gen_buffer[1].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg | User Attribute | 4 x 32               | RAM16X1D x 32   | &#xD;&#xA;|axi_algorithm | dato_U/gen_buffer[0].axi_algorithm_dato_memcore_U/axi_algorithm_dato_memcore_ram_U/ram_reg | User Attribute | 4 x 32               | RAM16X1D x 32   | &#xD;&#xA;+--------------+--------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 680.059 ; gain = 456.910&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 682.449 ; gain = 459.301&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Dynamic Shift Register Report:&#xD;&#xA;+------------+----------------+--------+------------+--------+---------+--------+--------+--------+&#xD;&#xA;|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | &#xD;&#xA;+------------+----------------+--------+------------+--------+---------+--------+--------+--------+&#xD;&#xA;|dsrl        | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | &#xD;&#xA;|dsrl__4     | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | &#xD;&#xA;+------------+----------------+--------+------------+--------+---------+--------+--------+--------+&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+---------+------+&#xD;&#xA;|      |Cell     |Count |&#xD;&#xA;+------+---------+------+&#xD;&#xA;|1     |LUT1     |     2|&#xD;&#xA;|2     |LUT2     |    24|&#xD;&#xA;|3     |LUT3     |   212|&#xD;&#xA;|4     |LUT4     |   116|&#xD;&#xA;|5     |LUT5     |   114|&#xD;&#xA;|6     |LUT6     |    37|&#xD;&#xA;|7     |RAM16X1D |    64|&#xD;&#xA;|8     |SRL16E   |   128|&#xD;&#xA;|9     |FDRE     |   619|&#xD;&#xA;|10    |FDSE     |    15|&#xD;&#xA;+------+---------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+-------------------------------------------------+---------------------------------+------+&#xD;&#xA;|      |Instance                                         |Module                           |Cells |&#xD;&#xA;+------+-------------------------------------------------+---------------------------------+------+&#xD;&#xA;|1     |top                                              |                                 |  1331|&#xD;&#xA;|2     |  Block_arrayctor_loop_U0                        |Block_arrayctor_loop             |    87|&#xD;&#xA;|3     |  dato_U                                         |axi_algorithm_dato               |   272|&#xD;&#xA;|4     |    \gen_buffer[0].axi_algorithm_dato_memcore_U  |axi_algorithm_dato_memcore       |    97|&#xD;&#xA;|5     |      axi_algorithm_dato_memcore_ram_U           |axi_algorithm_dato_memcore_ram_7 |    97|&#xD;&#xA;|6     |    \gen_buffer[1].axi_algorithm_dato_memcore_U  |axi_algorithm_dato_memcore_6     |   162|&#xD;&#xA;|7     |      axi_algorithm_dato_memcore_ram_U           |axi_algorithm_dato_memcore_ram   |   162|&#xD;&#xA;|8     |  dedo0_0_V_U                                    |fifo_w32_d2_A                    |    45|&#xD;&#xA;|9     |    U_fifo_w32_d2_A_shiftReg                     |fifo_w32_d2_A_shiftReg_5         |    34|&#xD;&#xA;|10    |  dedo1_0_V_U                                    |fifo_w32_d2_A_0                  |    45|&#xD;&#xA;|11    |    U_fifo_w32_d2_A_shiftReg                     |fifo_w32_d2_A_shiftReg_4         |    34|&#xD;&#xA;|12    |  palma0_0_V_U                                   |fifo_w32_d2_A_1                  |    45|&#xD;&#xA;|13    |    U_fifo_w32_d2_A_shiftReg                     |fifo_w32_d2_A_shiftReg_3         |    34|&#xD;&#xA;|14    |  palma1_0_V_U                                   |fifo_w32_d2_A_2                  |    45|&#xD;&#xA;|15    |    U_fifo_w32_d2_A_shiftReg                     |fifo_w32_d2_A_shiftReg           |    34|&#xD;&#xA;|16    |  read_data_U0                                   |read_data                        |   251|&#xD;&#xA;|17    |  write_data21_U0                                |write_data21                     |   134|&#xD;&#xA;|18    |  write_data22_U0                                |write_data22                     |   134|&#xD;&#xA;|19    |  write_data23_U0                                |write_data23                     |   134|&#xD;&#xA;|20    |  write_data_U0                                  |write_data                       |   135|&#xD;&#xA;+------+-------------------------------------------------+---------------------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 126 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 687.270 ; gain = 133.449&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 687.270 ; gain = 464.121" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:13.542+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (write_data23_U0/ap_done_reg_reg) is unused and will be removed from module axi_algorithm." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.253+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (write_data22_U0/ap_done_reg_reg) is unused and will be removed from module axi_algorithm." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.235+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (write_data21_U0/ap_done_reg_reg) is unused and will be removed from module axi_algorithm." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.218+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (write_data21_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module axi_algorithm." projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.204+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.189+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.175+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.159+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.141+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TDEST[4]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.126+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.111+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.095+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.080+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.066+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TID[4]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.053+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TLAST[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.039+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.025+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:05.008+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.994+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TUSER[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.976+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.959+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.942+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.928+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TSTRB[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.913+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.899+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.883+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.869+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm has unconnected port input_AX_ALG_TKEEP[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.852+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TDEST[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.835+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TDEST[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.815+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TDEST[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.800+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TDEST[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.785+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TDEST[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.770+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TID[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.757+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TID[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.742+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TID[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.723+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TID[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.707+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TID[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.692+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TLAST[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.676+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TUSER[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.658+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TUSER[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.638+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TUSER[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.624+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TUSER[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.609+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TSTRB[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.592+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TSTRB[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.577+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TSTRB[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.562+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TSTRB[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.543+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TKEEP[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.524+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TKEEP[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.507+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TKEEP[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.488+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma1_TKEEP[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.474+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TDEST[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.461+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TDEST[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.447+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TDEST[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.434+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TDEST[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.421+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TDEST[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.407+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TID[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.391+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TID[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.375+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TID[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.361+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TID[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.344+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TID[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.331+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TLAST[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.314+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TUSER[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.302+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TUSER[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.289+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TUSER[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.274+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TUSER[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.262+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TSTRB[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.249+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TSTRB[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.236+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TSTRB[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.223+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TSTRB[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.207+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TKEEP[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.194+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TKEEP[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.178+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TKEEP[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.162+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo1_TKEEP[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.148+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TDEST[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.133+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TDEST[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.117+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TDEST[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.103+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TDEST[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.091+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TDEST[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.077+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TID[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.063+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TID[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.050+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TID[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.037+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TID[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.023+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TID[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:04.010+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TLAST[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.996+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TUSER[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.981+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TUSER[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.967+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TUSER[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.949+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TUSER[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.933+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TSTRB[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.916+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TSTRB[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.900+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TSTRB[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.883+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TSTRB[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.867+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TKEEP[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.855+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TKEEP[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.842+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TKEEP[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.829+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGpalma0_TKEEP[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.817+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TDEST[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.805+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TDEST[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.793+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TDEST[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.780+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TDEST[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.767+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TDEST[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.753+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TID[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.742+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TID[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.729+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TID[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.717+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TID[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.705+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TID[4] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.692+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TLAST[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.680+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TUSER[0] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.668+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TUSER[1] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.655+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TUSER[2] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.643+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TUSER[3] driven by constant 0" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.630+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TSTRB[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.616+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TSTRB[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.603+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TSTRB[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.591+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TSTRB[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.579+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TKEEP[0] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.568+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TKEEP[1] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.556+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TKEEP[2] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.544+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design axi_algorithm has port output_AX_ALGdedo0_TKEEP[3] driven by constant 1" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.532+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element write_data23_U0/ap_CS_fsm_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:144]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.522+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element write_data22_U0/ap_CS_fsm_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:144]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.511+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/fifo_w32_d2_A.vhd:36]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 680.059 ; gain = 456.910&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      3 Bit       Adders := 5     &#xD;&#xA;&#x9;   2 Input      2 Bit       Adders := 1     &#xD;&#xA;+---XORs : &#xD;&#xA;&#x9;   2 Input      1 Bit         XORs := 4     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 16    &#xD;&#xA;&#x9;                3 Bit    Registers := 8     &#xD;&#xA;&#x9;                2 Bit    Registers := 31    &#xD;&#xA;&#x9;                1 Bit    Registers := 44    &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 13    &#xD;&#xA;&#x9;   2 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   5 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   4 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 41    &#xD;&#xA;&#x9;   4 Input      2 Bit        Muxes := 30    &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 73    &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Hierarchical Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Hierarchical RTL Component report &#xD;&#xA;Module axi_algorithm &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---XORs : &#xD;&#xA;&#x9;   2 Input      1 Bit         XORs := 4     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                1 Bit    Registers := 4     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 1     &#xD;&#xA;Module axi_algorithm_dato_memcore_ram &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 1     &#xD;&#xA;Module axi_algorithm_dato &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      2 Bit       Adders := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                2 Bit    Registers := 1     &#xD;&#xA;&#x9;                1 Bit    Registers := 5     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 6     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 5     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 9     &#xD;&#xA;Module read_data &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      3 Bit       Adders := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;                3 Bit    Registers := 3     &#xD;&#xA;&#x9;                2 Bit    Registers := 2     &#xD;&#xA;&#x9;                1 Bit    Registers := 6     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   5 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 3     &#xD;&#xA;&#x9;   4 Input      2 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 9     &#xD;&#xA;Module Block_arrayctor_loop &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;                3 Bit    Registers := 1     &#xD;&#xA;&#x9;                1 Bit    Registers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   4 Input      3 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 2     &#xD;&#xA;Module write_data21 &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;                2 Bit    Registers := 7     &#xD;&#xA;&#x9;                1 Bit    Registers := 5     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   4 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 10    &#xD;&#xA;Module write_data22 &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;                2 Bit    Registers := 7     &#xD;&#xA;&#x9;                1 Bit    Registers := 5     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   4 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 10    &#xD;&#xA;Module write_data23 &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;                2 Bit    Registers := 7     &#xD;&#xA;&#x9;                1 Bit    Registers := 5     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   4 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 10    &#xD;&#xA;Module write_data &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;               32 Bit    Registers := 2     &#xD;&#xA;&#x9;                2 Bit    Registers := 7     &#xD;&#xA;&#x9;                1 Bit    Registers := 5     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input     32 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   4 Input      2 Bit        Muxes := 7     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 10    &#xD;&#xA;Module fifo_w32_d2_A &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      3 Bit       Adders := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                3 Bit    Registers := 1     &#xD;&#xA;&#x9;                1 Bit    Registers := 2     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   2 Input      2 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 3     &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Hierarchical Component Statistics&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Part Resources:&#xD;&#xA;DSPs: 220 (col length:60)&#xD;&#xA;BRAMs: 280 (col length: RAMB18 60 RAMB36 30)&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Cross Boundary and Area Optimization&#xD;&#xA;---------------------------------------------------------------------------------" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:52:03.498+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/fifo_w32_d2_A.vhd:36]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:58.498+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/fifo_w32_d2_A.vhd:36]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:58.485+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design axi_algorithm_dato_memcore has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 349.387 ; gain = 126.238&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 349.387 ; gain = 126.238&#xD;&#xA;---------------------------------------------------------------------------------" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:53.468+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.318+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.305+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.292+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.278+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TDEST[4]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.265+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.251+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.233+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.214+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.198+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TID[4]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.180+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TLAST[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.164+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.149+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.135+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.121+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TUSER[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.106+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.091+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:49.001+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.986+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TSTRB[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.972+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[0]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.956+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[1]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.944+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[2]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.932+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design read_data has unconnected port input_AX_ALG_TKEEP[3]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.919+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:420]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.907+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:386]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.894+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:352]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.882+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:318]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.870+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:284]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.859+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:250]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.847+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_data_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:202]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.832+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:174]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.820+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_AX_ALGpalma1_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:558]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.808+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:547]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.793+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:527]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.782+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:488]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.769+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:482]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.758+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:464]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.747+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:404]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.736+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:370]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.725+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:336]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.714+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:302]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.700+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:268]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.689+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data.vhd:234]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.677+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:420]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.666+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:386]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.655+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:352]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.642+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:318]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.630+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:284]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.618+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:250]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.606+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_data_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:202]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.594+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:174]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.582+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_AX_ALGdedo1_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:558]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.569+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:547]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.554+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:527]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.539+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:488]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.524+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:482]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.508+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:464]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.493+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:404]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.477+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:370]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.463+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:336]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.448+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:302]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.433+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:268]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.420+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data23.vhd:234]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.406+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:420]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.392+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:386]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.378+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:352]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.364+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:318]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.352+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:284]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.341+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:250]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.330+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_data_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:202]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.314+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:174]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.299+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_AX_ALGpalma0_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:558]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.287+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:547]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.275+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:527]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.265+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:488]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.253+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:482]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.243+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:464]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.229+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:404]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.216+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:370]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.203+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:336]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.193+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:302]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.182+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:268]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.167+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data22.vhd:234]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.155+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:420]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.143+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:386]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.130+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:352]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.118+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:318]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.106+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:284]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.094+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:250]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.080+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_data_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:202]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.068+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:174]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.056+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_AX_ALGdedo0_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:558]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.043+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:547]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.031+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:527]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.019+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:488]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:48.006+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:482]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.994+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:464]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.981+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:404]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.970+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:370]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.958+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:336]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.947+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:302]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.933+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:268]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.922+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/write_data21.vhd:234]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.910+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element dato_ce1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/Block_arrayctor_loop.vhd:202]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.900+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/Block_arrayctor_loop.vhd:127]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.890+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element input_dest_V_0_ack_out_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/read_data.vhd:228]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.879+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element input_data_V_0_ack_out_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/read_data.vhd:180]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.867+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/read_data.vhd:321]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.854+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element input_AX_ALG_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/read_data.vhd:425]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.842+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/read_data.vhd:357]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.831+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_pp0_stage0_iter1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/read_data.vhd:334]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.821+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/read_data.vhd:327]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.811+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element connect_buffer[1].buf_ce1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/axi_algorithm_dato.vhd:122]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.801+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element connect_buffer[1].buf_we0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/axi_algorithm_dato.vhd:115]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.789+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element connect_buffer[1].buf_ce0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/axi_algorithm_dato.vhd:112]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.778+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element connect_buffer[0].buf_ce1_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/axi_algorithm_dato.vhd:104]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.768+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element connect_buffer[0].buf_we0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/axi_algorithm_dato.vhd:100]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.758+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element connect_buffer[0].buf_ce0_reg was removed.  [C:/Users/Raul/Documents/RIGIDEZ_VIVADO/HLS_INTERFAZ_INIT_SIMPLE_MAXMOM/dato2moment/solution1/impl/vhdl/axi_algorithm_dato.vhd:99]" projectName="dato2moment" solutionName="solution1" date="2021-02-01T13:51:47.747+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
