#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a640f794bb0 .scope module, "MAIN_tb" "MAIN_tb" 2 1;
 .timescale 0 0;
v0x5a640f806550_0 .var "RW", 0 0;
v0x5a640f806660_0 .var "clk", 0 0;
v0x5a640f806720_0 .var "dataIN", 31 0;
v0x5a640f806810_0 .var "en", 0 0;
v0x5a640f8068b0_0 .var "rst", 0 0;
S_0x5a640f793b70 .scope module, "u_MAIN" "MAIN" 2 13, 3 1 0, S_0x5a640f794bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIN";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "RW";
v0x5a640f804e50_0 .net "OpA", 31 0, L_0x5a640f817030;  1 drivers
v0x5a640f804f30_0 .net "OpB", 31 0, L_0x5a640f8171c0;  1 drivers
v0x5a640f805000_0 .net "PC", 31 0, v0x5a640f802790_0;  1 drivers
v0x5a640f805100_0 .net "RW", 0 0, v0x5a640f806550_0;  1 drivers
v0x5a640f8051d0_0 .net "aluOP", 5 0, v0x5a640f801280_0;  1 drivers
v0x5a640f8052c0_0 .net "aluOut", 31 0, v0x5a640f804bd0_0;  1 drivers
v0x5a640f805360_0 .net "clk", 0 0, v0x5a640f806660_0;  1 drivers
v0x5a640f805400_0 .net "counter_address", 4 0, L_0x5a640f8169b0;  1 drivers
v0x5a640f8054d0_0 .net "dataIN", 31 0, v0x5a640f806720_0;  1 drivers
v0x5a640f805630_0 .net "dataMemOUT", 31 0, v0x5a640f804540_0;  1 drivers
v0x5a640f8056d0_0 .net "en", 0 0, v0x5a640f806810_0;  1 drivers
v0x5a640f805770_0 .net "imm_gen_inst", 31 0, v0x5a640f8015e0_0;  1 drivers
v0x5a640f805830_0 .net "instMemOUT", 31 0, v0x5a640f803d30_0;  1 drivers
v0x5a640f8058d0_0 .net "load_write", 31 0, v0x5a640f803620_0;  1 drivers
v0x5a640f805990_0 .net "memToReg", 0 0, v0x5a640f801970_0;  1 drivers
v0x5a640f805a60_0 .net "memWrite", 0 0, v0x5a640f801ac0_0;  1 drivers
v0x5a640f805b50_0 .net "operandA", 0 0, v0x5a640f801c60_0;  1 drivers
v0x5a640f805d00_0 .net "operandB", 0 0, v0x5a640f801d20_0;  1 drivers
v0x5a640f805dd0_0 .net "rd", 4 0, L_0x5a640f816cd0;  1 drivers
v0x5a640f805ec0_0 .net "read_data1", 31 0, v0x5a640f800090_0;  1 drivers
v0x5a640f805f60_0 .net "read_data2", 31 0, v0x5a640f800170_0;  1 drivers
v0x5a640f806050_0 .net "regWrite", 0 0, v0x5a640f801ea0_0;  1 drivers
v0x5a640f806140_0 .net "rs1", 4 0, L_0x5a640f816da0;  1 drivers
v0x5a640f806230_0 .net "rs2", 4 0, L_0x5a640f816e40;  1 drivers
v0x5a640f806320_0 .net "rst", 0 0, v0x5a640f8068b0_0;  1 drivers
v0x5a640f806410_0 .net "write_data", 31 0, L_0x5a640f817670;  1 drivers
L_0x5a640f8169b0 .part v0x5a640f802790_0, 2, 5;
L_0x5a640f817030 .functor MUXZ 32, v0x5a640f800090_0, v0x5a640f8015e0_0, v0x5a640f801c60_0, C4<>;
L_0x5a640f8171c0 .functor MUXZ 32, v0x5a640f800170_0, v0x5a640f802790_0, v0x5a640f801d20_0, C4<>;
L_0x5a640f817300 .part v0x5a640f804bd0_0, 2, 5;
L_0x5a640f817670 .functor MUXZ 32, v0x5a640f804bd0_0, v0x5a640f803620_0, v0x5a640f801970_0, C4<>;
S_0x5a640f794d70 .scope module, "o_register" "register" 3 52, 4 1 0, S_0x5a640f793b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "rd_data";
    .port_info 5 /INPUT 5 "rs1_data";
    .port_info 6 /INPUT 5 "rs2_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0x5a640f7ab6e0_0 .net "clk", 0 0, v0x5a640f806660_0;  alias, 1 drivers
v0x5a640f7e1f10_0 .var/i "i", 31 0;
v0x5a640f79f340_0 .net "rd_data", 4 0, L_0x5a640f816cd0;  alias, 1 drivers
v0x5a640f800090_0 .var "read_data1", 31 0;
v0x5a640f800170_0 .var "read_data2", 31 0;
v0x5a640f8002a0_0 .net "regWrite", 0 0, v0x5a640f801ea0_0;  alias, 1 drivers
v0x5a640f800360 .array "registerf", 31 0, 31 0;
v0x5a640f800820_0 .net "reset", 0 0, v0x5a640f8068b0_0;  alias, 1 drivers
v0x5a640f8008e0_0 .net "rs1_data", 4 0, L_0x5a640f816da0;  alias, 1 drivers
v0x5a640f8009c0_0 .net "rs2_data", 4 0, L_0x5a640f816e40;  alias, 1 drivers
v0x5a640f800aa0_0 .net "write_data", 31 0, L_0x5a640f817670;  alias, 1 drivers
v0x5a640f800360_0 .array/port v0x5a640f800360, 0;
v0x5a640f800360_1 .array/port v0x5a640f800360, 1;
v0x5a640f800360_2 .array/port v0x5a640f800360, 2;
E_0x5a640f7b90c0/0 .event edge, v0x5a640f8008e0_0, v0x5a640f800360_0, v0x5a640f800360_1, v0x5a640f800360_2;
v0x5a640f800360_3 .array/port v0x5a640f800360, 3;
v0x5a640f800360_4 .array/port v0x5a640f800360, 4;
v0x5a640f800360_5 .array/port v0x5a640f800360, 5;
v0x5a640f800360_6 .array/port v0x5a640f800360, 6;
E_0x5a640f7b90c0/1 .event edge, v0x5a640f800360_3, v0x5a640f800360_4, v0x5a640f800360_5, v0x5a640f800360_6;
v0x5a640f800360_7 .array/port v0x5a640f800360, 7;
v0x5a640f800360_8 .array/port v0x5a640f800360, 8;
v0x5a640f800360_9 .array/port v0x5a640f800360, 9;
v0x5a640f800360_10 .array/port v0x5a640f800360, 10;
E_0x5a640f7b90c0/2 .event edge, v0x5a640f800360_7, v0x5a640f800360_8, v0x5a640f800360_9, v0x5a640f800360_10;
v0x5a640f800360_11 .array/port v0x5a640f800360, 11;
v0x5a640f800360_12 .array/port v0x5a640f800360, 12;
v0x5a640f800360_13 .array/port v0x5a640f800360, 13;
v0x5a640f800360_14 .array/port v0x5a640f800360, 14;
E_0x5a640f7b90c0/3 .event edge, v0x5a640f800360_11, v0x5a640f800360_12, v0x5a640f800360_13, v0x5a640f800360_14;
v0x5a640f800360_15 .array/port v0x5a640f800360, 15;
v0x5a640f800360_16 .array/port v0x5a640f800360, 16;
v0x5a640f800360_17 .array/port v0x5a640f800360, 17;
v0x5a640f800360_18 .array/port v0x5a640f800360, 18;
E_0x5a640f7b90c0/4 .event edge, v0x5a640f800360_15, v0x5a640f800360_16, v0x5a640f800360_17, v0x5a640f800360_18;
v0x5a640f800360_19 .array/port v0x5a640f800360, 19;
v0x5a640f800360_20 .array/port v0x5a640f800360, 20;
v0x5a640f800360_21 .array/port v0x5a640f800360, 21;
v0x5a640f800360_22 .array/port v0x5a640f800360, 22;
E_0x5a640f7b90c0/5 .event edge, v0x5a640f800360_19, v0x5a640f800360_20, v0x5a640f800360_21, v0x5a640f800360_22;
v0x5a640f800360_23 .array/port v0x5a640f800360, 23;
v0x5a640f800360_24 .array/port v0x5a640f800360, 24;
v0x5a640f800360_25 .array/port v0x5a640f800360, 25;
v0x5a640f800360_26 .array/port v0x5a640f800360, 26;
E_0x5a640f7b90c0/6 .event edge, v0x5a640f800360_23, v0x5a640f800360_24, v0x5a640f800360_25, v0x5a640f800360_26;
v0x5a640f800360_27 .array/port v0x5a640f800360, 27;
v0x5a640f800360_28 .array/port v0x5a640f800360, 28;
v0x5a640f800360_29 .array/port v0x5a640f800360, 29;
v0x5a640f800360_30 .array/port v0x5a640f800360, 30;
E_0x5a640f7b90c0/7 .event edge, v0x5a640f800360_27, v0x5a640f800360_28, v0x5a640f800360_29, v0x5a640f800360_30;
v0x5a640f800360_31 .array/port v0x5a640f800360, 31;
E_0x5a640f7b90c0/8 .event edge, v0x5a640f800360_31, v0x5a640f8009c0_0;
E_0x5a640f7b90c0 .event/or E_0x5a640f7b90c0/0, E_0x5a640f7b90c0/1, E_0x5a640f7b90c0/2, E_0x5a640f7b90c0/3, E_0x5a640f7b90c0/4, E_0x5a640f7b90c0/5, E_0x5a640f7b90c0/6, E_0x5a640f7b90c0/7, E_0x5a640f7b90c0/8;
E_0x5a640f7b84f0 .event posedge, v0x5a640f7ab6e0_0;
S_0x5a640f800ca0 .scope module, "u_ControlDecode" "ControlDecoder" 3 37, 5 1 0, S_0x5a640f793b70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_gen_inst";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "memToReg";
    .port_info 7 /OUTPUT 1 "memWrite";
    .port_info 8 /OUTPUT 1 "operandA";
    .port_info 9 /OUTPUT 1 "operandB";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 6 "aluOP";
    .port_info 12 /OUTPUT 1 "jalrEN";
    .port_info 13 /OUTPUT 1 "jalEN";
P_0x5a640f7dc200 .param/l "alu_Itype" 1 5 19, C4<0010011>;
P_0x5a640f7dc240 .param/l "alu_rtype" 1 5 21, C4<0110011>;
P_0x5a640f7dc280 .param/l "jalr_Itype" 1 5 20, C4<1100111>;
P_0x5a640f7dc2c0 .param/l "load_Itype" 1 5 18, C4<0000011>;
v0x5a640f801280_0 .var "aluOP", 5 0;
v0x5a640f801380_0 .var "branch", 0 0;
v0x5a640f801440_0 .net "func3", 2 0, L_0x5a640f816b90;  1 drivers
v0x5a640f801500_0 .net "func7", 6 0, L_0x5a640f816c30;  1 drivers
v0x5a640f8015e0_0 .var "imm_gen_inst", 31 0;
v0x5a640f801710_0 .net "instruction", 31 0, v0x5a640f803d30_0;  alias, 1 drivers
v0x5a640f8017f0_0 .var "jalEN", 0 0;
v0x5a640f8018b0_0 .var "jalrEN", 0 0;
v0x5a640f801970_0 .var "memToReg", 0 0;
v0x5a640f801ac0_0 .var "memWrite", 0 0;
v0x5a640f801b80_0 .net "opcode", 6 0, L_0x5a640f816af0;  1 drivers
v0x5a640f801c60_0 .var "operandA", 0 0;
v0x5a640f801d20_0 .var "operandB", 0 0;
v0x5a640f801de0_0 .net "rd", 4 0, L_0x5a640f816cd0;  alias, 1 drivers
v0x5a640f801ea0_0 .var "regWrite", 0 0;
v0x5a640f801f40_0 .net "rs1", 4 0, L_0x5a640f816da0;  alias, 1 drivers
v0x5a640f801fe0_0 .net "rs2", 4 0, L_0x5a640f816e40;  alias, 1 drivers
E_0x5a640f7b8970 .event edge, v0x5a640f801b80_0, v0x5a640f801440_0, v0x5a640f801500_0;
E_0x5a640f78fa50 .event edge, v0x5a640f801b80_0, v0x5a640f801710_0;
L_0x5a640f816af0 .part v0x5a640f803d30_0, 0, 7;
L_0x5a640f816b90 .part v0x5a640f803d30_0, 12, 3;
L_0x5a640f816c30 .part v0x5a640f803d30_0, 25, 7;
L_0x5a640f816cd0 .part v0x5a640f803d30_0, 7, 5;
L_0x5a640f816da0 .part v0x5a640f803d30_0, 15, 5;
L_0x5a640f816e40 .part v0x5a640f803d30_0, 20, 5;
S_0x5a640f802390 .scope module, "u_Counter" "Counter" 3 19, 6 1 0, S_0x5a640f793b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "out";
v0x5a640f8025e0_0 .net "clk", 0 0, v0x5a640f806660_0;  alias, 1 drivers
L_0x7cc323b86018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5a640f8026d0_0 .net "o", 31 0, L_0x7cc323b86018;  1 drivers
v0x5a640f802790_0 .var "out", 31 0;
v0x5a640f802880_0 .net "rst", 0 0, v0x5a640f8068b0_0;  alias, 1 drivers
E_0x5a640f7e63d0 .event posedge, v0x5a640f800820_0, v0x5a640f7ab6e0_0;
S_0x5a640f8029b0 .scope module, "u_DMI" "DMI" 3 86, 7 1 0, S_0x5a640f793b70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load";
    .port_info 1 /INPUT 6 "aluOP";
    .port_info 2 /OUTPUT 32 "load_data";
P_0x5a640f802b90 .param/l "loadByte" 1 7 6, C4<000000>;
P_0x5a640f802bd0 .param/l "loadByteUnsigned" 1 7 8, C4<000011>;
P_0x5a640f802c10 .param/l "loadHalf" 1 7 7, C4<000001>;
P_0x5a640f802c50 .param/l "loadHalfUnsigned" 1 7 9, C4<000100>;
P_0x5a640f802c90 .param/l "loadWord" 1 7 10, C4<000010>;
L_0x5a640f79f220 .functor BUFZ 32, v0x5a640f804540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a640f802fc0_0 .net "LB", 7 0, L_0x5a640f8173f0;  1 drivers
v0x5a640f8030c0_0 .net "LBU", 7 0, L_0x5a640f817530;  1 drivers
v0x5a640f8031a0_0 .net "LH", 15 0, L_0x5a640f817490;  1 drivers
v0x5a640f803290_0 .net "LHU", 15 0, L_0x5a640f8175d0;  1 drivers
v0x5a640f803370_0 .net "LW", 31 0, L_0x5a640f79f220;  1 drivers
v0x5a640f8034a0_0 .net "aluOP", 5 0, v0x5a640f801280_0;  alias, 1 drivers
v0x5a640f803560_0 .net "load", 31 0, v0x5a640f804540_0;  alias, 1 drivers
v0x5a640f803620_0 .var "load_data", 31 0;
E_0x5a640f7e5d40/0 .event edge, v0x5a640f801280_0, v0x5a640f802fc0_0, v0x5a640f8031a0_0, v0x5a640f8030c0_0;
E_0x5a640f7e5d40/1 .event edge, v0x5a640f803290_0, v0x5a640f803370_0;
E_0x5a640f7e5d40 .event/or E_0x5a640f7e5d40/0, E_0x5a640f7e5d40/1;
L_0x5a640f8173f0 .part v0x5a640f804540_0, 0, 8;
L_0x5a640f817490 .part v0x5a640f804540_0, 0, 16;
L_0x5a640f817530 .part v0x5a640f804540_0, 0, 8;
L_0x5a640f8175d0 .part v0x5a640f804540_0, 0, 16;
S_0x5a640f803780 .scope module, "u_RAM1" "RAM" 3 28, 8 1 0, S_0x5a640f793b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIN";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /INPUT 1 "readWrite";
    .port_info 4 /OUTPUT 32 "dataOUT";
v0x5a640f8039b0 .array "RAM", 31 0, 31 0;
v0x5a640f803a70_0 .net "address", 4 0, L_0x5a640f8169b0;  alias, 1 drivers
v0x5a640f803b50_0 .net "clk", 0 0, v0x5a640f806660_0;  alias, 1 drivers
v0x5a640f803c70_0 .net "dataIN", 31 0, v0x5a640f806720_0;  alias, 1 drivers
v0x5a640f803d30_0 .var "dataOUT", 31 0;
v0x5a640f803e40_0 .net "readWrite", 0 0, v0x5a640f806550_0;  alias, 1 drivers
S_0x5a640f803f80 .scope module, "u_RAM2" "RAM" 3 77, 8 1 0, S_0x5a640f793b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIN";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /INPUT 1 "readWrite";
    .port_info 4 /OUTPUT 32 "dataOUT";
v0x5a640f8041e0 .array "RAM", 31 0, 31 0;
v0x5a640f8042c0_0 .net "address", 4 0, L_0x5a640f817300;  1 drivers
v0x5a640f8043a0_0 .net "clk", 0 0, v0x5a640f806660_0;  alias, 1 drivers
v0x5a640f804470_0 .net "dataIN", 31 0, v0x5a640f800170_0;  alias, 1 drivers
v0x5a640f804540_0 .var "dataOUT", 31 0;
v0x5a640f804630_0 .net "readWrite", 0 0, v0x5a640f801ac0_0;  alias, 1 drivers
S_0x5a640f804790 .scope module, "u_alu" "alu" 3 69, 9 1 0, S_0x5a640f793b70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 32 "c";
v0x5a640f8049f0_0 .net "a", 31 0, L_0x5a640f817030;  alias, 1 drivers
v0x5a640f804af0_0 .net "b", 31 0, L_0x5a640f8171c0;  alias, 1 drivers
v0x5a640f804bd0_0 .var "c", 31 0;
v0x5a640f804cc0_0 .net "opcode", 5 0, v0x5a640f801280_0;  alias, 1 drivers
E_0x5a640f804970 .event edge, v0x5a640f801280_0, v0x5a640f8049f0_0, v0x5a640f804af0_0;
    .scope S_0x5a640f802390;
T_0 ;
    %wait E_0x5a640f7e63d0;
    %load/vec4 v0x5a640f802880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a640f802790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a640f802790_0;
    %load/vec4 v0x5a640f8026d0_0;
    %add;
    %assign/vec4 v0x5a640f802790_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a640f803780;
T_1 ;
    %wait E_0x5a640f7b84f0;
    %load/vec4 v0x5a640f803e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5a640f803a70_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5a640f8039b0, 4;
    %assign/vec4 v0x5a640f803d30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a640f803c70_0;
    %load/vec4 v0x5a640f803a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a640f8039b0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a640f800ca0;
T_2 ;
    %wait E_0x5a640f78fa50;
    %load/vec4 v0x5a640f801b80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a640f8015e0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x5a640f801710_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a640f801710_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a640f8015e0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x5a640f801710_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a640f801710_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a640f8015e0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5a640f801710_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a640f801710_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a640f8015e0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5a640f800ca0;
T_3 ;
    %wait E_0x5a640f7b8970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f801ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f801970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f801ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f801c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f801d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f801380_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f8018b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f8017f0_0, 0, 1;
    %load/vec4 v0x5a640f801b80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5a640f801440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.5 ;
    %load/vec4 v0x5a640f801500_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x5a640f801500_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801ea0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5a640f801440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.23 ;
    %load/vec4 v0x5a640f801500_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.27, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_3.28, 8;
T_3.27 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_3.28, 8;
 ; End of false expr.
    %blend;
T_3.28;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801c60_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5a640f801440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801c60_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5a640f801280_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f801c60_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a640f794d70;
T_4 ;
    %wait E_0x5a640f7b84f0;
    %load/vec4 v0x5a640f800820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a640f7e1f10_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5a640f7e1f10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5a640f7e1f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a640f800360, 0, 4;
    %load/vec4 v0x5a640f7e1f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a640f7e1f10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5a640f8002a0_0;
    %load/vec4 v0x5a640f79f340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5a640f800aa0_0;
    %load/vec4 v0x5a640f79f340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a640f800360, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5a640f794d70;
T_5 ;
    %wait E_0x5a640f7b90c0;
    %load/vec4 v0x5a640f8008e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x5a640f8008e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a640f800360, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x5a640f800090_0, 0, 32;
    %load/vec4 v0x5a640f8009c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x5a640f8009c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a640f800360, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x5a640f800170_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a640f804790;
T_6 ;
    %wait E_0x5a640f804970;
    %load/vec4 v0x5a640f804cc0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.0 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %add;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.1 ;
    %load/vec4 v0x5a640f8049f0_0;
    %ix/getv 4, v0x5a640f804af0_0;
    %shiftl 4;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.2 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.3 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.4 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %xor;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.5 ;
    %load/vec4 v0x5a640f8049f0_0;
    %ix/getv 4, v0x5a640f804af0_0;
    %shiftr 4;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.6 ;
    %load/vec4 v0x5a640f8049f0_0;
    %ix/getv 4, v0x5a640f804af0_0;
    %shiftr 4;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.7 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %or;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.8 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %and;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.9 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %add;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.10 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %sub;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.11 ;
    %load/vec4 v0x5a640f8049f0_0;
    %ix/getv 4, v0x5a640f804af0_0;
    %shiftl 4;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.12 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.26, 8;
T_6.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.26, 8;
 ; End of false expr.
    %blend;
T_6.26;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.13 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.28, 8;
T_6.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.28, 8;
 ; End of false expr.
    %blend;
T_6.28;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.14 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %xor;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.15 ;
    %load/vec4 v0x5a640f8049f0_0;
    %ix/getv 4, v0x5a640f804af0_0;
    %shiftr 4;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.16 ;
    %load/vec4 v0x5a640f8049f0_0;
    %ix/getv 4, v0x5a640f804af0_0;
    %shiftr 4;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.17 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %or;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.18 ;
    %load/vec4 v0x5a640f8049f0_0;
    %load/vec4 v0x5a640f804af0_0;
    %and;
    %store/vec4 v0x5a640f804bd0_0, 0, 32;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5a640f803f80;
T_7 ;
    %wait E_0x5a640f7b84f0;
    %load/vec4 v0x5a640f804630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5a640f8042c0_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5a640f8041e0, 4;
    %assign/vec4 v0x5a640f804540_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a640f804470_0;
    %load/vec4 v0x5a640f8042c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a640f8041e0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a640f8029b0;
T_8 ;
    %wait E_0x5a640f7e5d40;
    %load/vec4 v0x5a640f8034a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x5a640f802fc0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a640f802fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a640f803620_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x5a640f8031a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5a640f8031a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a640f803620_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a640f8030c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a640f803620_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a640f803290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a640f803620_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5a640f803370_0;
    %store/vec4 v0x5a640f803620_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5a640f794bb0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x5a640f806660_0;
    %inv;
    %store/vec4 v0x5a640f806660_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a640f794bb0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f806660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f8068b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f806550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f806810_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f8068b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a640f8068b0_0, 0, 1;
    %pushi/vec4 4194451, 0, 32;
    %store/vec4 v0x5a640f806720_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 5243155, 0, 32;
    %store/vec4 v0x5a640f806720_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1074856499, 0, 32;
    %store/vec4 v0x5a640f806720_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a640f806550_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5a640f794bb0;
T_11 ;
    %vpi_call 2 39 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a640f794bb0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
