/usr/local/microchip/Libero_SoC_v2024.1/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis  -sap  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/blinky_sd.sap  -otap  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/blinky_sd.tap  -omap  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/blinky_sd.map   -part MPFS025T  -package FCVG484  -grade STD    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/synlog/report/blinky_sd_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  blinky_sd  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/scratchproject.prs  -multisrs  -ovm  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/blinky_sd.vm   -freq 100.000   -tcl  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/designer/blinky_sd/synthesis.fdc  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/synwork/blinky_sd_prem.srd  -devicelib  /usr/local/microchip/Libero_SoC_v2024.1/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/syntmp/blinky_sd.plg  -osyn  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/blinky_sd.srm  -prjdir  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/  -prjname  blinky_sd_syn  -log  /home/lcwilch/Projects/PolarfireSoC_baremetal/Libero/000_Blinky/Blinky/synthesis/synlog/blinky_sd_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:/usr/local/microchip/Libero_SoC_v2024.1/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../blinky_sd.sap -otap ../blinky_sd.tap -omap ../blinky_sd.map -part MPFS025T -package FCVG484 -grade STD -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/blinky_sd_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module blinky_sd -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../blinky_sd.vm -freq 100.000 -tcl ../../designer/blinky_sd/synthesis.fdc ../synwork/blinky_sd_prem.srd -devicelib /usr/local/microchip/Libero_SoC_v2024.1/SynplifyPro/lib/generic/acg5.v -ologparam blinky_sd.plg -osyn ../blinky_sd.srm -prjdir ../ -prjname blinky_sd_syn -log ../synlog/blinky_sd_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:../blinky_sd.sap|io:o|time:1719057610|size:1102|exec:0|csum:
file:../blinky_sd.tap|io:o|time:0|size:-1|exec:0|csum:
file:../blinky_sd.map|io:o|time:1719057612|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1717466008|size:4530|exec:0|csum:
file:../blinky_sd.vm|io:o|time:1719057612|size:100775|exec:0|csum:
file:../../designer/blinky_sd/synthesis.fdc|io:i|time:1719057605|size:564|exec:0|csum:B779E6184BC6F78F17D8FA71C8F8B624
file:../synwork/blinky_sd_prem.srd|io:i|time:1719057610|size:184552|exec:0|csum:2DC443B62829F85F1BC207900C97E5AD
file:/usr/local/microchip/Libero_SoC_v2024.1/SynplifyPro/lib/generic/acg5.v|io:i|time:1704385578|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:blinky_sd.plg|io:o|time:1719057612|size:771|exec:0|csum:
file:../blinky_sd.srm|io:o|time:1719057612|size:5882|exec:0|csum:
file:../synlog/blinky_sd_fpga_mapper.srr|io:o|time:1719057612|size:23634|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2024.1/SynplifyPro/linux_a_64/m_generic|io:i|time:1704386892|size:124798152|exec:1|csum:BAC174A83CC18513EE59CA04EC0993C0
file:/usr/local/microchip/Libero_SoC_v2024.1/SynplifyPro/bin/m_generic|io:i|time:1704385796|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
