#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ff7410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2021e50 .scope module, "tb" "tb" 3 107;
 .timescale -12 -12;
L_0x1ff9830 .functor NOT 1, L_0x205e6e0, C4<0>, C4<0>, C4<0>;
L_0x205ddc0 .functor XOR 2, L_0x205e3d0, L_0x205e500, C4<00>, C4<00>;
L_0x1ff5f70 .functor XOR 2, L_0x205ddc0, L_0x205e5a0, C4<00>, C4<00>;
v0x204b730_0 .net *"_ivl_10", 1 0, L_0x205e5a0;  1 drivers
v0x204b830_0 .net *"_ivl_12", 1 0, L_0x1ff5f70;  1 drivers
v0x204b910_0 .net *"_ivl_2", 1 0, L_0x205e330;  1 drivers
v0x204b9d0_0 .net *"_ivl_4", 1 0, L_0x205e3d0;  1 drivers
v0x204bab0_0 .net *"_ivl_6", 1 0, L_0x205e500;  1 drivers
v0x204bbe0_0 .net *"_ivl_8", 1 0, L_0x205ddc0;  1 drivers
v0x204bcc0_0 .net "areset", 0 0, L_0x1ff5390;  1 drivers
v0x204bd60_0 .net "bump_left", 0 0, v0x20488e0_0;  1 drivers
v0x204be00_0 .net "bump_right", 0 0, v0x20489b0_0;  1 drivers
v0x204bea0_0 .var "clk", 0 0;
v0x204bf40_0 .var/2u "stats1", 223 0;
v0x204c020_0 .var/2u "strobe", 0 0;
v0x204c0e0_0 .net "tb_match", 0 0, L_0x205e6e0;  1 drivers
v0x204c180_0 .net "tb_mismatch", 0 0, L_0x1ff9830;  1 drivers
v0x204c220_0 .net "walk_left_dut", 0 0, L_0x205db90;  1 drivers
v0x204c2c0_0 .net "walk_left_ref", 0 0, L_0x205c7e0;  1 drivers
v0x204c360_0 .net "walk_right_dut", 0 0, L_0x205e0d0;  1 drivers
v0x204c400_0 .net "walk_right_ref", 0 0, L_0x205cab0;  1 drivers
v0x204c4a0_0 .net "wavedrom_enable", 0 0, v0x2048d10_0;  1 drivers
v0x204c570_0 .net "wavedrom_title", 511 0, v0x2048db0_0;  1 drivers
L_0x205e330 .concat [ 1 1 0 0], L_0x205cab0, L_0x205c7e0;
L_0x205e3d0 .concat [ 1 1 0 0], L_0x205cab0, L_0x205c7e0;
L_0x205e500 .concat [ 1 1 0 0], L_0x205e0d0, L_0x205db90;
L_0x205e5a0 .concat [ 1 1 0 0], L_0x205cab0, L_0x205c7e0;
L_0x205e6e0 .cmp/eeq 2, L_0x205e330, L_0x1ff5f70;
S_0x1ff07e0 .scope module, "good1" "reference_module" 3 154, 3 4 0, S_0x2021e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
P_0x2022470 .param/l "WL" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x20224b0 .param/l "WR" 0 3 12, +C4<00000000000000000000000000000001>;
v0x1ff9230_0 .net *"_ivl_0", 31 0, L_0x204c670;  1 drivers
L_0x7fea042230a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ff96b0_0 .net *"_ivl_11", 30 0, L_0x7fea042230a8;  1 drivers
L_0x7fea042230f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ff9940_0 .net/2u *"_ivl_12", 31 0, L_0x7fea042230f0;  1 drivers
L_0x7fea04223018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ff5400_0 .net *"_ivl_3", 30 0, L_0x7fea04223018;  1 drivers
L_0x7fea04223060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ff5640_0 .net/2u *"_ivl_4", 31 0, L_0x7fea04223060;  1 drivers
v0x1ff5900_0 .net *"_ivl_8", 31 0, L_0x205c970;  1 drivers
v0x1ff60c0_0 .net "areset", 0 0, L_0x1ff5390;  alias, 1 drivers
v0x2047490_0 .net "bump_left", 0 0, v0x20488e0_0;  alias, 1 drivers
v0x2047550_0 .net "bump_right", 0 0, v0x20489b0_0;  alias, 1 drivers
v0x20476a0_0 .net "clk", 0 0, v0x204bea0_0;  1 drivers
v0x2047760_0 .var "next", 0 0;
v0x2047820_0 .var "state", 0 0;
v0x20478e0_0 .net "walk_left", 0 0, L_0x205c7e0;  alias, 1 drivers
v0x20479a0_0 .net "walk_right", 0 0, L_0x205cab0;  alias, 1 drivers
E_0x2003c50 .event posedge, v0x1ff60c0_0, v0x20476a0_0;
E_0x2003c90 .event anyedge, v0x2047820_0, v0x2047490_0, v0x2047550_0;
L_0x204c670 .concat [ 1 31 0 0], v0x2047820_0, L_0x7fea04223018;
L_0x205c7e0 .cmp/eq 32, L_0x204c670, L_0x7fea04223060;
L_0x205c970 .concat [ 1 31 0 0], v0x2047820_0, L_0x7fea042230a8;
L_0x205cab0 .cmp/eq 32, L_0x205c970, L_0x7fea042230f0;
S_0x2047b20 .scope module, "stim1" "stimulus_gen" 3 148, 3 35 0, S_0x2021e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0x1ff5390 .functor BUFZ 1, v0x2048b80_0, C4<0>, C4<0>, C4<0>;
v0x2048840_0 .net "areset", 0 0, L_0x1ff5390;  alias, 1 drivers
v0x20488e0_0 .var "bump_left", 0 0;
v0x20489b0_0 .var "bump_right", 0 0;
v0x2048ab0_0 .net "clk", 0 0, v0x204bea0_0;  alias, 1 drivers
v0x2048b80_0 .var "reset", 0 0;
v0x2048c70_0 .net "tb_match", 0 0, L_0x205e6e0;  alias, 1 drivers
v0x2048d10_0 .var "wavedrom_enable", 0 0;
v0x2048db0_0 .var "wavedrom_title", 511 0;
E_0x2029de0/0 .event negedge, v0x20476a0_0;
E_0x2029de0/1 .event posedge, v0x20476a0_0;
E_0x2029de0 .event/or E_0x2029de0/0, E_0x2029de0/1;
S_0x2047de0 .scope task, "reset_test" "reset_test" 3 47, 3 47 0, S_0x2047b20;
 .timescale -12 -12;
v0x2048080_0 .var/2u "arfail", 0 0;
v0x2048160_0 .var "async", 0 0;
v0x2048220_0 .var/2u "datafail", 0 0;
v0x20482c0_0 .var/2u "srfail", 0 0;
E_0x202a100 .event posedge, v0x20476a0_0;
E_0x2048020 .event negedge, v0x20476a0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x202a100;
    %wait E_0x202a100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2048b80_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x202a100;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x2048020;
    %load/vec4 v0x2048c70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2048220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2048b80_0, 0;
    %wait E_0x202a100;
    %load/vec4 v0x2048c70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2048080_0, 0, 1;
    %wait E_0x202a100;
    %load/vec4 v0x2048c70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20482c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2048b80_0, 0;
    %load/vec4 v0x20482c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 61 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2048080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2048160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2048220_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2048160_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 63 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2048380 .scope task, "wavedrom_start" "wavedrom_start" 3 74, 3 74 0, S_0x2047b20;
 .timescale -12 -12;
v0x2048580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2048660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 77, 3 77 0, S_0x2047b20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2048f70 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x2021e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
P_0x2049150 .param/l "WL" 0 4 10, +C4<00000000000000000000000000000000>;
P_0x2049190 .param/l "WR" 0 4 11, +C4<00000000000000000000000000000001>;
L_0x1ff55d0 .functor AND 1, L_0x205cdb0, v0x20488e0_0, C4<1>, C4<1>;
L_0x1ff5830 .functor AND 1, L_0x205d150, v0x20489b0_0, C4<1>, C4<1>;
v0x2049370_0 .net *"_ivl_0", 31 0, L_0x205cc70;  1 drivers
L_0x7fea042231c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2049450_0 .net/2u *"_ivl_10", 31 0, L_0x7fea042231c8;  1 drivers
v0x2049530_0 .net *"_ivl_12", 31 0, L_0x205cfd0;  1 drivers
L_0x7fea04223210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2049620_0 .net *"_ivl_15", 30 0, L_0x7fea04223210;  1 drivers
L_0x7fea04223258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2049700_0 .net/2u *"_ivl_16", 31 0, L_0x7fea04223258;  1 drivers
v0x2049830_0 .net *"_ivl_18", 0 0, L_0x205d150;  1 drivers
v0x20498f0_0 .net *"_ivl_21", 0 0, L_0x1ff5830;  1 drivers
L_0x7fea042232a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20499b0_0 .net/2u *"_ivl_22", 31 0, L_0x7fea042232a0;  1 drivers
v0x2049a90_0 .net *"_ivl_24", 31 0, L_0x205d350;  1 drivers
L_0x7fea042232e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2049b70_0 .net *"_ivl_27", 30 0, L_0x7fea042232e8;  1 drivers
v0x2049c50_0 .net *"_ivl_28", 31 0, L_0x205d420;  1 drivers
L_0x7fea04223138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2049d30_0 .net *"_ivl_3", 30 0, L_0x7fea04223138;  1 drivers
v0x2049e10_0 .net *"_ivl_30", 31 0, L_0x205d5f0;  1 drivers
v0x2049ef0_0 .net *"_ivl_34", 31 0, L_0x205d8c0;  1 drivers
L_0x7fea04223330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2049fd0_0 .net *"_ivl_37", 30 0, L_0x7fea04223330;  1 drivers
L_0x7fea04223378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x204a0b0_0 .net/2u *"_ivl_38", 31 0, L_0x7fea04223378;  1 drivers
L_0x7fea04223180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x204a190_0 .net/2u *"_ivl_4", 31 0, L_0x7fea04223180;  1 drivers
v0x204a270_0 .net *"_ivl_40", 0 0, L_0x205d9f0;  1 drivers
L_0x7fea042233c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x204a330_0 .net/2u *"_ivl_42", 0 0, L_0x7fea042233c0;  1 drivers
L_0x7fea04223408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x204a410_0 .net/2u *"_ivl_44", 0 0, L_0x7fea04223408;  1 drivers
v0x204a4f0_0 .net *"_ivl_48", 31 0, L_0x205dd20;  1 drivers
L_0x7fea04223450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x204a5d0_0 .net *"_ivl_51", 30 0, L_0x7fea04223450;  1 drivers
L_0x7fea04223498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x204a6b0_0 .net/2u *"_ivl_52", 31 0, L_0x7fea04223498;  1 drivers
v0x204a790_0 .net *"_ivl_54", 0 0, L_0x205df90;  1 drivers
L_0x7fea042234e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x204a850_0 .net/2u *"_ivl_56", 0 0, L_0x7fea042234e0;  1 drivers
L_0x7fea04223528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x204a930_0 .net/2u *"_ivl_58", 0 0, L_0x7fea04223528;  1 drivers
v0x204aa10_0 .net *"_ivl_6", 0 0, L_0x205cdb0;  1 drivers
v0x204aad0_0 .net *"_ivl_9", 0 0, L_0x1ff55d0;  1 drivers
v0x204ab90_0 .net "areset", 0 0, L_0x1ff5390;  alias, 1 drivers
v0x204ac30_0 .net "bump_left", 0 0, v0x20488e0_0;  alias, 1 drivers
v0x204ad20_0 .net "bump_right", 0 0, v0x20489b0_0;  alias, 1 drivers
v0x204ae10_0 .net "clk", 0 0, v0x204bea0_0;  alias, 1 drivers
v0x204af00_0 .net "next_state", 0 0, L_0x205d780;  1 drivers
v0x204b1d0_0 .var "state", 0 0;
v0x204b290_0 .net "walk_left", 0 0, L_0x205db90;  alias, 1 drivers
v0x204b350_0 .net "walk_right", 0 0, L_0x205e0d0;  alias, 1 drivers
L_0x205cc70 .concat [ 1 31 0 0], v0x204b1d0_0, L_0x7fea04223138;
L_0x205cdb0 .cmp/eq 32, L_0x205cc70, L_0x7fea04223180;
L_0x205cfd0 .concat [ 1 31 0 0], v0x204b1d0_0, L_0x7fea04223210;
L_0x205d150 .cmp/eq 32, L_0x205cfd0, L_0x7fea04223258;
L_0x205d350 .concat [ 1 31 0 0], v0x204b1d0_0, L_0x7fea042232e8;
L_0x205d420 .functor MUXZ 32, L_0x205d350, L_0x7fea042232a0, L_0x1ff5830, C4<>;
L_0x205d5f0 .functor MUXZ 32, L_0x205d420, L_0x7fea042231c8, L_0x1ff55d0, C4<>;
L_0x205d780 .part L_0x205d5f0, 0, 1;
L_0x205d8c0 .concat [ 1 31 0 0], v0x204b1d0_0, L_0x7fea04223330;
L_0x205d9f0 .cmp/eq 32, L_0x205d8c0, L_0x7fea04223378;
L_0x205db90 .functor MUXZ 1, L_0x7fea04223408, L_0x7fea042233c0, L_0x205d9f0, C4<>;
L_0x205dd20 .concat [ 1 31 0 0], v0x204b1d0_0, L_0x7fea04223450;
L_0x205df90 .cmp/eq 32, L_0x205dd20, L_0x7fea04223498;
L_0x205e0d0 .functor MUXZ 1, L_0x7fea04223528, L_0x7fea042234e0, L_0x205df90, C4<>;
S_0x204b510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 172, 3 172 0, S_0x2021e50;
 .timescale -12 -12;
E_0x20039e0 .event anyedge, v0x204c020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x204c020_0;
    %nor/r;
    %assign/vec4 v0x204c020_0, 0;
    %wait E_0x20039e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2047b20;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2048b80_0, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x20488e0_0, 0;
    %assign/vec4 v0x20489b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2048160_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2047de0;
    %join;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x202a100;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x20488e0_0, 0;
    %assign/vec4 v0x20489b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x202a100;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x20488e0_0, 0;
    %assign/vec4 v0x20489b0_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x202a100;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2048660;
    %join;
    %wait E_0x202a100;
    %pushi/vec4 200, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2029de0;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x20488e0_0, 0;
    %assign/vec4 v0x20489b0_0, 0;
    %vpi_func 3 99 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x2048b80_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ff07e0;
T_5 ;
Ewait_0 .event/or E_0x2003c90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2047820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x2047490_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0x2047760_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x2047550_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0x2047760_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ff07e0;
T_6 ;
    %wait E_0x2003c50;
    %load/vec4 v0x1ff60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2047820_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2047760_0;
    %assign/vec4 v0x2047820_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2048f70;
T_7 ;
    %wait E_0x2003c50;
    %load/vec4 v0x204ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x204b1d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x204af00_0;
    %assign/vec4 v0x204b1d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2021e50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x204bea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x204c020_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2021e50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x204bea0_0;
    %inv;
    %store/vec4 v0x204bea0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2021e50;
T_10 ;
    %vpi_call/w 3 140 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 141 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2048ab0_0, v0x204c180_0, v0x204bea0_0, v0x204bcc0_0, v0x204bd60_0, v0x204be00_0, v0x204c2c0_0, v0x204c220_0, v0x204c400_0, v0x204c360_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2021e50;
T_11 ;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 181 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 182 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 183 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 184 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 186 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 187 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 188 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2021e50;
T_12 ;
    %wait E_0x2029de0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x204bf40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x204bf40_0, 4, 32;
    %load/vec4 v0x204c0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 199 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x204bf40_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x204bf40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x204bf40_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x204c2c0_0;
    %load/vec4 v0x204c2c0_0;
    %load/vec4 v0x204c220_0;
    %xor;
    %load/vec4 v0x204c2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x204bf40_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x204bf40_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x204c400_0;
    %load/vec4 v0x204c400_0;
    %load/vec4 v0x204c360_0;
    %xor;
    %load/vec4 v0x204c400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x204bf40_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x204bf40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x204bf40_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/lemmings1/lemmings1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/lemmings1/iter0/response28/top_module.sv";
