INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/cic_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_filter
WARNING: [VRFC 10-3380] identifier 'fir_filter_output' is used before its declaration [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/cic_filter.v:131]
WARNING: [VRFC 10-3380] identifier 'fir_filter_output' is used before its declaration [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/cic_filter.v:155]
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/fir_filter.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/fir_filter.sv:1]
INFO: [VRFC 10-311] analyzing module fir_filter
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/cic_filter_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/cic_filter_tb.v:1]
INFO: [VRFC 10-311] analyzing module cic_filter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/CIC/Interpolation/FPGA/Verilog/cic_filter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
