synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sat Apr 06 05:27:31 2024


Command Line:  synthesis -f alu_fetch_implAluFetch_lattice.synproj -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Cassandra/Desktop/Arqui2/implAluFetch (searchpath added)
-p C:/Users/Cassandra/Desktop/Arqui2 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/AdderSub12.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/alu.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/divi6.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/FA.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/multi6.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/registro24.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/ROM.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/bcdDisplay.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/binarioBCD.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/alu_fetch1.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/Universales.vhd
NGD file = alu_fetch_implAluFetch.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(143): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(166): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: Setting alu_fetch as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Cassandra/Desktop/Arqui2/implAluFetch". VHDL-1504
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/addersub12.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(4): analyzing entity add_sub_12. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(12): analyzing architecture a_add_sub_12. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(28): actual for formal port b is neither a static name nor a globally static expression. VHDL-1443
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(4): analyzing entity alu. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(13): analyzing architecture a_alu. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(13): overwriting existing secondary unit a_alu. VHDL-1178
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/divi6.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/divi6.vhd(4): analyzing entity divi6. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/divi6.vhd(12): analyzing architecture a_divi6. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/fa.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(4): analyzing entity fa. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(10): analyzing architecture a_fa. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/multi6.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(4): analyzing entity multi6. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(10): analyzing architecture a_multi6. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/registro24.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/registro24.vhd(4): analyzing entity registro24. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/registro24.vhd(13): analyzing architecture a_registro24. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rom.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(16): analyzing architecture a_rom. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/bcddisplay.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(4): analyzing entity bcddisplay. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(13): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/binariobcd.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(6): analyzing entity bin2bcd. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd. VHDL-1481
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(6): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(10): analyzing entity alu_fetch. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(20): analyzing architecture behavior. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(122): actual for formal port data_in is neither a static name nor a globally static expression. VHDL-1443
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(20): overwriting existing secondary unit behavior. VHDL-1178
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/universales.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(4): analyzing entity universales. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/addersub12.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(4): analyzing entity add_sub_12. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(12): analyzing architecture a_add_sub_12. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(28): actual for formal port b is neither a static name nor a globally static expression. VHDL-1443
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(4): analyzing entity alu. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(13): analyzing architecture a_alu. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/divi6.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/divi6.vhd(4): analyzing entity divi6. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/divi6.vhd(12): analyzing architecture a_divi6. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/fa.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(4): analyzing entity fa. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(10): analyzing architecture a_fa. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/multi6.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(4): analyzing entity multi6. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(10): analyzing architecture a_multi6. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/registro24.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/registro24.vhd(4): analyzing entity registro24. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/registro24.vhd(13): analyzing architecture a_registro24. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rom.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(16): analyzing architecture a_rom. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/bcddisplay.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(4): analyzing entity bcddisplay. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(13): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/binariobcd.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(6): analyzing entity bin2bcd. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd. VHDL-1481
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(6): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(10): analyzing entity alu_fetch. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(20): analyzing architecture behavior. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(122): actual for formal port data_in is neither a static name nor a globally static expression. VHDL-1443
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/universales.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(4): analyzing entity universales. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
WARNING - synthesis: Net subtraction_counter[11] has following drivers :
WARNING - synthesis: Net subtraction_counter[10] has following drivers :
WARNING - synthesis: Net subtraction_counter[9] has following drivers :
WARNING - synthesis: Net subtraction_counter[8] has following drivers :
WARNING - synthesis: Net subtraction_counter[7] has following drivers :
WARNING - synthesis: Net subtraction_counter[6] has following drivers :
WARNING - synthesis: Net subtraction_counter[5] has following drivers :
WARNING - synthesis: Net subtraction_counter[4] has following drivers :
WARNING - synthesis: Net subtraction_counter[3] has following drivers :
WARNING - synthesis: Net subtraction_counter[2] has following drivers :
WARNING - synthesis: Net subtraction_counter[1] has following drivers :
WARNING - synthesis: Net subtraction_counter[0] has following drivers :
WARNING - synthesis: Net operation_complete has following drivers :
WARNING - synthesis: Net n239 has following drivers :
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(143): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(166): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: Net subtraction_counter[11] has following drivers :
WARNING - synthesis: Net subtraction_counter[10] has following drivers :
WARNING - synthesis: Net subtraction_counter[9] has following drivers :
WARNING - synthesis: Net subtraction_counter[8] has following drivers :
WARNING - synthesis: Net subtraction_counter[7] has following drivers :
WARNING - synthesis: Net subtraction_counter[6] has following drivers :
WARNING - synthesis: Net subtraction_counter[5] has following drivers :
WARNING - synthesis: Net subtraction_counter[4] has following drivers :
WARNING - synthesis: Net subtraction_counter[3] has following drivers :
WARNING - synthesis: Net subtraction_counter[2] has following drivers :
WARNING - synthesis: Net subtraction_counter[1] has following drivers :
WARNING - synthesis: Net subtraction_counter[0] has following drivers :
WARNING - synthesis: Net operation_complete has following drivers :
WARNING - synthesis: Net n239 has following drivers :
unit alu_fetch is not yet analyzed. VHDL-1485
c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(10): executing alu_fetch(behavior)

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(83): using initial value "UUUUUUUUUUUUUU" for q since it is never assigned. VHDL-1303
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(143): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(166): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(172): ir_out should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(187): ir_out should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(188): ir_out should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(193): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(18): replacing existing netlist alu_fetch(behavior). VHDL-1205
Top module name (VHDL): alu_fetch
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = alu_fetch.
@Inferred RAM (selector_1__I_0) from primitives

WARNING - synthesis: I/O Port stop_run 's net has no driver and is unused.
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i1 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i2 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i3 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i4 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i5 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i6 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i7 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i8 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i9 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i10 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i11 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i12 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i13 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i14 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i15 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i16 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i17 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i18 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i19 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i20 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i21 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i22 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i23 gate is stuck at One

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/universales.vhd(50): Transparent Latch \RPG/data_out_23__I_0_i24 gate is stuck at One

WARNING - synthesis: Bit 23 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 22 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 21 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 20 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 19 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 18 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 17 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 16 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 15 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 14 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 13 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 12 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 11 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 10 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 9 of Register \PC/registro is stuck at Zero
WARNING - synthesis: Bit 8 of Register \PC/registro is stuck at Zero
INFO - synthesis: Extracted state machine for register 'state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 000 -> 00000001

 001 -> 00000010

 010 -> 00000100

 011 -> 00001000

 100 -> 00010000

 101 -> 00100000

 110 -> 01000000

 111 -> 10000000




WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(193): Latch rpg_in_23__I_0_i17 input is stuck at Zero

WARNING - synthesis: Bit 6 of Register \millar/DISPLAY is stuck at Zero
WARNING - synthesis: Bit 2 of Register \millar/DISPLAY is stuck at One
WARNING - synthesis: Bit 1 of Register \millar/DISPLAY is stuck at One
WARNING - synthesis: Bit 6 of Register \unidades/DISPLAY is stuck at Zero
WARNING - synthesis: Bit 5 of Register \unidades/DISPLAY is stuck at One
WARNING - synthesis: Bit 4 of Register \unidades/DISPLAY is stuck at One
WARNING - synthesis: Bit 3 of Register \unidades/DISPLAY is stuck at One
WARNING - synthesis: Bit 2 of Register \unidades/DISPLAY is stuck at One
WARNING - synthesis: Bit 1 of Register \unidades/DISPLAY is stuck at One
WARNING - synthesis: Bit 0 of Register \unidades/DISPLAY is stuck at One
WARNING - synthesis: Bit 6 of Register \centenas/DISPLAY is stuck at Zero
WARNING - synthesis: Bit 1 of Register \centenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 5 of Register \millar/DISPLAY is stuck at One
WARNING - synthesis: Bit 6 of Register \decenas/DISPLAY is stuck at Zero
WARNING - synthesis: Bit 5 of Register \decenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 4 of Register \decenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 3 of Register \decenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 2 of Register \decenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 1 of Register \decenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 0 of Register \decenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 5 of Register \centenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 4 of Register \centenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 3 of Register \centenas/DISPLAY is stuck at One
WARNING - synthesis: Bit 2 of Register \centenas/DISPLAY is stuck at One
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \RPG/selector_1__I_0 to 6 Distributed blocks in SINGLE_PORT Mode

WARNING - synthesis: I/O Port stop_run 's net has no driver and is unused.
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch1.vhd(161): Register display_i0_i7 is stuck at Zero. VDB-5013
GSR instance connected to net n1906.
WARNING - synthesis: Initial value found on instance temp_control_i0 will be ignored.
Duplicate register/latch removal. display_i0_i1 is a one-to-one match with display_i0_i6.
Duplicate register/latch removal. display_i0_i5 is a one-to-one match with display_i0_i1.
Duplicate register/latch removal. display_i0_i4 is a one-to-one match with display_i0_i5.
Duplicate register/latch removal. display_i0_i3 is a one-to-one match with display_i0_i4.
Duplicate register/latch removal. display_i0_i2 is a one-to-one match with display_i0_i3.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in alu_fetch_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'stop_run' has no load.
WARNING - synthesis: input pad net 'stop_run' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file alu_fetch_implAluFetch.ngd.

################### Begin Area Report (alu_fetch)######################
Number of register bits => 121 of 7209 (1 % )
CCU2D => 12
FD1P3AX => 6
FD1P3IX => 25
FD1S1I => 18
FD1S3AX => 47
FD1S3AY => 1
FD1S3IX => 24
GSR => 1
IB => 9
LUT4 => 31
OB => 35
PDPW8KC => 2
SPR16X4C => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("26.60")(1,5) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk, loads : 105
  Net : rpg_in_23__N_36, loads : 18
Clock Enable Nets
Number of Clock Enables: 4
Top 4 highest fanout Clock Enables:
  Net : clk_enable_31, loads : 26
  Net : clk_enable_27, loads : 23
  Net : clk_enable_30, loads : 8
  Net : clk_enable_20, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_enable_31, loads : 26
  Net : n1913, loads : 24
  Net : clk_enable_27, loads : 23
  Net : n1907, loads : 18
  Net : clk_enable_30, loads : 8
  Net : display_c_1, loads : 6
  Net : temp_control_2, loads : 6
  Net : temp_control_1, loads : 6
  Net : temp_control_0, loads : 6
  Net : rpg_sel_1, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   85.324 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 91.188  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.688  secs
--------------------------------------------------------------
