# Veriolog Simulation Timing

When do the values of things actually change during simulation?

## Topics:

- timescale
- default_nettype
- reg
- wire
- assign
- & ^ (binary operators)
- and(), or()
- initial (process blocks)
- begin / end
- blocking assignment 
- # (timing control)
- $display
- $time
- $finish
