Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 19 21:31:01 2024
| Host         : DESKTOP-L18CUH1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_system_control_sets_placed.rpt
| Design       : top_system
| Device       : xc7a100ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |              46 |           22 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |             165 |           49 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+-------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                        | U_DISP/AND_70[7]_i_1_n_0      |                1 |              1 |
|  CLK_IBUF_BUFG |                                        | U_DISP/CntOut[0]              |                1 |              1 |
|  CLK_IBUF_BUFG | U_OLED/FSM_onehot_std_2_reg_n_0_[1]    | RST_IBUF                      |                1 |              1 |
|  CLK_IBUF_BUFG | U_OLED/BUSY_i_1_n_0                    | RST_IBUF                      |                1 |              1 |
|  CLK_IBUF_BUFG | U_OLED/RES_i_1_n_0                     | RST_IBUF                      |                1 |              1 |
|  CLK_IBUF_BUFG | u_rx/error_recep_i_1_n_0               |                               |                1 |              1 |
| ~CLK_IBUF_BUFG |                                        | RST_IBUF                      |                1 |              1 |
|  CLK_IBUF_BUFG |                                        | U_DISP/CntOut[2]              |                1 |              2 |
|  CLK_IBUF_BUFG | U_OLED/VAL_TIME_3                      | RST_IBUF                      |                1 |              3 |
|  CLK_IBUF_BUFG |                                        | U_DISP/CntOut[1]              |                2 |              4 |
|  CLK_IBUF_BUFG |                                        | U_OLED/cnt_ADDR_cfg_reg__0[5] |                1 |              4 |
|  CLK_IBUF_BUFG | U_OLED/cnt_cmd_glob                    | RST_IBUF                      |                2 |              4 |
|  CLK_IBUF_BUFG | u_rx/CntM_Cnt[3]_i_1_n_0               | RST_IBUF                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_SPI/CntOut_Out[3]_i_1_n_0            |                               |                1 |              4 |
|  CLK_IBUF_BUFG | U_SPI/CntOut0                          | RST_IBUF                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_OLED/FSM_onehot_state_cfg[4]_i_1_n_0 | RST_IBUF                      |                2 |              5 |
|  CLK_IBUF_BUFG | u_rx/PR_FC                             | RST_IBUF                      |                2 |              6 |
|  CLK_IBUF_BUFG | U_SPI/BUSY                             | RST_IBUF                      |                2 |              6 |
|  CLK_IBUF_BUFG | U_OLED/cnt_ADDR_cfg                    | RST_IBUF                      |                2 |              7 |
|  CLK_IBUF_BUFG | U_OLED/cnt_msg[6]_i_1_n_0              | RST_IBUF                      |                2 |              7 |
|  CLK_IBUF_BUFG | U_OLED/FSM_onehot_std_2[7]_i_1_n_0     | RST_IBUF                      |                1 |              8 |
|  CLK_IBUF_BUFG | u_rx/dato_rx[7]_i_1_n_0                | RST_IBUF                      |                1 |              8 |
|  CLK_IBUF_BUFG | U_OLED/DATA_TX_OK                      | RST_IBUF                      |                4 |              9 |
|  CLK_IBUF_BUFG | U_OLED/E[0]                            | RST_IBUF                      |                3 |              9 |
|  CLK_IBUF_BUFG |                                        |                               |                6 |             14 |
|  CLK_IBUF_BUFG | u_rx/RDB_Out[10]_i_1_n_0               | RST_IBUF                      |                4 |             15 |
|  CLK_IBUF_BUFG | u_rx/PR_FC_reg_n_0                     | RST_IBUF                      |                5 |             15 |
|  CLK_IBUF_BUFG | U_OLED/cnt_pix[9]_i_1_n_0              | RST_IBUF                      |                6 |             20 |
|  CLK_IBUF_BUFG | u_rx/DATO_RX_OK                        | RST_IBUF                      |                7 |             32 |
|  CLK_IBUF_BUFG |                                        | RST_IBUF                      |               21 |             45 |
+----------------+----------------------------------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     6 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                     2 |
| 9      |                     2 |
| 14     |                     1 |
| 15     |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


