

================================================================
== Vitis HLS Report for 'ctr_encrypt_Pipeline_loop_ctr_xor_block2'
================================================================
* Date:           Fri Dec  9 00:45:35 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_xor_block  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_14_fu_88_p2                      |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_82_p2                 |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |block_r_d0                         |       xor|   0|  0|   8|           8|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  58|          81|          78|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_7_fu_28                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |block_addr_reg_121       |  4|   0|    4|          0|
    |i_7_fu_28                |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_loop_ctr_xor_block2|  return value|
|select_ln23_2         |   in|   64|     ap_none|                             select_ln23_2|        scalar|
|block_nonce_address0  |  out|    4|   ap_memory|                               block_nonce|         array|
|block_nonce_ce0       |  out|    1|   ap_memory|                               block_nonce|         array|
|block_nonce_q0        |   in|    8|   ap_memory|                               block_nonce|         array|
|block_r_address0      |  out|    4|   ap_memory|                                   block_r|         array|
|block_r_ce0           |  out|    1|   ap_memory|                                   block_r|         array|
|block_r_we0           |  out|    1|   ap_memory|                                   block_r|         array|
|block_r_d0            |  out|    8|   ap_memory|                                   block_r|         array|
|block_r_address1      |  out|    4|   ap_memory|                                   block_r|         array|
|block_r_ce1           |  out|    1|   ap_memory|                                   block_r|         array|
|block_r_q1            |   in|    8|   ap_memory|                                   block_r|         array|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 5 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln23_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %select_ln23_2"   --->   Operation 6 'read' 'select_ln23_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_7"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.2"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i5 %i_7" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7_cast = zext i5 %i" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 10 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.77ns)   --->   "%icmp_ln50 = icmp_eq  i64 %i_7_cast, i64 %select_ln23_2_read" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 12 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%i_14 = add i5 %i, i5 1" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 13 'add' 'i_14' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.body.i.2.split, void %_ZN6crypto8Pynqrypt13ctr_xor_blockEPhmS1_.exit.2.loopexit.exitStub" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 14 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%block_nonce_addr = getelementptr i8 %block_nonce, i64 0, i64 %i_7_cast" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 15 'getelementptr' 'block_nonce_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%block_nonce_load = load i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 16 'load' 'block_nonce_load' <Predicate = (!icmp_ln50)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%block_addr = getelementptr i8 %block_r, i64 0, i64 %i_7_cast" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 17 'getelementptr' 'block_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%block_load = load i4 %block_addr" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 18 'load' 'block_load' <Predicate = (!icmp_ln50)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln50 = store i5 %i_14, i5 %i_7" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 19 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 20 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%block_nonce_load = load i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 21 'load' 'block_nonce_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%block_load = load i4 %block_addr" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 22 'load' 'block_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.99ns)   --->   "%xor_ln51 = xor i8 %block_load, i8 %block_nonce_load" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 23 'xor' 'xor_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln51 = store i8 %xor_ln51, i4 %block_addr" [hw-impl/src/pynqrypt.cpp:51]   --->   Operation 24 'store' 'store_ln51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body.i.2" [hw-impl/src/pynqrypt.cpp:50]   --->   Operation 25 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln23_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_nonce]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_7                (alloca       ) [ 010]
select_ln23_2_read (read         ) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
i                  (load         ) [ 000]
i_7_cast           (zext         ) [ 000]
specpipeline_ln0   (specpipeline ) [ 000]
icmp_ln50          (icmp         ) [ 010]
i_14               (add          ) [ 000]
br_ln50            (br           ) [ 000]
block_nonce_addr   (getelementptr) [ 011]
block_addr         (getelementptr) [ 011]
store_ln50         (store        ) [ 000]
specloopname_ln50  (specloopname ) [ 000]
block_nonce_load   (load         ) [ 000]
block_load         (load         ) [ 000]
xor_ln51           (xor          ) [ 000]
store_ln51         (store        ) [ 000]
br_ln50            (br           ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln23_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln23_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_nonce">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_nonce"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_r"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="i_7_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="select_ln23_2_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln23_2_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="block_nonce_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="5" slack="0"/>
<pin id="42" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="4" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_nonce_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="block_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="5" slack="0"/>
<pin id="55" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="1"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="0" slack="0"/>
<pin id="63" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="64" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="66" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="block_load/1 store_ln51/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_7_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln50_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_14_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln50_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="xor_ln51_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln51/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_7_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="116" class="1005" name="block_nonce_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_nonce_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="block_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="22" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="67"><net_src comp="51" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="81"><net_src comp="76" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="32" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="73" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="58" pin="7"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="45" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="99" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="109"><net_src comp="28" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="119"><net_src comp="38" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="124"><net_src comp="51" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="58" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_r | {2 }
 - Input state : 
	Port: ctr_encrypt_Pipeline_loop_ctr_xor_block2 : select_ln23_2 | {1 }
	Port: ctr_encrypt_Pipeline_loop_ctr_xor_block2 : block_nonce | {1 2 }
	Port: ctr_encrypt_Pipeline_loop_ctr_xor_block2 : block_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		i_7_cast : 2
		icmp_ln50 : 3
		i_14 : 2
		br_ln50 : 4
		block_nonce_addr : 3
		block_nonce_load : 4
		block_addr : 3
		block_load : 4
		store_ln50 : 3
	State 2
		xor_ln51 : 1
		store_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln50_fu_82        |    0    |    29   |
|----------|-------------------------------|---------|---------|
|    add   |           i_14_fu_88          |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    xor   |         xor_ln51_fu_99        |    0    |    8    |
|----------|-------------------------------|---------|---------|
|   read   | select_ln23_2_read_read_fu_32 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         i_7_cast_fu_76        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    50   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   block_addr_reg_121   |    4   |
|block_nonce_addr_reg_116|    4   |
|       i_7_reg_106      |    5   |
+------------------------+--------+
|          Total         |   13   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_58 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   13   |   68   |
+-----------+--------+--------+--------+
