[{"name": "\u8b1d\u5fe0\u5065", "email": "shieh@ttu.edu.tw", "latestUpdate": "2008-10-17 11:44:39", "objective": "\u5e03\u6797\u4ee3\u6578\u8207\u908f\u8f2f\u9598\uff0c\u7d44\u5408\u908f\u8f2f\uff0c\u7b97\u8853\u6f14\u7b97\u908f\u8f2f\uff0c\u540c\u6b65\u5faa\u5e8f\u908f\r\n\u8f2f\uff0c\u6f14\u7e79\u72c0\u614b\u6a5f\uff0c\u975e\u540c\u6b65\u5faa\u5e8f\u908f\u8f2f\u3002", "schedule": "1. Digital Systems and Binary Numbers\r\n2. Boolean Algebra and Logic Gates\r\n3. Gate Level Minimization\r\n4. Combinational Logic\r\n5. Synchronous Sequential Logic\r\n6. Registers and Counters\r\n7. Memory and Programmable Logic\r\n8. Asynchronous Sequential Logic", "scorePolicy": "\u5e73\u6642\u6210\u7e3e: 40 % \u542b\u4f5c\u696d\u8207\u5c0f\u8003\r\n\u671f\u4e2d\u8003  : 30 %\r\n\u671f\u672b\u8003  : 30 %", "materials": "TextBook:\r\n  Digital Design, 4th Edition, M. Mano & M. Ciletti, Prenhall 2007\r\nReference:\r\n  Fundamentals of Digital Logic with Verilog Design, S.Brown, McGraw", "foreignLanguageTextbooks": false}]