<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: minimal &amp;&amp; operator simulation test (without result verification)
rc: 127 (means success: 0)
should_fail: 0
tags: 11.4.7
incdirs: /tmpfs/src/github/sv-tests/tests/generated/simple_logical_operators_sim
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv</a>
defines: 
time_elapsed: 0.324s
ram usage: 29024 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2mv47688/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/generated/simple_logical_operators_sim <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv.html" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv:7</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv:7</a>: Implicit port type (wire) for &#34;c&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv.html#l-7" target="file-frame">tests/generated/simple_logical_operators_sim/11.4.7--simple_and_logical_operator.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp2mv47688/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2mv47688/yosys-script
yosys-uhdm: error while loading shared libraries: libreadline.so.8: cannot open shared object file: No such file or directory

</pre>
</body>