{"Yaohan Chu": [0.009153271559625864, ["Architecture of a Hardware Data Interpreter", ["Yaohan Chu"], "https://doi.org/10.1145/800255.810646", "isca", 1977]], "Subrata Dasgupta": [0, ["The Design of Some Language Constructs for Horizontal Microprogramming", ["Subrata Dasgupta", "Simon Fraser"], "https://doi.org/10.1145/800255.810647", "isca", 1977]], "Simon Fraser": [0, ["The Design of Some Language Constructs for Horizontal Microprogramming", ["Subrata Dasgupta", "Simon Fraser"], "https://doi.org/10.1145/800255.810647", "isca", 1977]], "E. Douglas Jensen": [0, ["The Honeywell Modular Microprogram Machine: M3", ["E. Douglas Jensen", "Richard Y. Kain"], "https://doi.org/10.1145/800255.810648", "isca", 1977]], "Richard Y. Kain": [0, ["The Honeywell Modular Microprogram Machine: M3", ["E. Douglas Jensen", "Richard Y. Kain"], "https://doi.org/10.1145/800255.810648", "isca", 1977]], "Richard R. Ramseyer": [0, ["A Multi-Microprocessor Implementation of a General Purpose Pipelined CPU", ["Richard R. Ramseyer", "Andries van Dam"], "https://doi.org/10.1145/800255.810649", "isca", 1977]], "Andries van Dam": [0, ["A Multi-Microprocessor Implementation of a General Purpose Pipelined CPU", ["Richard R. Ramseyer", "Andries van Dam"], "https://doi.org/10.1145/800255.810649", "isca", 1977]], "C. V. Ravi": [0, ["A Hierarchical Microcomputer System for Hardware and Software Development", ["C. V. Ravi", "Torben Moller"], "https://doi.org/10.1145/800255.810650", "isca", 1977]], "Torben Moller": [0, ["A Hierarchical Microcomputer System for Hardware and Software Development", ["C. V. Ravi", "Torben Moller"], "https://doi.org/10.1145/800255.810650", "isca", 1977]], "J. Archer Harris": [0, ["Hierarchical Multiprocessor Organizations", ["J. Archer Harris", "David R. Smith"], "https://doi.org/10.1145/800255.810651", "isca", 1977]], "David R. Smith": [0, ["Hierarchical Multiprocessor Organizations", ["J. Archer Harris", "David R. Smith"], "https://doi.org/10.1145/800255.810651", "isca", 1977]], "Ken Murakami": [0, ["Poly-Processor System Analysis and Design", ["Ken Murakami", "S. Nishikawa", "M. Soto"], "https://doi.org/10.1145/800255.810652", "isca", 1977]], "S. Nishikawa": [0, ["Poly-Processor System Analysis and Design", ["Ken Murakami", "S. Nishikawa", "M. Soto"], "https://doi.org/10.1145/800255.810652", "isca", 1977]], "M. Soto": [0, ["Poly-Processor System Analysis and Design", ["Ken Murakami", "S. Nishikawa", "M. Soto"], "https://doi.org/10.1145/800255.810652", "isca", 1977]], "Guy Mazare": [0, ["A Few Examples of How to Use a Symmetrical Multi-Micro-Processor", ["Guy Mazare"], "https://doi.org/10.1145/800255.810653", "isca", 1977]], "Peter M. Kogge": [0, ["The Microprogramming of Pipelined Processors", ["Peter M. Kogge"], "https://doi.org/10.1145/800255.810654", "isca", 1977]], "Howard Jay Siegel": [0, ["The Universality of Various Types of SIMD Machine Interconnection Networks", ["Howard Jay Siegel"], "https://doi.org/10.1145/800255.810655", "isca", 1977]], "B. Ramakrishna Rau": [0, ["The Effect of Instruction Fetch Strategies upon the Performance of Pipelined Instruction Units", ["B. Ramakrishna Rau", "George E. Rossman"], "https://doi.org/10.1145/800255.810656", "isca", 1977]], "George E. Rossman": [0, ["The Effect of Instruction Fetch Strategies upon the Performance of Pipelined Instruction Units", ["B. Ramakrishna Rau", "George E. Rossman"], "https://doi.org/10.1145/800255.810656", "isca", 1977]], "S. R. Ahuja": [0, ["A Modular Memory Scheme for Array Processing", ["S. R. Ahuja", "J. Robert Jump"], "https://doi.org/10.1145/800255.810657", "isca", 1977]], "J. Robert Jump": [0, ["A Modular Memory Scheme for Array Processing", ["S. R. Ahuja", "J. Robert Jump"], "https://doi.org/10.1145/800255.810657", "isca", 1977]], "Leonard S. Haynes": [0, ["The Architecture of an ALGOL 60 Computer Implemented with Distributed Processors", ["Leonard S. Haynes"], "https://doi.org/10.1145/800255.810658", "isca", 1977]], "Herbert Sullivan": [0, ["A Large Scale, Homogeneous, Fully Distributed Parallel Machine, I", ["Herbert Sullivan", "Theodore R. Bashkow"], "https://doi.org/10.1145/800255.810659", "isca", 1977], ["A Large Scale, Homogeneous, Fully Distributed Parallel Machine, II", ["Herbert Sullivan", "Theodore R. Bashkow", "David Klappholz"], "https://doi.org/10.1145/800255.810660", "isca", 1977]], "Theodore R. Bashkow": [0, ["A Large Scale, Homogeneous, Fully Distributed Parallel Machine, I", ["Herbert Sullivan", "Theodore R. Bashkow"], "https://doi.org/10.1145/800255.810659", "isca", 1977], ["A Large Scale, Homogeneous, Fully Distributed Parallel Machine, II", ["Herbert Sullivan", "Theodore R. Bashkow", "David Klappholz"], "https://doi.org/10.1145/800255.810660", "isca", 1977]], "David Klappholz": [0, ["A Large Scale, Homogeneous, Fully Distributed Parallel Machine, II", ["Herbert Sullivan", "Theodore R. Bashkow", "David Klappholz"], "https://doi.org/10.1145/800255.810660", "isca", 1977]], "G. Jack Lipovski": [0, ["On Virtual Memories and Micronetworks", ["G. Jack Lipovski"], "https://doi.org/10.1145/800255.810661", "isca", 1977]], "Jon C. Strauss": [0, ["Considerations for New Tactical Computer Systems", ["Jon C. Strauss", "Kenneth J. Thurber"], "https://doi.org/10.1145/800255.810662", "isca", 1977], ["An Advanced Tactical Computer Concept", ["Kenneth J. Thurber", "Peter C. Patton", "Robert C. Deward", "Jon C. Strauss", "Thomas W. Petschauer"], "https://doi.org/10.1145/800255.810663", "isca", 1977]], "Kenneth J. Thurber": [0, ["Considerations for New Tactical Computer Systems", ["Jon C. Strauss", "Kenneth J. Thurber"], "https://doi.org/10.1145/800255.810662", "isca", 1977], ["An Advanced Tactical Computer Concept", ["Kenneth J. Thurber", "Peter C. Patton", "Robert C. Deward", "Jon C. Strauss", "Thomas W. Petschauer"], "https://doi.org/10.1145/800255.810663", "isca", 1977]], "Peter C. Patton": [0, ["An Advanced Tactical Computer Concept", ["Kenneth J. Thurber", "Peter C. Patton", "Robert C. Deward", "Jon C. Strauss", "Thomas W. Petschauer"], "https://doi.org/10.1145/800255.810663", "isca", 1977]], "Robert C. Deward": [0, ["An Advanced Tactical Computer Concept", ["Kenneth J. Thurber", "Peter C. Patton", "Robert C. Deward", "Jon C. Strauss", "Thomas W. Petschauer"], "https://doi.org/10.1145/800255.810663", "isca", 1977]], "Thomas W. Petschauer": [0, ["An Advanced Tactical Computer Concept", ["Kenneth J. Thurber", "Peter C. Patton", "Robert C. Deward", "Jon C. Strauss", "Thomas W. Petschauer"], "https://doi.org/10.1145/800255.810663", "isca", 1977]], "Gary J. Nut": [0, ["Microprocessor Implementation of a Parallel Processor", ["Gary J. Nut"], "https://doi.org/10.1145/800255.810664", "isca", 1977]], "Paul E. Dworak": [0, ["The Design and Implementation of a Real-Time Sound Generation System", ["Paul E. Dworak", "Alice C. Parker", "Richard Blum"], "https://doi.org/10.1145/800255.810665", "isca", 1977]], "Alice C. Parker": [0, ["The Design and Implementation of a Real-Time Sound Generation System", ["Paul E. Dworak", "Alice C. Parker", "Richard Blum"], "https://doi.org/10.1145/800255.810665", "isca", 1977], ["Hardware/Software Tradeoffs in A Variable Word Width, Variable Queue Length Buffer Memory", ["Alice C. Parker", "Andrew W. Nagle"], "https://doi.org/10.1145/800255.810666", "isca", 1977]], "Richard Blum": [0, ["The Design and Implementation of a Real-Time Sound Generation System", ["Paul E. Dworak", "Alice C. Parker", "Richard Blum"], "https://doi.org/10.1145/800255.810665", "isca", 1977]], "Andrew W. Nagle": [0, ["Hardware/Software Tradeoffs in A Variable Word Width, Variable Queue Length Buffer Memory", ["Alice C. Parker", "Andrew W. Nagle"], "https://doi.org/10.1145/800255.810666", "isca", 1977]], "Bernard L. Peuto": [0, ["An Instruction Timing Model of CPU Performance", ["Bernard L. Peuto", "Leonard J. Shustek"], "https://doi.org/10.1145/800255.810667", "isca", 1977]], "Leonard J. Shustek": [0, ["An Instruction Timing Model of CPU Performance", ["Bernard L. Peuto", "Leonard J. Shustek"], "https://doi.org/10.1145/800255.810667", "isca", 1977]], "Cornelis H. Hoogendoorn": [0, ["Reduction of Memory Interference in Multiprocessor Systems", ["Cornelis H. Hoogendoorn"], "https://doi.org/10.1145/800255.810668", "isca", 1977]], "Dan W. Hammerstrom": [0, ["Information Content of CPU Memory Referencing Behavior", ["Dan W. Hammerstrom", "Edward S. Davidson"], "https://doi.org/10.1145/800255.810669", "isca", 1977]], "Edward S. Davidson": [0, ["Information Content of CPU Memory Referencing Behavior", ["Dan W. Hammerstrom", "Edward S. Davidson"], "https://doi.org/10.1145/800255.810669", "isca", 1977]], "Ming T. Liu": [0, ["Message Communication Protocol and Operation System Design for the Distributed Loop Computer Network (DLCN)", ["Ming T. Liu", "Cecil C. Reames"], "https://doi.org/10.1145/800255.810670", "isca", 1977]], "Cecil C. Reames": [0, ["Message Communication Protocol and Operation System Design for the Distributed Loop Computer Network (DLCN)", ["Ming T. Liu", "Cecil C. Reames"], "https://doi.org/10.1145/800255.810670", "isca", 1977]], "G. H. Poujoulat": [0, ["Architecture of the Corail Building Block System", ["G. H. Poujoulat"], "https://doi.org/10.1145/800255.810671", "isca", 1977]], "H. L. Tredennick": [0, ["High-Speed Buffering for Variable Length Operands", ["H. L. Tredennick", "Terry A. Welch"], "https://doi.org/10.1145/800255.810672", "isca", 1977]], "Terry A. Welch": [0, ["High-Speed Buffering for Variable Length Operands", ["H. L. Tredennick", "Terry A. Welch"], "https://doi.org/10.1145/800255.810672", "isca", 1977]]}