 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:09:24 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[41]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay_out1_reg[41]/Q (DFFX1_RVT)         0.36       0.36 r
  U1089/Y (XOR2X1_LVT)                     0.18       0.54 f
  U1315/Y (NOR2X0_LVT)                     0.13       0.67 r
  U1389/Y (OAI21X1_LVT)                    0.14       0.81 f
  U1555/Y (AOI21X1_LVT)                    0.16       0.96 r
  U1369/Y (OAI21X1_LVT)                    0.15       1.11 f
  U1390/Y (INVX1_LVT)                      0.07       1.18 r
  U1281/Y (OAI21X2_RVT)                    0.24       1.42 f
  U1726/Y (AOI21X1_LVT)                    0.12       1.54 r
  U797/Y (XOR2X1_LVT)                      0.15       1.69 f
  U1727/Y (NAND2X0_LVT)                    0.07       1.77 r
  U1728/Y (NAND4X0_LVT)                    0.06       1.82 f
  Delay3_out1_reg[52]/D (DFFX1_LVT)        0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                    1.92       1.92
  clock network delay (ideal)              0.00       1.92
  Delay3_out1_reg[52]/CLK (DFFX1_LVT)      0.00       1.92 r
  library setup time                      -0.10       1.82
  data required time                                  1.82
  -----------------------------------------------------------
  data required time                                  1.82
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
