Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 02 15:58:07 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+-----------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+------------------------+-----------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/ferr_reg    | BTNC_IBUF             |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/q_reg[3][0] | U_RX/U_FSM/SR[0]      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/E[0]        | BTNC_IBUF             |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG |                        |                       |                5 |             12 |
|  CLK100MHZ_IBUF_BUFG |                        | U_RX/U_FSM/enb_reg[0] |               10 |             29 |
|  CLK100MHZ_IBUF_BUFG |                        | BTNC_IBUF             |               13 |             36 |
+----------------------+------------------------+-----------------------+------------------+----------------+


