/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module compare_last_bit (
        input wire [31:0] a,
        input wire [31:0] b,
        output reg [31:0] out
    );
    logic check;
    always @* begin
        check = (a[1'h0] == b[1'h0]);
        
        case (check)
            1'h0: begin
                out = 32'h0;
            end
            1'h1: begin
                out = 32'h1;
            end
            default: begin
                out = 32'h0;
            end
        endcase
    end
    
    
endmodule