/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "cmlexamples/cm152a_orig.v:2" *)
(* top =  1  *)
module mux_cl(a, b, c, d, e, f, g, h, i, j, k, l);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  (* src = "cmlexamples/cm152a_orig.v:17" *)
  wire \[0] ;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input a;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input b;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input c;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input d;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input e;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input f;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input g;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input h;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input i;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input j;
  (* src = "cmlexamples/cm152a_orig.v:3" *)
  input k;
  (* src = "cmlexamples/cm152a_orig.v:15" *)
  output l;
  assign _04_ = _02_ & _07_;
  assign _08_ = _03_ & 1'h0;
  assign _12_ = _04_ & _08_;
  assign _05_ = k & h;
  assign _09_ = i & j;
  assign _00_ = _05_ & _09_;
  assign _10_ = k & g;
  assign _11_ = j & _10_;
  assign _01_ = _06_ & _11_;
  assign _03_ = ~_00_;
  assign _02_ = ~_01_;
  assign _07_ = ~1'h0;
  assign l = ~_12_;
  assign _06_ = ~i;
  assign \[0]  = l;
endmodule
