#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb  2 11:10:50 2021
# Process ID: 13957
# Current directory: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.runs/synth_1
# Command line: vivado -log us_arm_control_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source us_arm_control_wrapper.tcl
# Log file: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.runs/synth_1/us_arm_control_wrapper.vds
# Journal file: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source us_arm_control_wrapper.tcl -notrace
Command: synth_design -top us_arm_control_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13971 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.160 ; gain = 0.000 ; free physical = 454 ; free virtual = 3273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'us_arm_control_wrapper' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:12]
	Parameter threshold bound to: 58309 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm_generator' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/pwm_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/pwm_generator.v:47]
	Parameter full_period bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/pwm_generator.v:47]
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator' (2#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/pwm_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'us_sensor' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:1]
	Parameter A bound to: 3'b000 
	Parameter B bound to: 3'b001 
	Parameter C bound to: 3'b010 
	Parameter D bound to: 3'b011 
	Parameter E bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:60]
INFO: [Synth 8-6155] done synthesizing module 'us_sensor' (3#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'delay' does not match port width (33) of module 'us_sensor' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:82]
WARNING: [Synth 8-3848] Net clk in module/entity us_arm_control_wrapper does not have driver. [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:38]
INFO: [Synth 8-6155] done synthesizing module 'us_arm_control_wrapper' (4#1) [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v:12]
WARNING: [Synth 8-3331] design counter has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.559 ; gain = 16.398 ; free physical = 467 ; free virtual = 3286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.559 ; gain = 16.398 ; free physical = 466 ; free virtual = 3285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1400.559 ; gain = 16.398 ; free physical = 466 ; free virtual = 3285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/us_arm_control_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/us_arm_control_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.066 ; gain = 0.000 ; free physical = 202 ; free virtual = 3009
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.066 ; gain = 0.000 ; free physical = 203 ; free virtual = 3010
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.066 ; gain = 0.000 ; free physical = 203 ; free virtual = 3010
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.066 ; gain = 0.000 ; free physical = 203 ; free virtual = 3010
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.066 ; gain = 358.906 ; free physical = 282 ; free virtual = 3089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.066 ; gain = 358.906 ; free physical = 282 ; free virtual = 3089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.066 ; gain = 358.906 ; free physical = 284 ; free virtual = 3090
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pwm_hightime" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'us_sensor'
INFO: [Synth 8-5544] ROM "trig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       A |                               00 |                              000
                       B |                               01 |                              001
                       C |                               10 |                              010
                       D |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'us_sensor'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'next_echo_pulse_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'trig_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'next_delay_reg' [/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.srcs/sources_1/new/us_sensor.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1743.066 ; gain = 358.906 ; free physical = 276 ; free virtual = 3083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module us_arm_control_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pwm_generator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module us_sensor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "pwm_generator_i/pwm_hightime" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "pwm_generator_i/counter_i/counter_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[0]' (FD) to 'pwm_generator_i/pwm_hightime_reg[4]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[1]' (FD) to 'pwm_generator_i/pwm_hightime_reg[4]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[2]' (FD) to 'pwm_generator_i/pwm_hightime_reg[4]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[3]' (FD) to 'pwm_generator_i/pwm_hightime_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pwm_generator_i/pwm_hightime_reg[4] )
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[5]' (FD) to 'pwm_generator_i/pwm_hightime_reg[7]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[6]' (FD) to 'pwm_generator_i/pwm_hightime_reg[11]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[7]' (FD) to 'pwm_generator_i/pwm_hightime_reg[9]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[8]' (FD) to 'pwm_generator_i/pwm_hightime_reg[13]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[9]' (FD) to 'pwm_generator_i/pwm_hightime_reg[16]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[10]' (FD) to 'pwm_generator_i/pwm_hightime_reg[15]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[13]' (FD) to 'pwm_generator_i/pwm_hightime_reg[14]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[14]' (FD) to 'pwm_generator_i/pwm_hightime_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pwm_generator_i/pwm_hightime_reg[15] )
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/FSM_sequential_next_state_reg[1]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/FSM_sequential_next_state_reg[0]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[31]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[30]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[29]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[28]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[27]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[26]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[25]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[24]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[23]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[22]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[21]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[20]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[19]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[18]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[17]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[16]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[15]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[14]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[13]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[12]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[11]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[10]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[9]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[8]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[7]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[6]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[5]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[4]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[3]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[2]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[1]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_echo_pulse_reg[0]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/trig_reg) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[32]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[31]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[30]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[29]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[28]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[27]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[26]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[25]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[24]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[23]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[22]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[21]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[20]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[19]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[18]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[17]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[16]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[15]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[14]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[13]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[12]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[11]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[10]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[9]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[8]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[7]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[6]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[5]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[4]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[3]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[2]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[1]) is unused and will be removed from module us_arm_control_wrapper.
WARNING: [Synth 8-3332] Sequential element (us_sensor_i/next_delay_reg[0]) is unused and will be removed from module us_arm_control_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1743.066 ; gain = 358.906 ; free physical = 260 ; free virtual = 3069
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1743.066 ; gain = 358.906 ; free physical = 133 ; free virtual = 2942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[12]' (FD) to 'pwm_generator_i/pwm_hightime_reg[17]'
INFO: [Synth 8-3886] merging instance 'pwm_generator_i/pwm_hightime_reg[16]' (FD) to 'pwm_generator_i/pwm_hightime_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pwm_generator_i/pwm_hightime_reg[17] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 147 ; free virtual = 2938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     3|
|4     |LUT2   |    23|
|5     |LUT4   |    10|
|6     |LUT5   |     7|
|7     |LUT6   |    39|
|8     |FDCE   |    35|
|9     |FDRE   |    33|
|10    |IBUF   |     3|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   178|
|2     |  pwm_generator_i |pwm_generator |    76|
|3     |    counter_i     |counter       |    71|
|4     |  us_sensor_i     |us_sensor     |    94|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.066 ; gain = 359.906 ; free physical = 148 ; free virtual = 2938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1744.066 ; gain = 17.398 ; free physical = 204 ; free virtual = 2994
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.074 ; gain = 359.906 ; free physical = 204 ; free virtual = 2994
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.074 ; gain = 0.000 ; free physical = 145 ; free virtual = 2936
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1744.074 ; gain = 360.016 ; free physical = 199 ; free virtual = 2989
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.074 ; gain = 0.000 ; free physical = 199 ; free virtual = 2989
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/hardware_system/arm_control/arm_control.runs/synth_1/us_arm_control_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file us_arm_control_wrapper_utilization_synth.rpt -pb us_arm_control_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  2 11:11:14 2021...
