set_property IOSTANDARD LVCMOS18 [get_ports FR]
set_property PACKAGE_PIN U6 [get_ports {FR[3]}]
set_property PACKAGE_PIN R5 [get_ports {FR[2]}]
set_property PACKAGE_PIN U7 [get_ports {FR[1]}]
set_property PACKAGE_PIN R6 [get_ports {FR[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports SW]
set_property PACKAGE_PIN V5 [get_ports {SW[19]}]
set_property PACKAGE_PIN T4 [get_ports {SW[18]}]
set_property PACKAGE_PIN V6 [get_ports {SW[17]}]
set_property PACKAGE_PIN T5 [get_ports {SW[16]}]
set_property PACKAGE_PIN T6 [get_ports {SW[15]}]
set_property PACKAGE_PIN V7 [get_ports {SW[14]}]
set_property PACKAGE_PIN R8 [get_ports {SW[13]}]
set_property PACKAGE_PIN U9 [get_ports {SW[12]}]
set_property PACKAGE_PIN T9 [get_ports {SW[11]}]
set_property PACKAGE_PIN V10 [get_ports {SW[10]}]
set_property PACKAGE_PIN R10 [get_ports {SW[9]}]
set_property PACKAGE_PIN U11 [get_ports {SW[8]}]
set_property PACKAGE_PIN R11 [get_ports {SW[7]}]
set_property PACKAGE_PIN U12 [get_ports {SW[6]}]
set_property PACKAGE_PIN T13 [get_ports {SW[5]}]
set_property PACKAGE_PIN V14 [get_ports {SW[4]}]
set_property PACKAGE_PIN T14 [get_ports {SW[3]}]
set_property PACKAGE_PIN V15 [get_ports {SW[2]}]
set_property PACKAGE_PIN R15 [get_ports {SW[1]}]
set_property PACKAGE_PIN U16 [get_ports {SW[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_property PACKAGE_PIN N17 [get_ports rst_n]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst_n]

set_property IOSTANDARD LVCMOS18 [get_ports clk_a]
set_property PACKAGE_PIN P18 [get_ports clk_a]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_a]
set_property IOSTANDARD LVCMOS18 [get_ports clk_b]
set_property PACKAGE_PIN P17 [get_ports clk_b]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_b]
set_property IOSTANDARD LVCMOS18 [get_ports clk_f]
set_property PACKAGE_PIN R18 [get_ports clk_f]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_f]
set_property IOSTANDARD LVCMOS18 [get_ports An]
set_property PACKAGE_PIN C9 [get_ports {An[7]}]
set_property PACKAGE_PIN C10 [get_ports {An[6]}]
set_property PACKAGE_PIN D10 [get_ports {An[5]}]
set_property PACKAGE_PIN C11 [get_ports {An[4]}]
set_property PACKAGE_PIN M17 [get_ports {An[3]}]
set_property PACKAGE_PIN J14 [get_ports {An[2]}]
set_property PACKAGE_PIN K13 [get_ports {An[1]}]
set_property PACKAGE_PIN P14 [get_ports {An[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports Seg]
set_property PACKAGE_PIN F14 [get_ports {Seg[7]}]
set_property PACKAGE_PIN N14 [get_ports {Seg[6]}]
set_property PACKAGE_PIN J13 [get_ports {Seg[5]}]
set_property PACKAGE_PIN G13 [get_ports {Seg[4]}]
set_property PACKAGE_PIN F13 [get_ports {Seg[3]}]
set_property PACKAGE_PIN G14 [get_ports {Seg[2]}]
set_property PACKAGE_PIN M13 [get_ports {Seg[1]}]
set_property PACKAGE_PIN H14 [get_ports {Seg[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk_100M]
set_property PACKAGE_PIN E3 [get_ports clk_100M]
