
GccBoardProject1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003fec  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00083fec  00083fec  0000bfec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ac  20070000  00083ff4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000180  200709ac  000849a0  000109ac  2**2
                  ALLOC
  4 .stack        00002004  20070b2c  00084b20  000109ac  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109ac  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e82c  00000000  00000000  00010a30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000028c9  00000000  00000000  0001f25c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000438a  00000000  00000000  00021b25  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a50  00000000  00000000  00025eaf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000930  00000000  00000000  000268ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00018fcc  00000000  00000000  0002722f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010c74  00000000  00000000  000401fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006195a  00000000  00000000  00050e6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002044  00000000  00000000  000b27cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b30 	.word	0x20072b30
   80004:	00080aa5 	.word	0x00080aa5
   80008:	00080aa1 	.word	0x00080aa1
   8000c:	00080aa1 	.word	0x00080aa1
   80010:	00080aa1 	.word	0x00080aa1
   80014:	00080aa1 	.word	0x00080aa1
   80018:	00080aa1 	.word	0x00080aa1
	...
   8002c:	00080aa1 	.word	0x00080aa1
   80030:	00080aa1 	.word	0x00080aa1
   80034:	00000000 	.word	0x00000000
   80038:	00080aa1 	.word	0x00080aa1
   8003c:	00080aa1 	.word	0x00080aa1
   80040:	00080aa1 	.word	0x00080aa1
   80044:	00080aa1 	.word	0x00080aa1
   80048:	00080aa1 	.word	0x00080aa1
   8004c:	00080aa1 	.word	0x00080aa1
   80050:	00080aa1 	.word	0x00080aa1
   80054:	00080aa1 	.word	0x00080aa1
   80058:	00080aa1 	.word	0x00080aa1
   8005c:	00080aa1 	.word	0x00080aa1
   80060:	00080aa1 	.word	0x00080aa1
   80064:	00080aa1 	.word	0x00080aa1
   80068:	00000000 	.word	0x00000000
   8006c:	000808ed 	.word	0x000808ed
   80070:	00080901 	.word	0x00080901
   80074:	00080915 	.word	0x00080915
   80078:	00080929 	.word	0x00080929
	...
   80084:	00080329 	.word	0x00080329
   80088:	00080aa1 	.word	0x00080aa1
   8008c:	00080aa1 	.word	0x00080aa1
   80090:	00080aa1 	.word	0x00080aa1
   80094:	00080aa1 	.word	0x00080aa1
   80098:	00080aa1 	.word	0x00080aa1
   8009c:	00080aa1 	.word	0x00080aa1
   800a0:	00080aa1 	.word	0x00080aa1
   800a4:	00000000 	.word	0x00000000
   800a8:	00080aa1 	.word	0x00080aa1
   800ac:	00080aa1 	.word	0x00080aa1
   800b0:	00080aa1 	.word	0x00080aa1
   800b4:	00080aa1 	.word	0x00080aa1
   800b8:	00080aa1 	.word	0x00080aa1
   800bc:	00080aa1 	.word	0x00080aa1
   800c0:	00080aa1 	.word	0x00080aa1
   800c4:	00080aa1 	.word	0x00080aa1
   800c8:	00080aa1 	.word	0x00080aa1
   800cc:	00080aa1 	.word	0x00080aa1
   800d0:	00080aa1 	.word	0x00080aa1
   800d4:	00080aa1 	.word	0x00080aa1
   800d8:	00080aa1 	.word	0x00080aa1
   800dc:	00080aa1 	.word	0x00080aa1
   800e0:	00080aa1 	.word	0x00080aa1
   800e4:	00080aa1 	.word	0x00080aa1
   800e8:	00080aa1 	.word	0x00080aa1
   800ec:	00080aa1 	.word	0x00080aa1
   800f0:	00080aa1 	.word	0x00080aa1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709ac 	.word	0x200709ac
   80110:	00000000 	.word	0x00000000
   80114:	00083ff4 	.word	0x00083ff4

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00083ff4 	.word	0x00083ff4
   8013c:	200709b0 	.word	0x200709b0
   80140:	00083ff4 	.word	0x00083ff4
   80144:	00000000 	.word	0x00000000

00080148 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8014c:	b083      	sub	sp, #12
   8014e:	4605      	mov	r5, r0
	while (len) {
   80150:	4690      	mov	r8, r2
   80152:	2a00      	cmp	r2, #0
   80154:	d047      	beq.n	801e6 <usart_serial_read_packet+0x9e>
   80156:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80158:	4f25      	ldr	r7, [pc, #148]	; (801f0 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   8015a:	4c26      	ldr	r4, [pc, #152]	; (801f4 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8015c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80208 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80160:	f8df b094 	ldr.w	fp, [pc, #148]	; 801f8 <usart_serial_read_packet+0xb0>
   80164:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80168:	2300      	movs	r3, #0
   8016a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8016c:	4b22      	ldr	r3, [pc, #136]	; (801f8 <usart_serial_read_packet+0xb0>)
   8016e:	429d      	cmp	r5, r3
   80170:	d106      	bne.n	80180 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   80172:	4658      	mov	r0, fp
   80174:	4649      	mov	r1, r9
   80176:	4b21      	ldr	r3, [pc, #132]	; (801fc <usart_serial_read_packet+0xb4>)
   80178:	4798      	blx	r3
   8017a:	2800      	cmp	r0, #0
   8017c:	d1f9      	bne.n	80172 <usart_serial_read_packet+0x2a>
   8017e:	e019      	b.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80180:	4b1f      	ldr	r3, [pc, #124]	; (80200 <usart_serial_read_packet+0xb8>)
   80182:	429d      	cmp	r5, r3
   80184:	d109      	bne.n	8019a <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80186:	4699      	mov	r9, r3
   80188:	4648      	mov	r0, r9
   8018a:	a901      	add	r1, sp, #4
   8018c:	47a0      	blx	r4
   8018e:	2800      	cmp	r0, #0
   80190:	d1fa      	bne.n	80188 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80192:	9b01      	ldr	r3, [sp, #4]
   80194:	f806 3c01 	strb.w	r3, [r6, #-1]
   80198:	e017      	b.n	801ca <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8019a:	4b1a      	ldr	r3, [pc, #104]	; (80204 <usart_serial_read_packet+0xbc>)
   8019c:	429d      	cmp	r5, r3
   8019e:	d109      	bne.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   801a0:	4699      	mov	r9, r3
   801a2:	4648      	mov	r0, r9
   801a4:	a901      	add	r1, sp, #4
   801a6:	47a0      	blx	r4
   801a8:	2800      	cmp	r0, #0
   801aa:	d1fa      	bne.n	801a2 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   801ac:	9b01      	ldr	r3, [sp, #4]
   801ae:	f806 3c01 	strb.w	r3, [r6, #-1]
   801b2:	e014      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801b4:	4555      	cmp	r5, sl
   801b6:	d108      	bne.n	801ca <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   801b8:	4650      	mov	r0, sl
   801ba:	a901      	add	r1, sp, #4
   801bc:	47a0      	blx	r4
   801be:	2800      	cmp	r0, #0
   801c0:	d1fa      	bne.n	801b8 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   801c2:	9b01      	ldr	r3, [sp, #4]
   801c4:	f806 3c01 	strb.w	r3, [r6, #-1]
   801c8:	e009      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801ca:	42bd      	cmp	r5, r7
   801cc:	d107      	bne.n	801de <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   801ce:	4638      	mov	r0, r7
   801d0:	a901      	add	r1, sp, #4
   801d2:	47a0      	blx	r4
   801d4:	2800      	cmp	r0, #0
   801d6:	d1fa      	bne.n	801ce <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   801d8:	9b01      	ldr	r3, [sp, #4]
   801da:	f806 3c01 	strb.w	r3, [r6, #-1]
   801de:	3601      	adds	r6, #1
   801e0:	f1b8 0801 	subs.w	r8, r8, #1
   801e4:	d1be      	bne.n	80164 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   801e6:	2000      	movs	r0, #0
   801e8:	b003      	add	sp, #12
   801ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   801ee:	bf00      	nop
   801f0:	400a4000 	.word	0x400a4000
   801f4:	00080311 	.word	0x00080311
   801f8:	400e0800 	.word	0x400e0800
   801fc:	000802e9 	.word	0x000802e9
   80200:	40098000 	.word	0x40098000
   80204:	4009c000 	.word	0x4009c000
   80208:	400a0000 	.word	0x400a0000

0008020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   8020c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80210:	460c      	mov	r4, r1
   80212:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80214:	b960      	cbnz	r0, 80230 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80216:	2a00      	cmp	r2, #0
   80218:	dd0e      	ble.n	80238 <_read+0x2c>
   8021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   8021c:	4e09      	ldr	r6, [pc, #36]	; (80244 <_read+0x38>)
   8021e:	4d0a      	ldr	r5, [pc, #40]	; (80248 <_read+0x3c>)
   80220:	6830      	ldr	r0, [r6, #0]
   80222:	4621      	mov	r1, r4
   80224:	682b      	ldr	r3, [r5, #0]
   80226:	4798      	blx	r3
		ptr++;
   80228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8022a:	42bc      	cmp	r4, r7
   8022c:	d1f8      	bne.n	80220 <_read+0x14>
   8022e:	e006      	b.n	8023e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80230:	f04f 30ff 	mov.w	r0, #4294967295
   80234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80238:	2000      	movs	r0, #0
   8023a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8023e:	4640      	mov	r0, r8
	}
	return nChars;
}
   80240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80244:	20070b24 	.word	0x20070b24
   80248:	20070b1c 	.word	0x20070b1c

0008024c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8024c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80250:	460e      	mov	r6, r1
   80252:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80254:	3801      	subs	r0, #1
   80256:	2802      	cmp	r0, #2
   80258:	d80f      	bhi.n	8027a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8025a:	b192      	cbz	r2, 80282 <_write+0x36>
   8025c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8025e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8029c <_write+0x50>
   80262:	4f0d      	ldr	r7, [pc, #52]	; (80298 <_write+0x4c>)
   80264:	f8d8 0000 	ldr.w	r0, [r8]
   80268:	5d31      	ldrb	r1, [r6, r4]
   8026a:	683b      	ldr	r3, [r7, #0]
   8026c:	4798      	blx	r3
   8026e:	2800      	cmp	r0, #0
   80270:	db0a      	blt.n	80288 <_write+0x3c>
			return -1;
		}
		++nChars;
   80272:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80274:	42a5      	cmp	r5, r4
   80276:	d1f5      	bne.n	80264 <_write+0x18>
   80278:	e00a      	b.n	80290 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8027a:	f04f 30ff 	mov.w	r0, #4294967295
   8027e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80282:	2000      	movs	r0, #0
   80284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80288:	f04f 30ff 	mov.w	r0, #4294967295
   8028c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80290:	4620      	mov	r0, r4
	}
	return nChars;
}
   80292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80296:	bf00      	nop
   80298:	20070b20 	.word	0x20070b20
   8029c:	20070b24 	.word	0x20070b24

000802a0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   802a0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   802a2:	23ac      	movs	r3, #172	; 0xac
   802a4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   802a6:	680a      	ldr	r2, [r1, #0]
   802a8:	684b      	ldr	r3, [r1, #4]
   802aa:	fbb2 f3f3 	udiv	r3, r2, r3
   802ae:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   802b0:	1e5c      	subs	r4, r3, #1
   802b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   802b6:	4294      	cmp	r4, r2
   802b8:	d80a      	bhi.n	802d0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   802ba:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   802bc:	688b      	ldr	r3, [r1, #8]
   802be:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   802c0:	f240 2302 	movw	r3, #514	; 0x202
   802c4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   802c8:	2350      	movs	r3, #80	; 0x50
   802ca:	6003      	str	r3, [r0, #0]

	return 0;
   802cc:	2000      	movs	r0, #0
   802ce:	e000      	b.n	802d2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   802d0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   802d2:	f85d 4b04 	ldr.w	r4, [sp], #4
   802d6:	4770      	bx	lr

000802d8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   802d8:	6943      	ldr	r3, [r0, #20]
   802da:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   802de:	bf1a      	itte	ne
   802e0:	61c1      	strne	r1, [r0, #28]
	return 0;
   802e2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   802e4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   802e6:	4770      	bx	lr

000802e8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   802e8:	6943      	ldr	r3, [r0, #20]
   802ea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   802ee:	bf1d      	ittte	ne
   802f0:	6983      	ldrne	r3, [r0, #24]
   802f2:	700b      	strbne	r3, [r1, #0]
	return 0;
   802f4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   802f6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   802f8:	4770      	bx	lr
   802fa:	bf00      	nop

000802fc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   802fc:	6943      	ldr	r3, [r0, #20]
   802fe:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80302:	bf1d      	ittte	ne
   80304:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80308:	61c1      	strne	r1, [r0, #28]
	return 0;
   8030a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8030c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8030e:	4770      	bx	lr

00080310 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80310:	6943      	ldr	r3, [r0, #20]
   80312:	f013 0f01 	tst.w	r3, #1
   80316:	d005      	beq.n	80324 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80318:	6983      	ldr	r3, [r0, #24]
   8031a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8031e:	600b      	str	r3, [r1, #0]

	return 0;
   80320:	2000      	movs	r0, #0
   80322:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80324:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80326:	4770      	bx	lr

00080328 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80328:	b500      	push	{lr}
   8032a:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   8032c:	4813      	ldr	r0, [pc, #76]	; (8037c <USART0_Handler+0x54>)
   8032e:	f10d 0107 	add.w	r1, sp, #7
   80332:	2201      	movs	r2, #1
   80334:	4b12      	ldr	r3, [pc, #72]	; (80380 <USART0_Handler+0x58>)
   80336:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   80338:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8033a:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   8033e:	2200      	movs	r2, #0
   80340:	4b10      	ldr	r3, [pc, #64]	; (80384 <USART0_Handler+0x5c>)
   80342:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   80344:	4b10      	ldr	r3, [pc, #64]	; (80388 <USART0_Handler+0x60>)
   80346:	781a      	ldrb	r2, [r3, #0]
   80348:	3201      	adds	r2, #1
   8034a:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   8034c:	4b0f      	ldr	r3, [pc, #60]	; (8038c <USART0_Handler+0x64>)
   8034e:	781b      	ldrb	r3, [r3, #0]
   80350:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80354:	4a0e      	ldr	r2, [pc, #56]	; (80390 <USART0_Handler+0x68>)
   80356:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80358:	2b9b      	cmp	r3, #155	; 0x9b
   8035a:	d103      	bne.n	80364 <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   8035c:	2200      	movs	r2, #0
   8035e:	4b0b      	ldr	r3, [pc, #44]	; (8038c <USART0_Handler+0x64>)
   80360:	701a      	strb	r2, [r3, #0]
   80362:	e002      	b.n	8036a <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   80364:	3301      	adds	r3, #1
   80366:	4a09      	ldr	r2, [pc, #36]	; (8038c <USART0_Handler+0x64>)
   80368:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8036a:	2201      	movs	r2, #1
   8036c:	4b05      	ldr	r3, [pc, #20]	; (80384 <USART0_Handler+0x5c>)
   8036e:	701a      	strb	r2, [r3, #0]
   80370:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   80374:	b662      	cpsie	i
}
   80376:	b003      	add	sp, #12
   80378:	f85d fb04 	ldr.w	pc, [sp], #4
   8037c:	40098000 	.word	0x40098000
   80380:	00080149 	.word	0x00080149
   80384:	2007013c 	.word	0x2007013c
   80388:	20070a65 	.word	0x20070a65
   8038c:	20070a64 	.word	0x20070a64
   80390:	200709c8 	.word	0x200709c8

00080394 <reglerahjul2>:
	}
	
}

*/
void reglerahjul2(int ek){ //Den som fungerar
   80394:	b538      	push	{r3, r4, r5, lr}
	if(ek==0 && ((bS >= 1750) || (bSL >= 1750))){ //För att resetta hastigheten så att det inte ökar oändligt.
   80396:	2800      	cmp	r0, #0
   80398:	d141      	bne.n	8041e <reglerahjul2+0x8a>
   8039a:	4b22      	ldr	r3, [pc, #136]	; (80424 <reglerahjul2+0x90>)
   8039c:	881a      	ldrh	r2, [r3, #0]
   8039e:	f240 63d5 	movw	r3, #1749	; 0x6d5
   803a2:	429a      	cmp	r2, r3
   803a4:	d805      	bhi.n	803b2 <reglerahjul2+0x1e>
   803a6:	4b20      	ldr	r3, [pc, #128]	; (80428 <reglerahjul2+0x94>)
   803a8:	881a      	ldrh	r2, [r3, #0]
   803aa:	f240 63d5 	movw	r3, #1749	; 0x6d5
   803ae:	429a      	cmp	r2, r3
   803b0:	d929      	bls.n	80406 <reglerahjul2+0x72>
		bS= 1600; //Sätter höger hjul till hastigheten 1600 
   803b2:	f44f 63c8 	mov.w	r3, #1600	; 0x640
   803b6:	4a1b      	ldr	r2, [pc, #108]	; (80424 <reglerahjul2+0x90>)
   803b8:	8013      	strh	r3, [r2, #0]
		bSL = 1600; //Sätter vänster hjul till hastigheten 1600 
   803ba:	4a1b      	ldr	r2, [pc, #108]	; (80428 <reglerahjul2+0x94>)
   803bc:	8013      	strh	r3, [r2, #0]
		
		counterA = 0; //Nollställer räknarna
   803be:	2300      	movs	r3, #0
   803c0:	4a1a      	ldr	r2, [pc, #104]	; (8042c <reglerahjul2+0x98>)
   803c2:	6013      	str	r3, [r2, #0]
		counterB = 0;
   803c4:	4a1a      	ldr	r2, [pc, #104]	; (80430 <reglerahjul2+0x9c>)
   803c6:	6013      	str	r3, [r2, #0]
   803c8:	e01d      	b.n	80406 <reglerahjul2+0x72>
	}
	
	if(ek>0){
		bSL = bSL+2; //Om höger hjul går för snabbt så ökar vi hastigheten på vänster hjul
   803ca:	4c17      	ldr	r4, [pc, #92]	; (80428 <reglerahjul2+0x94>)
   803cc:	8823      	ldrh	r3, [r4, #0]
   803ce:	3302      	adds	r3, #2
   803d0:	8023      	strh	r3, [r4, #0]
		pulse(bS);
   803d2:	4b14      	ldr	r3, [pc, #80]	; (80424 <reglerahjul2+0x90>)
   803d4:	8818      	ldrh	r0, [r3, #0]
   803d6:	4d17      	ldr	r5, [pc, #92]	; (80434 <reglerahjul2+0xa0>)
   803d8:	47a8      	blx	r5
		delay_us(1100);
   803da:	f641 10c8 	movw	r0, #6600	; 0x19c8
   803de:	4b16      	ldr	r3, [pc, #88]	; (80438 <reglerahjul2+0xa4>)
   803e0:	4798      	blx	r3
		pulse(bSL);
   803e2:	8820      	ldrh	r0, [r4, #0]
   803e4:	47a8      	blx	r5
   803e6:	bd38      	pop	{r3, r4, r5, pc}
		delay_us(1100);
		pulse(bSL);
		
	}
	else{
		bS = bS+3; bSL+2; //Om vänster hjul går för snabbt så ökar vi hastigheten på höger hjul
   803e8:	4b0e      	ldr	r3, [pc, #56]	; (80424 <reglerahjul2+0x90>)
   803ea:	8818      	ldrh	r0, [r3, #0]
   803ec:	3003      	adds	r0, #3
   803ee:	b280      	uxth	r0, r0
   803f0:	8018      	strh	r0, [r3, #0]
		pulse(bS);
   803f2:	4c10      	ldr	r4, [pc, #64]	; (80434 <reglerahjul2+0xa0>)
   803f4:	47a0      	blx	r4
		delay_us(1100);
   803f6:	f641 10c8 	movw	r0, #6600	; 0x19c8
   803fa:	4b0f      	ldr	r3, [pc, #60]	; (80438 <reglerahjul2+0xa4>)
   803fc:	4798      	blx	r3
		pulse(bSL);
   803fe:	4b0a      	ldr	r3, [pc, #40]	; (80428 <reglerahjul2+0x94>)
   80400:	8818      	ldrh	r0, [r3, #0]
   80402:	47a0      	blx	r4
   80404:	bd38      	pop	{r3, r4, r5, pc}
		delay_us(1100);
		pulse(bSL);
	}
	
	else if(ek == 0){
		pulse(bS);
   80406:	4b07      	ldr	r3, [pc, #28]	; (80424 <reglerahjul2+0x90>)
   80408:	8818      	ldrh	r0, [r3, #0]
   8040a:	4c0a      	ldr	r4, [pc, #40]	; (80434 <reglerahjul2+0xa0>)
   8040c:	47a0      	blx	r4
		delay_us(1100);
   8040e:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80412:	4b09      	ldr	r3, [pc, #36]	; (80438 <reglerahjul2+0xa4>)
   80414:	4798      	blx	r3
		pulse(bSL);
   80416:	4b04      	ldr	r3, [pc, #16]	; (80428 <reglerahjul2+0x94>)
   80418:	8818      	ldrh	r0, [r3, #0]
   8041a:	47a0      	blx	r4
   8041c:	bd38      	pop	{r3, r4, r5, pc}
		
		counterA = 0; //Nollställer räknarna
		counterB = 0;
	}
	
	if(ek>0){
   8041e:	2800      	cmp	r0, #0
   80420:	dde2      	ble.n	803e8 <reglerahjul2+0x54>
   80422:	e7d2      	b.n	803ca <reglerahjul2+0x36>
   80424:	2007013a 	.word	0x2007013a
   80428:	20070138 	.word	0x20070138
   8042c:	20070a68 	.word	0x20070a68
   80430:	20070a6c 	.word	0x20070a6c
   80434:	00080cc1 	.word	0x00080cc1
   80438:	20070001 	.word	0x20070001

0008043c <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8043c:	4b04      	ldr	r3, [pc, #16]	; (80450 <pulseCounter_handlerA+0x14>)
   8043e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int counterA = 0;
 int counterB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   80440:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80444:	d003      	beq.n	8044e <pulseCounter_handlerA+0x12>
	{
		counterA++;
   80446:	4b03      	ldr	r3, [pc, #12]	; (80454 <pulseCounter_handlerA+0x18>)
   80448:	681a      	ldr	r2, [r3, #0]
   8044a:	3201      	adds	r2, #1
   8044c:	601a      	str	r2, [r3, #0]
   8044e:	4770      	bx	lr
   80450:	400e1200 	.word	0x400e1200
   80454:	20070a68 	.word	0x20070a68

00080458 <pulseCounter_handlerB>:
   80458:	4b04      	ldr	r3, [pc, #16]	; (8046c <pulseCounter_handlerB+0x14>)
   8045a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   8045c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80460:	d003      	beq.n	8046a <pulseCounter_handlerB+0x12>
	{
		counterB++;
   80462:	4b03      	ldr	r3, [pc, #12]	; (80470 <pulseCounter_handlerB+0x18>)
   80464:	681a      	ldr	r2, [r3, #0]
   80466:	3201      	adds	r2, #1
   80468:	601a      	str	r2, [r3, #0]
   8046a:	4770      	bx	lr
   8046c:	400e1200 	.word	0x400e1200
   80470:	20070a6c 	.word	0x20070a6c

00080474 <pulseCounter_configA>:
		
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80474:	b570      	push	{r4, r5, r6, lr}
   80476:	b082      	sub	sp, #8
   80478:	4606      	mov	r6, r0
   8047a:	460d      	mov	r5, r1
   8047c:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   8047e:	2000      	movs	r0, #0
   80480:	4b0d      	ldr	r3, [pc, #52]	; (804b8 <pulseCounter_configA+0x44>)
   80482:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80484:	4630      	mov	r0, r6
   80486:	4b0d      	ldr	r3, [pc, #52]	; (804bc <pulseCounter_configA+0x48>)
   80488:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   8048a:	4628      	mov	r0, r5
   8048c:	4621      	mov	r1, r4
   8048e:	2201      	movs	r2, #1
   80490:	4b0b      	ldr	r3, [pc, #44]	; (804c0 <pulseCounter_configA+0x4c>)
   80492:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   80494:	4b0b      	ldr	r3, [pc, #44]	; (804c4 <pulseCounter_configA+0x50>)
   80496:	9300      	str	r3, [sp, #0]
   80498:	4628      	mov	r0, r5
   8049a:	4631      	mov	r1, r6
   8049c:	4622      	mov	r2, r4
   8049e:	2340      	movs	r3, #64	; 0x40
   804a0:	4e09      	ldr	r6, [pc, #36]	; (804c8 <pulseCounter_configA+0x54>)
   804a2:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   804a4:	4628      	mov	r0, r5
   804a6:	4621      	mov	r1, r4
   804a8:	4b08      	ldr	r3, [pc, #32]	; (804cc <pulseCounter_configA+0x58>)
   804aa:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   804ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   804b0:	4b07      	ldr	r3, [pc, #28]	; (804d0 <pulseCounter_configA+0x5c>)
   804b2:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   804b4:	b002      	add	sp, #8
   804b6:	bd70      	pop	{r4, r5, r6, pc}
   804b8:	00080a7d 	.word	0x00080a7d
   804bc:	00080a25 	.word	0x00080a25
   804c0:	00080649 	.word	0x00080649
   804c4:	0008043d 	.word	0x0008043d
   804c8:	000808b1 	.word	0x000808b1
   804cc:	000806d5 	.word	0x000806d5
   804d0:	e000e100 	.word	0xe000e100

000804d4 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   804d4:	b570      	push	{r4, r5, r6, lr}
   804d6:	b082      	sub	sp, #8
   804d8:	4606      	mov	r6, r0
   804da:	460d      	mov	r5, r1
   804dc:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   804de:	2000      	movs	r0, #0
   804e0:	4b0d      	ldr	r3, [pc, #52]	; (80518 <pulseCounter_configB+0x44>)
   804e2:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   804e4:	4630      	mov	r0, r6
   804e6:	4b0d      	ldr	r3, [pc, #52]	; (8051c <pulseCounter_configB+0x48>)
   804e8:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   804ea:	4628      	mov	r0, r5
   804ec:	4621      	mov	r1, r4
   804ee:	2201      	movs	r2, #1
   804f0:	4b0b      	ldr	r3, [pc, #44]	; (80520 <pulseCounter_configB+0x4c>)
   804f2:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   804f4:	4b0b      	ldr	r3, [pc, #44]	; (80524 <pulseCounter_configB+0x50>)
   804f6:	9300      	str	r3, [sp, #0]
   804f8:	4628      	mov	r0, r5
   804fa:	4631      	mov	r1, r6
   804fc:	4622      	mov	r2, r4
   804fe:	2340      	movs	r3, #64	; 0x40
   80500:	4e09      	ldr	r6, [pc, #36]	; (80528 <pulseCounter_configB+0x54>)
   80502:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80504:	4628      	mov	r0, r5
   80506:	4621      	mov	r1, r4
   80508:	4b08      	ldr	r3, [pc, #32]	; (8052c <pulseCounter_configB+0x58>)
   8050a:	4798      	blx	r3
   8050c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80510:	4b07      	ldr	r3, [pc, #28]	; (80530 <pulseCounter_configB+0x5c>)
   80512:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   80514:	b002      	add	sp, #8
   80516:	bd70      	pop	{r4, r5, r6, pc}
   80518:	00080a7d 	.word	0x00080a7d
   8051c:	00080a25 	.word	0x00080a25
   80520:	00080649 	.word	0x00080649
   80524:	00080459 	.word	0x00080459
   80528:	000808b1 	.word	0x000808b1
   8052c:	000806d5 	.word	0x000806d5
   80530:	e000e100 	.word	0xe000e100

00080534 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80534:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80536:	480e      	ldr	r0, [pc, #56]	; (80570 <sysclk_init+0x3c>)
   80538:	4b0e      	ldr	r3, [pc, #56]	; (80574 <sysclk_init+0x40>)
   8053a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8053c:	2000      	movs	r0, #0
   8053e:	213e      	movs	r1, #62	; 0x3e
   80540:	4b0d      	ldr	r3, [pc, #52]	; (80578 <sysclk_init+0x44>)
   80542:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80544:	4c0d      	ldr	r4, [pc, #52]	; (8057c <sysclk_init+0x48>)
   80546:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80548:	2800      	cmp	r0, #0
   8054a:	d0fc      	beq.n	80546 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   8054c:	4b0c      	ldr	r3, [pc, #48]	; (80580 <sysclk_init+0x4c>)
   8054e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80550:	4a0c      	ldr	r2, [pc, #48]	; (80584 <sysclk_init+0x50>)
   80552:	4b0d      	ldr	r3, [pc, #52]	; (80588 <sysclk_init+0x54>)
   80554:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80556:	4c0d      	ldr	r4, [pc, #52]	; (8058c <sysclk_init+0x58>)
   80558:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8055a:	2800      	cmp	r0, #0
   8055c:	d0fc      	beq.n	80558 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8055e:	2010      	movs	r0, #16
   80560:	4b0b      	ldr	r3, [pc, #44]	; (80590 <sysclk_init+0x5c>)
   80562:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80564:	4b0b      	ldr	r3, [pc, #44]	; (80594 <sysclk_init+0x60>)
   80566:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80568:	4801      	ldr	r0, [pc, #4]	; (80570 <sysclk_init+0x3c>)
   8056a:	4b02      	ldr	r3, [pc, #8]	; (80574 <sysclk_init+0x40>)
   8056c:	4798      	blx	r3
   8056e:	bd10      	pop	{r4, pc}
   80570:	0501bd00 	.word	0x0501bd00
   80574:	200700b1 	.word	0x200700b1
   80578:	000809a1 	.word	0x000809a1
   8057c:	000809f5 	.word	0x000809f5
   80580:	00080a05 	.word	0x00080a05
   80584:	200d3f01 	.word	0x200d3f01
   80588:	400e0600 	.word	0x400e0600
   8058c:	00080a15 	.word	0x00080a15
   80590:	0008093d 	.word	0x0008093d
   80594:	00080b55 	.word	0x00080b55

00080598 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80598:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8059a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8059e:	4b13      	ldr	r3, [pc, #76]	; (805ec <board_init+0x54>)
   805a0:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   805a2:	200b      	movs	r0, #11
   805a4:	4c12      	ldr	r4, [pc, #72]	; (805f0 <board_init+0x58>)
   805a6:	47a0      	blx	r4
   805a8:	200c      	movs	r0, #12
   805aa:	47a0      	blx	r4
   805ac:	200d      	movs	r0, #13
   805ae:	47a0      	blx	r4
   805b0:	200e      	movs	r0, #14
   805b2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   805b4:	203b      	movs	r0, #59	; 0x3b
   805b6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805ba:	4c0e      	ldr	r4, [pc, #56]	; (805f4 <board_init+0x5c>)
   805bc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   805be:	2055      	movs	r0, #85	; 0x55
   805c0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805c4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   805c6:	2056      	movs	r0, #86	; 0x56
   805c8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805cc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   805ce:	2068      	movs	r0, #104	; 0x68
   805d0:	4909      	ldr	r1, [pc, #36]	; (805f8 <board_init+0x60>)
   805d2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   805d4:	205c      	movs	r0, #92	; 0x5c
   805d6:	4909      	ldr	r1, [pc, #36]	; (805fc <board_init+0x64>)
   805d8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   805da:	4809      	ldr	r0, [pc, #36]	; (80600 <board_init+0x68>)
   805dc:	f44f 7140 	mov.w	r1, #768	; 0x300
   805e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   805e4:	4b07      	ldr	r3, [pc, #28]	; (80604 <board_init+0x6c>)
   805e6:	4798      	blx	r3
   805e8:	bd10      	pop	{r4, pc}
   805ea:	bf00      	nop
   805ec:	400e1a50 	.word	0x400e1a50
   805f0:	00080a25 	.word	0x00080a25
   805f4:	000806e5 	.word	0x000806e5
   805f8:	28000079 	.word	0x28000079
   805fc:	28000001 	.word	0x28000001
   80600:	400e0e00 	.word	0x400e0e00
   80604:	000807b9 	.word	0x000807b9

00080608 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80608:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8060a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8060e:	d016      	beq.n	8063e <pio_set_peripheral+0x36>
   80610:	d804      	bhi.n	8061c <pio_set_peripheral+0x14>
   80612:	b1c1      	cbz	r1, 80646 <pio_set_peripheral+0x3e>
   80614:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80618:	d00a      	beq.n	80630 <pio_set_peripheral+0x28>
   8061a:	e013      	b.n	80644 <pio_set_peripheral+0x3c>
   8061c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80620:	d011      	beq.n	80646 <pio_set_peripheral+0x3e>
   80622:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80626:	d00e      	beq.n	80646 <pio_set_peripheral+0x3e>
   80628:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8062c:	d10a      	bne.n	80644 <pio_set_peripheral+0x3c>
   8062e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80630:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80632:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80634:	400b      	ands	r3, r1
   80636:	ea23 0302 	bic.w	r3, r3, r2
   8063a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8063c:	e002      	b.n	80644 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8063e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80640:	4313      	orrs	r3, r2
   80642:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80644:	6042      	str	r2, [r0, #4]
   80646:	4770      	bx	lr

00080648 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80648:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8064a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8064e:	bf14      	ite	ne
   80650:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80652:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80654:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80658:	bf14      	ite	ne
   8065a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   8065c:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8065e:	f012 0f02 	tst.w	r2, #2
   80662:	d002      	beq.n	8066a <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80664:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80668:	e004      	b.n	80674 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8066a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8066e:	bf18      	it	ne
   80670:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80674:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80676:	6001      	str	r1, [r0, #0]
   80678:	4770      	bx	lr
   8067a:	bf00      	nop

0008067c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   8067c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8067e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80680:	9c01      	ldr	r4, [sp, #4]
   80682:	b10c      	cbz	r4, 80688 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80684:	6641      	str	r1, [r0, #100]	; 0x64
   80686:	e000      	b.n	8068a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80688:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8068a:	b10b      	cbz	r3, 80690 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   8068c:	6501      	str	r1, [r0, #80]	; 0x50
   8068e:	e000      	b.n	80692 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80690:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80692:	b10a      	cbz	r2, 80698 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80694:	6301      	str	r1, [r0, #48]	; 0x30
   80696:	e000      	b.n	8069a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80698:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8069a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   8069c:	6001      	str	r1, [r0, #0]
}
   8069e:	f85d 4b04 	ldr.w	r4, [sp], #4
   806a2:	4770      	bx	lr

000806a4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   806a4:	f012 0f10 	tst.w	r2, #16
   806a8:	d010      	beq.n	806cc <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   806aa:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   806ae:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   806b2:	bf14      	ite	ne
   806b4:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   806b8:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   806bc:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   806c0:	bf14      	ite	ne
   806c2:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   806c6:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   806ca:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   806cc:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   806d0:	4770      	bx	lr
   806d2:	bf00      	nop

000806d4 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   806d4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   806d6:	6401      	str	r1, [r0, #64]	; 0x40
   806d8:	4770      	bx	lr
   806da:	bf00      	nop

000806dc <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   806dc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   806de:	4770      	bx	lr

000806e0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   806e0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   806e2:	4770      	bx	lr

000806e4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   806e4:	b570      	push	{r4, r5, r6, lr}
   806e6:	b082      	sub	sp, #8
   806e8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   806ea:	0944      	lsrs	r4, r0, #5
   806ec:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   806f0:	f204 7407 	addw	r4, r4, #1799	; 0x707
   806f4:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   806f6:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   806fa:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   806fe:	d030      	beq.n	80762 <pio_configure_pin+0x7e>
   80700:	d806      	bhi.n	80710 <pio_configure_pin+0x2c>
   80702:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80706:	d00a      	beq.n	8071e <pio_configure_pin+0x3a>
   80708:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8070c:	d018      	beq.n	80740 <pio_configure_pin+0x5c>
   8070e:	e049      	b.n	807a4 <pio_configure_pin+0xc0>
   80710:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80714:	d030      	beq.n	80778 <pio_configure_pin+0x94>
   80716:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8071a:	d02d      	beq.n	80778 <pio_configure_pin+0x94>
   8071c:	e042      	b.n	807a4 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8071e:	f000 001f 	and.w	r0, r0, #31
   80722:	2401      	movs	r4, #1
   80724:	4084      	lsls	r4, r0
   80726:	4630      	mov	r0, r6
   80728:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8072c:	4622      	mov	r2, r4
   8072e:	4b1f      	ldr	r3, [pc, #124]	; (807ac <pio_configure_pin+0xc8>)
   80730:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80732:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80736:	bf14      	ite	ne
   80738:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8073a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8073c:	2001      	movs	r0, #1
   8073e:	e032      	b.n	807a6 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80740:	f000 001f 	and.w	r0, r0, #31
   80744:	2401      	movs	r4, #1
   80746:	4084      	lsls	r4, r0
   80748:	4630      	mov	r0, r6
   8074a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8074e:	4622      	mov	r2, r4
   80750:	4b16      	ldr	r3, [pc, #88]	; (807ac <pio_configure_pin+0xc8>)
   80752:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80754:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80758:	bf14      	ite	ne
   8075a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8075c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8075e:	2001      	movs	r0, #1
   80760:	e021      	b.n	807a6 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80762:	f000 011f 	and.w	r1, r0, #31
   80766:	2401      	movs	r4, #1
   80768:	4630      	mov	r0, r6
   8076a:	fa04 f101 	lsl.w	r1, r4, r1
   8076e:	462a      	mov	r2, r5
   80770:	4b0f      	ldr	r3, [pc, #60]	; (807b0 <pio_configure_pin+0xcc>)
   80772:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80774:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80776:	e016      	b.n	807a6 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80778:	f000 011f 	and.w	r1, r0, #31
   8077c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8077e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80782:	ea05 0304 	and.w	r3, r5, r4
   80786:	9300      	str	r3, [sp, #0]
   80788:	4630      	mov	r0, r6
   8078a:	fa04 f101 	lsl.w	r1, r4, r1
   8078e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80792:	bf14      	ite	ne
   80794:	2200      	movne	r2, #0
   80796:	2201      	moveq	r2, #1
   80798:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8079c:	4d05      	ldr	r5, [pc, #20]	; (807b4 <pio_configure_pin+0xd0>)
   8079e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   807a0:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   807a2:	e000      	b.n	807a6 <pio_configure_pin+0xc2>

	default:
		return 0;
   807a4:	2000      	movs	r0, #0
	}

	return 1;
}
   807a6:	b002      	add	sp, #8
   807a8:	bd70      	pop	{r4, r5, r6, pc}
   807aa:	bf00      	nop
   807ac:	00080609 	.word	0x00080609
   807b0:	00080649 	.word	0x00080649
   807b4:	0008067d 	.word	0x0008067d

000807b8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   807b8:	b5f0      	push	{r4, r5, r6, r7, lr}
   807ba:	b083      	sub	sp, #12
   807bc:	4607      	mov	r7, r0
   807be:	460e      	mov	r6, r1
   807c0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   807c2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   807c6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   807ca:	d026      	beq.n	8081a <pio_configure_pin_group+0x62>
   807cc:	d806      	bhi.n	807dc <pio_configure_pin_group+0x24>
   807ce:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   807d2:	d00a      	beq.n	807ea <pio_configure_pin_group+0x32>
   807d4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   807d8:	d013      	beq.n	80802 <pio_configure_pin_group+0x4a>
   807da:	e034      	b.n	80846 <pio_configure_pin_group+0x8e>
   807dc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   807e0:	d01f      	beq.n	80822 <pio_configure_pin_group+0x6a>
   807e2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   807e6:	d01c      	beq.n	80822 <pio_configure_pin_group+0x6a>
   807e8:	e02d      	b.n	80846 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   807ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807ee:	4632      	mov	r2, r6
   807f0:	4b16      	ldr	r3, [pc, #88]	; (8084c <pio_configure_pin_group+0x94>)
   807f2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   807f4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   807f8:	bf14      	ite	ne
   807fa:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   807fc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   807fe:	2001      	movs	r0, #1
   80800:	e022      	b.n	80848 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80802:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80806:	4632      	mov	r2, r6
   80808:	4b10      	ldr	r3, [pc, #64]	; (8084c <pio_configure_pin_group+0x94>)
   8080a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8080c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80810:	bf14      	ite	ne
   80812:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80814:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80816:	2001      	movs	r0, #1
   80818:	e016      	b.n	80848 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8081a:	4b0d      	ldr	r3, [pc, #52]	; (80850 <pio_configure_pin_group+0x98>)
   8081c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8081e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80820:	e012      	b.n	80848 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80822:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80826:	f005 0301 	and.w	r3, r5, #1
   8082a:	9300      	str	r3, [sp, #0]
   8082c:	4638      	mov	r0, r7
   8082e:	4631      	mov	r1, r6
   80830:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80834:	bf14      	ite	ne
   80836:	2200      	movne	r2, #0
   80838:	2201      	moveq	r2, #1
   8083a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8083e:	4c05      	ldr	r4, [pc, #20]	; (80854 <pio_configure_pin_group+0x9c>)
   80840:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80842:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80844:	e000      	b.n	80848 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80846:	2000      	movs	r0, #0
	}

	return 1;
}
   80848:	b003      	add	sp, #12
   8084a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8084c:	00080609 	.word	0x00080609
   80850:	00080649 	.word	0x00080649
   80854:	0008067d 	.word	0x0008067d

00080858 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8085c:	4604      	mov	r4, r0
   8085e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80860:	4b10      	ldr	r3, [pc, #64]	; (808a4 <pio_handler_process+0x4c>)
   80862:	4798      	blx	r3
   80864:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80866:	4620      	mov	r0, r4
   80868:	4b0f      	ldr	r3, [pc, #60]	; (808a8 <pio_handler_process+0x50>)
   8086a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   8086c:	4005      	ands	r5, r0
   8086e:	d017      	beq.n	808a0 <pio_handler_process+0x48>
   80870:	4f0e      	ldr	r7, [pc, #56]	; (808ac <pio_handler_process+0x54>)
   80872:	f107 040c 	add.w	r4, r7, #12
   80876:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80878:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   8087c:	42b3      	cmp	r3, r6
   8087e:	d10a      	bne.n	80896 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80880:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80884:	4229      	tst	r1, r5
   80886:	d006      	beq.n	80896 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80888:	6823      	ldr	r3, [r4, #0]
   8088a:	4630      	mov	r0, r6
   8088c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8088e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80892:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80896:	42bc      	cmp	r4, r7
   80898:	d002      	beq.n	808a0 <pio_handler_process+0x48>
   8089a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   8089c:	2d00      	cmp	r5, #0
   8089e:	d1eb      	bne.n	80878 <pio_handler_process+0x20>
   808a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   808a4:	000806dd 	.word	0x000806dd
   808a8:	000806e1 	.word	0x000806e1
   808ac:	20070a74 	.word	0x20070a74

000808b0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   808b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   808b2:	4c0b      	ldr	r4, [pc, #44]	; (808e0 <pio_handler_set+0x30>)
   808b4:	6824      	ldr	r4, [r4, #0]
   808b6:	2c06      	cmp	r4, #6
   808b8:	d810      	bhi.n	808dc <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   808ba:	4f0a      	ldr	r7, [pc, #40]	; (808e4 <pio_handler_set+0x34>)
   808bc:	0126      	lsls	r6, r4, #4
   808be:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   808c0:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   808c2:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   808c4:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   808c6:	9906      	ldr	r1, [sp, #24]
   808c8:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   808ca:	3401      	adds	r4, #1
   808cc:	4904      	ldr	r1, [pc, #16]	; (808e0 <pio_handler_set+0x30>)
   808ce:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   808d0:	4611      	mov	r1, r2
   808d2:	461a      	mov	r2, r3
   808d4:	4b04      	ldr	r3, [pc, #16]	; (808e8 <pio_handler_set+0x38>)
   808d6:	4798      	blx	r3

	return 0;
   808d8:	2000      	movs	r0, #0
   808da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   808dc:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   808de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   808e0:	20070a70 	.word	0x20070a70
   808e4:	20070a74 	.word	0x20070a74
   808e8:	000806a5 	.word	0x000806a5

000808ec <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   808ec:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   808ee:	4802      	ldr	r0, [pc, #8]	; (808f8 <PIOA_Handler+0xc>)
   808f0:	210b      	movs	r1, #11
   808f2:	4b02      	ldr	r3, [pc, #8]	; (808fc <PIOA_Handler+0x10>)
   808f4:	4798      	blx	r3
   808f6:	bd08      	pop	{r3, pc}
   808f8:	400e0e00 	.word	0x400e0e00
   808fc:	00080859 	.word	0x00080859

00080900 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80900:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80902:	4802      	ldr	r0, [pc, #8]	; (8090c <PIOB_Handler+0xc>)
   80904:	210c      	movs	r1, #12
   80906:	4b02      	ldr	r3, [pc, #8]	; (80910 <PIOB_Handler+0x10>)
   80908:	4798      	blx	r3
   8090a:	bd08      	pop	{r3, pc}
   8090c:	400e1000 	.word	0x400e1000
   80910:	00080859 	.word	0x00080859

00080914 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80914:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80916:	4802      	ldr	r0, [pc, #8]	; (80920 <PIOC_Handler+0xc>)
   80918:	210d      	movs	r1, #13
   8091a:	4b02      	ldr	r3, [pc, #8]	; (80924 <PIOC_Handler+0x10>)
   8091c:	4798      	blx	r3
   8091e:	bd08      	pop	{r3, pc}
   80920:	400e1200 	.word	0x400e1200
   80924:	00080859 	.word	0x00080859

00080928 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80928:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8092a:	4802      	ldr	r0, [pc, #8]	; (80934 <PIOD_Handler+0xc>)
   8092c:	210e      	movs	r1, #14
   8092e:	4b02      	ldr	r3, [pc, #8]	; (80938 <PIOD_Handler+0x10>)
   80930:	4798      	blx	r3
   80932:	bd08      	pop	{r3, pc}
   80934:	400e1400 	.word	0x400e1400
   80938:	00080859 	.word	0x00080859

0008093c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8093c:	4b17      	ldr	r3, [pc, #92]	; (8099c <pmc_switch_mck_to_pllack+0x60>)
   8093e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80940:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80944:	4310      	orrs	r0, r2
   80946:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80948:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8094a:	f013 0f08 	tst.w	r3, #8
   8094e:	d109      	bne.n	80964 <pmc_switch_mck_to_pllack+0x28>
   80950:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80954:	4911      	ldr	r1, [pc, #68]	; (8099c <pmc_switch_mck_to_pllack+0x60>)
   80956:	e001      	b.n	8095c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80958:	3b01      	subs	r3, #1
   8095a:	d019      	beq.n	80990 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8095c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8095e:	f012 0f08 	tst.w	r2, #8
   80962:	d0f9      	beq.n	80958 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80964:	4b0d      	ldr	r3, [pc, #52]	; (8099c <pmc_switch_mck_to_pllack+0x60>)
   80966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80968:	f022 0203 	bic.w	r2, r2, #3
   8096c:	f042 0202 	orr.w	r2, r2, #2
   80970:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80972:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80974:	f010 0008 	ands.w	r0, r0, #8
   80978:	d10c      	bne.n	80994 <pmc_switch_mck_to_pllack+0x58>
   8097a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8097e:	4907      	ldr	r1, [pc, #28]	; (8099c <pmc_switch_mck_to_pllack+0x60>)
   80980:	e001      	b.n	80986 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80982:	3b01      	subs	r3, #1
   80984:	d008      	beq.n	80998 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80986:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80988:	f012 0f08 	tst.w	r2, #8
   8098c:	d0f9      	beq.n	80982 <pmc_switch_mck_to_pllack+0x46>
   8098e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80990:	2001      	movs	r0, #1
   80992:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80994:	2000      	movs	r0, #0
   80996:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80998:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8099a:	4770      	bx	lr
   8099c:	400e0600 	.word	0x400e0600

000809a0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   809a0:	b138      	cbz	r0, 809b2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   809a2:	4911      	ldr	r1, [pc, #68]	; (809e8 <pmc_switch_mainck_to_xtal+0x48>)
   809a4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   809a6:	4a11      	ldr	r2, [pc, #68]	; (809ec <pmc_switch_mainck_to_xtal+0x4c>)
   809a8:	401a      	ands	r2, r3
   809aa:	4b11      	ldr	r3, [pc, #68]	; (809f0 <pmc_switch_mainck_to_xtal+0x50>)
   809ac:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   809ae:	620b      	str	r3, [r1, #32]
   809b0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   809b2:	4a0d      	ldr	r2, [pc, #52]	; (809e8 <pmc_switch_mainck_to_xtal+0x48>)
   809b4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   809b6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   809ba:	f023 0303 	bic.w	r3, r3, #3
   809be:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   809c2:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   809c6:	0209      	lsls	r1, r1, #8
   809c8:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   809ca:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   809cc:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   809ce:	6e93      	ldr	r3, [r2, #104]	; 0x68
   809d0:	f013 0f01 	tst.w	r3, #1
   809d4:	d0fb      	beq.n	809ce <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   809d6:	4a04      	ldr	r2, [pc, #16]	; (809e8 <pmc_switch_mainck_to_xtal+0x48>)
   809d8:	6a13      	ldr	r3, [r2, #32]
   809da:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   809de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   809e2:	6213      	str	r3, [r2, #32]
   809e4:	4770      	bx	lr
   809e6:	bf00      	nop
   809e8:	400e0600 	.word	0x400e0600
   809ec:	fec8fffc 	.word	0xfec8fffc
   809f0:	01370002 	.word	0x01370002

000809f4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   809f4:	4b02      	ldr	r3, [pc, #8]	; (80a00 <pmc_osc_is_ready_mainck+0xc>)
   809f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   809f8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   809fc:	4770      	bx	lr
   809fe:	bf00      	nop
   80a00:	400e0600 	.word	0x400e0600

00080a04 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80a04:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80a08:	4b01      	ldr	r3, [pc, #4]	; (80a10 <pmc_disable_pllack+0xc>)
   80a0a:	629a      	str	r2, [r3, #40]	; 0x28
   80a0c:	4770      	bx	lr
   80a0e:	bf00      	nop
   80a10:	400e0600 	.word	0x400e0600

00080a14 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80a14:	4b02      	ldr	r3, [pc, #8]	; (80a20 <pmc_is_locked_pllack+0xc>)
   80a16:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80a18:	f000 0002 	and.w	r0, r0, #2
   80a1c:	4770      	bx	lr
   80a1e:	bf00      	nop
   80a20:	400e0600 	.word	0x400e0600

00080a24 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80a24:	282c      	cmp	r0, #44	; 0x2c
   80a26:	d820      	bhi.n	80a6a <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80a28:	281f      	cmp	r0, #31
   80a2a:	d80d      	bhi.n	80a48 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80a2c:	4b12      	ldr	r3, [pc, #72]	; (80a78 <pmc_enable_periph_clk+0x54>)
   80a2e:	699a      	ldr	r2, [r3, #24]
   80a30:	2301      	movs	r3, #1
   80a32:	4083      	lsls	r3, r0
   80a34:	401a      	ands	r2, r3
   80a36:	4293      	cmp	r3, r2
   80a38:	d019      	beq.n	80a6e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80a3a:	2301      	movs	r3, #1
   80a3c:	fa03 f000 	lsl.w	r0, r3, r0
   80a40:	4b0d      	ldr	r3, [pc, #52]	; (80a78 <pmc_enable_periph_clk+0x54>)
   80a42:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80a44:	2000      	movs	r0, #0
   80a46:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80a48:	4b0b      	ldr	r3, [pc, #44]	; (80a78 <pmc_enable_periph_clk+0x54>)
   80a4a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80a4e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80a50:	2301      	movs	r3, #1
   80a52:	4083      	lsls	r3, r0
   80a54:	401a      	ands	r2, r3
   80a56:	4293      	cmp	r3, r2
   80a58:	d00b      	beq.n	80a72 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80a5a:	2301      	movs	r3, #1
   80a5c:	fa03 f000 	lsl.w	r0, r3, r0
   80a60:	4b05      	ldr	r3, [pc, #20]	; (80a78 <pmc_enable_periph_clk+0x54>)
   80a62:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80a66:	2000      	movs	r0, #0
   80a68:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80a6a:	2001      	movs	r0, #1
   80a6c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80a6e:	2000      	movs	r0, #0
   80a70:	4770      	bx	lr
   80a72:	2000      	movs	r0, #0
}
   80a74:	4770      	bx	lr
   80a76:	bf00      	nop
   80a78:	400e0600 	.word	0x400e0600

00080a7c <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80a7c:	b120      	cbz	r0, 80a88 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80a7e:	4a05      	ldr	r2, [pc, #20]	; (80a94 <pmc_set_writeprotect+0x18>)
   80a80:	4b05      	ldr	r3, [pc, #20]	; (80a98 <pmc_set_writeprotect+0x1c>)
   80a82:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80a86:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80a88:	4a04      	ldr	r2, [pc, #16]	; (80a9c <pmc_set_writeprotect+0x20>)
   80a8a:	4b03      	ldr	r3, [pc, #12]	; (80a98 <pmc_set_writeprotect+0x1c>)
   80a8c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80a90:	4770      	bx	lr
   80a92:	bf00      	nop
   80a94:	504d4301 	.word	0x504d4301
   80a98:	400e0600 	.word	0x400e0600
   80a9c:	504d4300 	.word	0x504d4300

00080aa0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80aa0:	e7fe      	b.n	80aa0 <Dummy_Handler>
   80aa2:	bf00      	nop

00080aa4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80aa4:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80aa6:	4b1e      	ldr	r3, [pc, #120]	; (80b20 <Reset_Handler+0x7c>)
   80aa8:	4a1e      	ldr	r2, [pc, #120]	; (80b24 <Reset_Handler+0x80>)
   80aaa:	429a      	cmp	r2, r3
   80aac:	d003      	beq.n	80ab6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80aae:	4b1e      	ldr	r3, [pc, #120]	; (80b28 <Reset_Handler+0x84>)
   80ab0:	4a1b      	ldr	r2, [pc, #108]	; (80b20 <Reset_Handler+0x7c>)
   80ab2:	429a      	cmp	r2, r3
   80ab4:	d304      	bcc.n	80ac0 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80ab6:	4b1d      	ldr	r3, [pc, #116]	; (80b2c <Reset_Handler+0x88>)
   80ab8:	4a1d      	ldr	r2, [pc, #116]	; (80b30 <Reset_Handler+0x8c>)
   80aba:	429a      	cmp	r2, r3
   80abc:	d30f      	bcc.n	80ade <Reset_Handler+0x3a>
   80abe:	e01a      	b.n	80af6 <Reset_Handler+0x52>
   80ac0:	4b1c      	ldr	r3, [pc, #112]	; (80b34 <Reset_Handler+0x90>)
   80ac2:	4c1d      	ldr	r4, [pc, #116]	; (80b38 <Reset_Handler+0x94>)
   80ac4:	1ae4      	subs	r4, r4, r3
   80ac6:	f024 0403 	bic.w	r4, r4, #3
   80aca:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80acc:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80ace:	4814      	ldr	r0, [pc, #80]	; (80b20 <Reset_Handler+0x7c>)
   80ad0:	4914      	ldr	r1, [pc, #80]	; (80b24 <Reset_Handler+0x80>)
   80ad2:	585a      	ldr	r2, [r3, r1]
   80ad4:	501a      	str	r2, [r3, r0]
   80ad6:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ad8:	42a3      	cmp	r3, r4
   80ada:	d1fa      	bne.n	80ad2 <Reset_Handler+0x2e>
   80adc:	e7eb      	b.n	80ab6 <Reset_Handler+0x12>
   80ade:	4b17      	ldr	r3, [pc, #92]	; (80b3c <Reset_Handler+0x98>)
   80ae0:	4917      	ldr	r1, [pc, #92]	; (80b40 <Reset_Handler+0x9c>)
   80ae2:	1ac9      	subs	r1, r1, r3
   80ae4:	f021 0103 	bic.w	r1, r1, #3
   80ae8:	1d1a      	adds	r2, r3, #4
   80aea:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80aec:	2200      	movs	r2, #0
   80aee:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80af2:	428b      	cmp	r3, r1
   80af4:	d1fb      	bne.n	80aee <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80af6:	4a13      	ldr	r2, [pc, #76]	; (80b44 <Reset_Handler+0xa0>)
   80af8:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80afc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80b00:	4911      	ldr	r1, [pc, #68]	; (80b48 <Reset_Handler+0xa4>)
   80b02:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80b04:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80b08:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80b0c:	d203      	bcs.n	80b16 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80b0e:	688a      	ldr	r2, [r1, #8]
   80b10:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80b14:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80b16:	4b0d      	ldr	r3, [pc, #52]	; (80b4c <Reset_Handler+0xa8>)
   80b18:	4798      	blx	r3

	/* Branch to main function */
	main();
   80b1a:	4b0d      	ldr	r3, [pc, #52]	; (80b50 <Reset_Handler+0xac>)
   80b1c:	4798      	blx	r3
   80b1e:	e7fe      	b.n	80b1e <Reset_Handler+0x7a>
   80b20:	20070000 	.word	0x20070000
   80b24:	00083ff4 	.word	0x00083ff4
   80b28:	200709ac 	.word	0x200709ac
   80b2c:	20070b2c 	.word	0x20070b2c
   80b30:	200709ac 	.word	0x200709ac
   80b34:	20070004 	.word	0x20070004
   80b38:	200709af 	.word	0x200709af
   80b3c:	200709a8 	.word	0x200709a8
   80b40:	20070b27 	.word	0x20070b27
   80b44:	00080000 	.word	0x00080000
   80b48:	e000ed00 	.word	0xe000ed00
   80b4c:	00081565 	.word	0x00081565
   80b50:	00080e61 	.word	0x00080e61

00080b54 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80b54:	4b3e      	ldr	r3, [pc, #248]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b58:	f003 0303 	and.w	r3, r3, #3
   80b5c:	2b03      	cmp	r3, #3
   80b5e:	d85f      	bhi.n	80c20 <SystemCoreClockUpdate+0xcc>
   80b60:	e8df f003 	tbb	[pc, r3]
   80b64:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80b68:	4b3a      	ldr	r3, [pc, #232]	; (80c54 <SystemCoreClockUpdate+0x100>)
   80b6a:	695b      	ldr	r3, [r3, #20]
   80b6c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80b70:	bf14      	ite	ne
   80b72:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80b76:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80b7a:	4b37      	ldr	r3, [pc, #220]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80b7c:	601a      	str	r2, [r3, #0]
   80b7e:	e04f      	b.n	80c20 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b80:	4b33      	ldr	r3, [pc, #204]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80b82:	6a1b      	ldr	r3, [r3, #32]
   80b84:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b88:	d003      	beq.n	80b92 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b8a:	4a34      	ldr	r2, [pc, #208]	; (80c5c <SystemCoreClockUpdate+0x108>)
   80b8c:	4b32      	ldr	r3, [pc, #200]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80b8e:	601a      	str	r2, [r3, #0]
   80b90:	e046      	b.n	80c20 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b92:	4a33      	ldr	r2, [pc, #204]	; (80c60 <SystemCoreClockUpdate+0x10c>)
   80b94:	4b30      	ldr	r3, [pc, #192]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80b96:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b98:	4b2d      	ldr	r3, [pc, #180]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80b9a:	6a1b      	ldr	r3, [r3, #32]
   80b9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ba0:	2b10      	cmp	r3, #16
   80ba2:	d002      	beq.n	80baa <SystemCoreClockUpdate+0x56>
   80ba4:	2b20      	cmp	r3, #32
   80ba6:	d004      	beq.n	80bb2 <SystemCoreClockUpdate+0x5e>
   80ba8:	e03a      	b.n	80c20 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80baa:	4a2e      	ldr	r2, [pc, #184]	; (80c64 <SystemCoreClockUpdate+0x110>)
   80bac:	4b2a      	ldr	r3, [pc, #168]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80bae:	601a      	str	r2, [r3, #0]
				break;
   80bb0:	e036      	b.n	80c20 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80bb2:	4a2a      	ldr	r2, [pc, #168]	; (80c5c <SystemCoreClockUpdate+0x108>)
   80bb4:	4b28      	ldr	r3, [pc, #160]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80bb6:	601a      	str	r2, [r3, #0]
				break;
   80bb8:	e032      	b.n	80c20 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80bba:	4b25      	ldr	r3, [pc, #148]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80bbc:	6a1b      	ldr	r3, [r3, #32]
   80bbe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80bc2:	d003      	beq.n	80bcc <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80bc4:	4a25      	ldr	r2, [pc, #148]	; (80c5c <SystemCoreClockUpdate+0x108>)
   80bc6:	4b24      	ldr	r3, [pc, #144]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80bc8:	601a      	str	r2, [r3, #0]
   80bca:	e012      	b.n	80bf2 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80bcc:	4a24      	ldr	r2, [pc, #144]	; (80c60 <SystemCoreClockUpdate+0x10c>)
   80bce:	4b22      	ldr	r3, [pc, #136]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80bd0:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80bd2:	4b1f      	ldr	r3, [pc, #124]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80bd4:	6a1b      	ldr	r3, [r3, #32]
   80bd6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80bda:	2b10      	cmp	r3, #16
   80bdc:	d002      	beq.n	80be4 <SystemCoreClockUpdate+0x90>
   80bde:	2b20      	cmp	r3, #32
   80be0:	d004      	beq.n	80bec <SystemCoreClockUpdate+0x98>
   80be2:	e006      	b.n	80bf2 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80be4:	4a1f      	ldr	r2, [pc, #124]	; (80c64 <SystemCoreClockUpdate+0x110>)
   80be6:	4b1c      	ldr	r3, [pc, #112]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80be8:	601a      	str	r2, [r3, #0]
				break;
   80bea:	e002      	b.n	80bf2 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80bec:	4a1b      	ldr	r2, [pc, #108]	; (80c5c <SystemCoreClockUpdate+0x108>)
   80bee:	4b1a      	ldr	r3, [pc, #104]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80bf0:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80bf2:	4b17      	ldr	r3, [pc, #92]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80bf6:	f003 0303 	and.w	r3, r3, #3
   80bfa:	2b02      	cmp	r3, #2
   80bfc:	d10d      	bne.n	80c1a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80bfe:	4b14      	ldr	r3, [pc, #80]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80c00:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c02:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80c04:	4b14      	ldr	r3, [pc, #80]	; (80c58 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80c06:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80c0a:	681a      	ldr	r2, [r3, #0]
   80c0c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c10:	b2c9      	uxtb	r1, r1
   80c12:	fbb2 f2f1 	udiv	r2, r2, r1
   80c16:	601a      	str	r2, [r3, #0]
   80c18:	e002      	b.n	80c20 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80c1a:	4a13      	ldr	r2, [pc, #76]	; (80c68 <SystemCoreClockUpdate+0x114>)
   80c1c:	4b0e      	ldr	r3, [pc, #56]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80c1e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80c20:	4b0b      	ldr	r3, [pc, #44]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c24:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c28:	2b70      	cmp	r3, #112	; 0x70
   80c2a:	d107      	bne.n	80c3c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80c2c:	4b0a      	ldr	r3, [pc, #40]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80c2e:	681a      	ldr	r2, [r3, #0]
   80c30:	490e      	ldr	r1, [pc, #56]	; (80c6c <SystemCoreClockUpdate+0x118>)
   80c32:	fba1 0202 	umull	r0, r2, r1, r2
   80c36:	0852      	lsrs	r2, r2, #1
   80c38:	601a      	str	r2, [r3, #0]
   80c3a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80c3c:	4b04      	ldr	r3, [pc, #16]	; (80c50 <SystemCoreClockUpdate+0xfc>)
   80c3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80c40:	4b05      	ldr	r3, [pc, #20]	; (80c58 <SystemCoreClockUpdate+0x104>)
   80c42:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80c46:	681a      	ldr	r2, [r3, #0]
   80c48:	40ca      	lsrs	r2, r1
   80c4a:	601a      	str	r2, [r3, #0]
   80c4c:	4770      	bx	lr
   80c4e:	bf00      	nop
   80c50:	400e0600 	.word	0x400e0600
   80c54:	400e1a10 	.word	0x400e1a10
   80c58:	20070140 	.word	0x20070140
   80c5c:	00b71b00 	.word	0x00b71b00
   80c60:	003d0900 	.word	0x003d0900
   80c64:	007a1200 	.word	0x007a1200
   80c68:	0e4e1c00 	.word	0x0e4e1c00
   80c6c:	aaaaaaab 	.word	0xaaaaaaab

00080c70 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80c70:	4b09      	ldr	r3, [pc, #36]	; (80c98 <_sbrk+0x28>)
   80c72:	681b      	ldr	r3, [r3, #0]
   80c74:	b913      	cbnz	r3, 80c7c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80c76:	4a09      	ldr	r2, [pc, #36]	; (80c9c <_sbrk+0x2c>)
   80c78:	4b07      	ldr	r3, [pc, #28]	; (80c98 <_sbrk+0x28>)
   80c7a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80c7c:	4b06      	ldr	r3, [pc, #24]	; (80c98 <_sbrk+0x28>)
   80c7e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80c80:	181a      	adds	r2, r3, r0
   80c82:	4907      	ldr	r1, [pc, #28]	; (80ca0 <_sbrk+0x30>)
   80c84:	4291      	cmp	r1, r2
   80c86:	db04      	blt.n	80c92 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80c88:	4610      	mov	r0, r2
   80c8a:	4a03      	ldr	r2, [pc, #12]	; (80c98 <_sbrk+0x28>)
   80c8c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80c8e:	4618      	mov	r0, r3
   80c90:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80c92:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80c96:	4770      	bx	lr
   80c98:	20070ae4 	.word	0x20070ae4
   80c9c:	20072b30 	.word	0x20072b30
   80ca0:	20087ffc 	.word	0x20087ffc

00080ca4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80ca4:	f04f 30ff 	mov.w	r0, #4294967295
   80ca8:	4770      	bx	lr
   80caa:	bf00      	nop

00080cac <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80cac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80cb0:	604b      	str	r3, [r1, #4]

	return 0;
}
   80cb2:	2000      	movs	r0, #0
   80cb4:	4770      	bx	lr
   80cb6:	bf00      	nop

00080cb8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80cb8:	2001      	movs	r0, #1
   80cba:	4770      	bx	lr

00080cbc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80cbc:	2000      	movs	r0, #0
   80cbe:	4770      	bx	lr

00080cc0 <pulse>:
 */ 
#include <asf.h>
#include "motorFunc.h"

//Sends the pulse to the engine
void pulse(uint16_t motorSpeed){
   80cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80cc2:	4c0d      	ldr	r4, [pc, #52]	; (80cf8 <pulse+0x38>)
   80cc4:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80cc8:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(pin24, HIGH);
	delay_us(motorSpeed);
   80cca:	a309      	add	r3, pc, #36	; (adr r3, 80cf0 <pulse+0x30>)
   80ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
   80cd0:	490a      	ldr	r1, [pc, #40]	; (80cfc <pulse+0x3c>)
   80cd2:	4616      	mov	r6, r2
   80cd4:	461f      	mov	r7, r3
   80cd6:	fbe1 6700 	umlal	r6, r7, r1, r0
   80cda:	4630      	mov	r0, r6
   80cdc:	4639      	mov	r1, r7
   80cde:	4a08      	ldr	r2, [pc, #32]	; (80d00 <pulse+0x40>)
   80ce0:	2300      	movs	r3, #0
   80ce2:	4e08      	ldr	r6, [pc, #32]	; (80d04 <pulse+0x44>)
   80ce4:	47b0      	blx	r6
   80ce6:	4b08      	ldr	r3, [pc, #32]	; (80d08 <pulse+0x48>)
   80ce8:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80cea:	6365      	str	r5, [r4, #52]	; 0x34
   80cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80cee:	bf00      	nop
   80cf0:	00d59f7f 	.word	0x00d59f7f
   80cf4:	00000000 	.word	0x00000000
   80cf8:	400e0e00 	.word	0x400e0e00
   80cfc:	0501bd00 	.word	0x0501bd00
   80d00:	00d59f80 	.word	0x00d59f80
   80d04:	00080fa5 	.word	0x00080fa5
   80d08:	20070001 	.word	0x20070001
   80d0c:	f3af 8000 	nop.w

00080d10 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80d10:	b5f0      	push	{r4, r5, r6, r7, lr}
   80d12:	b083      	sub	sp, #12
   80d14:	4604      	mov	r4, r0
   80d16:	460d      	mov	r5, r1
	uint32_t val = 0;
   80d18:	2300      	movs	r3, #0
   80d1a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d1c:	4b1f      	ldr	r3, [pc, #124]	; (80d9c <usart_serial_getchar+0x8c>)
   80d1e:	4298      	cmp	r0, r3
   80d20:	d107      	bne.n	80d32 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80d22:	461f      	mov	r7, r3
   80d24:	4e1e      	ldr	r6, [pc, #120]	; (80da0 <usart_serial_getchar+0x90>)
   80d26:	4638      	mov	r0, r7
   80d28:	4629      	mov	r1, r5
   80d2a:	47b0      	blx	r6
   80d2c:	2800      	cmp	r0, #0
   80d2e:	d1fa      	bne.n	80d26 <usart_serial_getchar+0x16>
   80d30:	e019      	b.n	80d66 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d32:	4b1c      	ldr	r3, [pc, #112]	; (80da4 <usart_serial_getchar+0x94>)
   80d34:	4298      	cmp	r0, r3
   80d36:	d109      	bne.n	80d4c <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80d38:	461f      	mov	r7, r3
   80d3a:	4e1b      	ldr	r6, [pc, #108]	; (80da8 <usart_serial_getchar+0x98>)
   80d3c:	4638      	mov	r0, r7
   80d3e:	a901      	add	r1, sp, #4
   80d40:	47b0      	blx	r6
   80d42:	2800      	cmp	r0, #0
   80d44:	d1fa      	bne.n	80d3c <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80d46:	9b01      	ldr	r3, [sp, #4]
   80d48:	702b      	strb	r3, [r5, #0]
   80d4a:	e019      	b.n	80d80 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80d4c:	4b17      	ldr	r3, [pc, #92]	; (80dac <usart_serial_getchar+0x9c>)
   80d4e:	4298      	cmp	r0, r3
   80d50:	d109      	bne.n	80d66 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80d52:	461e      	mov	r6, r3
   80d54:	4c14      	ldr	r4, [pc, #80]	; (80da8 <usart_serial_getchar+0x98>)
   80d56:	4630      	mov	r0, r6
   80d58:	a901      	add	r1, sp, #4
   80d5a:	47a0      	blx	r4
   80d5c:	2800      	cmp	r0, #0
   80d5e:	d1fa      	bne.n	80d56 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80d60:	9b01      	ldr	r3, [sp, #4]
   80d62:	702b      	strb	r3, [r5, #0]
   80d64:	e018      	b.n	80d98 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80d66:	4b12      	ldr	r3, [pc, #72]	; (80db0 <usart_serial_getchar+0xa0>)
   80d68:	429c      	cmp	r4, r3
   80d6a:	d109      	bne.n	80d80 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80d6c:	461e      	mov	r6, r3
   80d6e:	4c0e      	ldr	r4, [pc, #56]	; (80da8 <usart_serial_getchar+0x98>)
   80d70:	4630      	mov	r0, r6
   80d72:	a901      	add	r1, sp, #4
   80d74:	47a0      	blx	r4
   80d76:	2800      	cmp	r0, #0
   80d78:	d1fa      	bne.n	80d70 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80d7a:	9b01      	ldr	r3, [sp, #4]
   80d7c:	702b      	strb	r3, [r5, #0]
   80d7e:	e00b      	b.n	80d98 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d80:	4b0c      	ldr	r3, [pc, #48]	; (80db4 <usart_serial_getchar+0xa4>)
   80d82:	429c      	cmp	r4, r3
   80d84:	d108      	bne.n	80d98 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80d86:	461e      	mov	r6, r3
   80d88:	4c07      	ldr	r4, [pc, #28]	; (80da8 <usart_serial_getchar+0x98>)
   80d8a:	4630      	mov	r0, r6
   80d8c:	a901      	add	r1, sp, #4
   80d8e:	47a0      	blx	r4
   80d90:	2800      	cmp	r0, #0
   80d92:	d1fa      	bne.n	80d8a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80d94:	9b01      	ldr	r3, [sp, #4]
   80d96:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80d98:	b003      	add	sp, #12
   80d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d9c:	400e0800 	.word	0x400e0800
   80da0:	000802e9 	.word	0x000802e9
   80da4:	40098000 	.word	0x40098000
   80da8:	00080311 	.word	0x00080311
   80dac:	4009c000 	.word	0x4009c000
   80db0:	400a0000 	.word	0x400a0000
   80db4:	400a4000 	.word	0x400a4000

00080db8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80db8:	b570      	push	{r4, r5, r6, lr}
   80dba:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80dbc:	4b21      	ldr	r3, [pc, #132]	; (80e44 <usart_serial_putchar+0x8c>)
   80dbe:	4298      	cmp	r0, r3
   80dc0:	d107      	bne.n	80dd2 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80dc2:	461e      	mov	r6, r3
   80dc4:	4d20      	ldr	r5, [pc, #128]	; (80e48 <usart_serial_putchar+0x90>)
   80dc6:	4630      	mov	r0, r6
   80dc8:	4621      	mov	r1, r4
   80dca:	47a8      	blx	r5
   80dcc:	2800      	cmp	r0, #0
   80dce:	d1fa      	bne.n	80dc6 <usart_serial_putchar+0xe>
   80dd0:	e02b      	b.n	80e2a <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80dd2:	4b1e      	ldr	r3, [pc, #120]	; (80e4c <usart_serial_putchar+0x94>)
   80dd4:	4298      	cmp	r0, r3
   80dd6:	d107      	bne.n	80de8 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80dd8:	461e      	mov	r6, r3
   80dda:	4d1d      	ldr	r5, [pc, #116]	; (80e50 <usart_serial_putchar+0x98>)
   80ddc:	4630      	mov	r0, r6
   80dde:	4621      	mov	r1, r4
   80de0:	47a8      	blx	r5
   80de2:	2800      	cmp	r0, #0
   80de4:	d1fa      	bne.n	80ddc <usart_serial_putchar+0x24>
   80de6:	e022      	b.n	80e2e <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80de8:	4b1a      	ldr	r3, [pc, #104]	; (80e54 <usart_serial_putchar+0x9c>)
   80dea:	4298      	cmp	r0, r3
   80dec:	d107      	bne.n	80dfe <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80dee:	461e      	mov	r6, r3
   80df0:	4d17      	ldr	r5, [pc, #92]	; (80e50 <usart_serial_putchar+0x98>)
   80df2:	4630      	mov	r0, r6
   80df4:	4621      	mov	r1, r4
   80df6:	47a8      	blx	r5
   80df8:	2800      	cmp	r0, #0
   80dfa:	d1fa      	bne.n	80df2 <usart_serial_putchar+0x3a>
   80dfc:	e019      	b.n	80e32 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80dfe:	4b16      	ldr	r3, [pc, #88]	; (80e58 <usart_serial_putchar+0xa0>)
   80e00:	4298      	cmp	r0, r3
   80e02:	d107      	bne.n	80e14 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80e04:	461e      	mov	r6, r3
   80e06:	4d12      	ldr	r5, [pc, #72]	; (80e50 <usart_serial_putchar+0x98>)
   80e08:	4630      	mov	r0, r6
   80e0a:	4621      	mov	r1, r4
   80e0c:	47a8      	blx	r5
   80e0e:	2800      	cmp	r0, #0
   80e10:	d1fa      	bne.n	80e08 <usart_serial_putchar+0x50>
   80e12:	e010      	b.n	80e36 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80e14:	4b11      	ldr	r3, [pc, #68]	; (80e5c <usart_serial_putchar+0xa4>)
   80e16:	4298      	cmp	r0, r3
   80e18:	d10f      	bne.n	80e3a <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80e1a:	461e      	mov	r6, r3
   80e1c:	4d0c      	ldr	r5, [pc, #48]	; (80e50 <usart_serial_putchar+0x98>)
   80e1e:	4630      	mov	r0, r6
   80e20:	4621      	mov	r1, r4
   80e22:	47a8      	blx	r5
   80e24:	2800      	cmp	r0, #0
   80e26:	d1fa      	bne.n	80e1e <usart_serial_putchar+0x66>
   80e28:	e009      	b.n	80e3e <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80e2a:	2001      	movs	r0, #1
   80e2c:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e2e:	2001      	movs	r0, #1
   80e30:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e32:	2001      	movs	r0, #1
   80e34:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e36:	2001      	movs	r0, #1
   80e38:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80e3a:	2000      	movs	r0, #0
   80e3c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80e3e:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80e40:	bd70      	pop	{r4, r5, r6, pc}
   80e42:	bf00      	nop
   80e44:	400e0800 	.word	0x400e0800
   80e48:	000802d9 	.word	0x000802d9
   80e4c:	40098000 	.word	0x40098000
   80e50:	000802fd 	.word	0x000802fd
   80e54:	4009c000 	.word	0x4009c000
   80e58:	400a0000 	.word	0x400a0000
   80e5c:	400a4000 	.word	0x400a4000

00080e60 <main>:
	printf("Console ready\n");
	printf("=============\n");
}

int main (void)
{
   80e60:	b5f0      	push	{r4, r5, r6, r7, lr}
   80e62:	b085      	sub	sp, #20
	sysclk_init();
   80e64:	4b32      	ldr	r3, [pc, #200]	; (80f30 <main+0xd0>)
   80e66:	4798      	blx	r3
	board_init();
   80e68:	4b32      	ldr	r3, [pc, #200]	; (80f34 <main+0xd4>)
   80e6a:	4798      	blx	r3
   80e6c:	2008      	movs	r0, #8
   80e6e:	4d32      	ldr	r5, [pc, #200]	; (80f38 <main+0xd8>)
   80e70:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80e72:	4c32      	ldr	r4, [pc, #200]	; (80f3c <main+0xdc>)
   80e74:	4b32      	ldr	r3, [pc, #200]	; (80f40 <main+0xe0>)
   80e76:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80e78:	4a32      	ldr	r2, [pc, #200]	; (80f44 <main+0xe4>)
   80e7a:	4b33      	ldr	r3, [pc, #204]	; (80f48 <main+0xe8>)
   80e7c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80e7e:	4a33      	ldr	r2, [pc, #204]	; (80f4c <main+0xec>)
   80e80:	4b33      	ldr	r3, [pc, #204]	; (80f50 <main+0xf0>)
   80e82:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80e84:	4b33      	ldr	r3, [pc, #204]	; (80f54 <main+0xf4>)
   80e86:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80e88:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80e8c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80e8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e92:	9303      	str	r3, [sp, #12]
   80e94:	2008      	movs	r0, #8
   80e96:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80e98:	4620      	mov	r0, r4
   80e9a:	a901      	add	r1, sp, #4
   80e9c:	4b2e      	ldr	r3, [pc, #184]	; (80f58 <main+0xf8>)
   80e9e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80ea0:	4d2e      	ldr	r5, [pc, #184]	; (80f5c <main+0xfc>)
   80ea2:	682b      	ldr	r3, [r5, #0]
   80ea4:	6898      	ldr	r0, [r3, #8]
   80ea6:	2100      	movs	r1, #0
   80ea8:	4c2d      	ldr	r4, [pc, #180]	; (80f60 <main+0x100>)
   80eaa:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80eac:	682b      	ldr	r3, [r5, #0]
   80eae:	6858      	ldr	r0, [r3, #4]
   80eb0:	2100      	movs	r1, #0
   80eb2:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80eb4:	482b      	ldr	r0, [pc, #172]	; (80f64 <main+0x104>)
   80eb6:	4c2c      	ldr	r4, [pc, #176]	; (80f68 <main+0x108>)
   80eb8:	47a0      	blx	r4
	printf("=============\n");
   80eba:	482c      	ldr	r0, [pc, #176]	; (80f6c <main+0x10c>)
   80ebc:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80ebe:	4b2c      	ldr	r3, [pc, #176]	; (80f70 <main+0x110>)
   80ec0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80ec4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80ec6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80eca:	4c2a      	ldr	r4, [pc, #168]	; (80f74 <main+0x114>)
   80ecc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   80ed0:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80ed2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80ed6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80eda:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80edc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(pin24,IOPORT_DIR_OUTPUT);
	
	
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   80ee0:	200d      	movs	r0, #13
   80ee2:	4621      	mov	r1, r4
   80ee4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80ee8:	4b23      	ldr	r3, [pc, #140]	; (80f78 <main+0x118>)
   80eea:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   80eec:	200d      	movs	r0, #13
   80eee:	4621      	mov	r1, r4
   80ef0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80ef4:	4b21      	ldr	r3, [pc, #132]	; (80f7c <main+0x11c>)
   80ef6:	4798      	blx	r3
	unsigned long distance;
	
	//Starts with a delay simply to reduce the chance of an error occuring when reseting the program.
	delay_ms(2000);
   80ef8:	4821      	ldr	r0, [pc, #132]	; (80f80 <main+0x120>)
   80efa:	4b22      	ldr	r3, [pc, #136]	; (80f84 <main+0x124>)
   80efc:	4798      	blx	r3
		It is recommended that the "stop()" function is called between different sets of commands ex:
		forwardDrive, then stop, then reverseDrive.
		DO NOT go: forwardDrive into reverseDrive	
		This is to ensure that the motors don't get damaged.
	*/
	pulse(baseSpeed);
   80efe:	f44f 60c8 	mov.w	r0, #1600	; 0x640
   80f02:	4b21      	ldr	r3, [pc, #132]	; (80f88 <main+0x128>)
   80f04:	4798      	blx	r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80f06:	4627      	mov	r7, r4
	
	
	while(1){
		ioport_get_pin_level(A);
		ioport_get_pin_level(B);
	int ek = counterA - counterB;
   80f08:	4e20      	ldr	r6, [pc, #128]	; (80f8c <main+0x12c>)
   80f0a:	4d21      	ldr	r5, [pc, #132]	; (80f90 <main+0x130>)
   80f0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   80f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   80f10:	6830      	ldr	r0, [r6, #0]
   80f12:	682b      	ldr	r3, [r5, #0]
		{
			reglerahjul();
		} */
	
	//reglerahjul(ek);
	reglerahjul2(ek);
   80f14:	1ac0      	subs	r0, r0, r3
   80f16:	4b1f      	ldr	r3, [pc, #124]	; (80f94 <main+0x134>)
   80f18:	4798      	blx	r3
	//forwardDrive();
	printf("Awheel: %d\n", counterA);
   80f1a:	481f      	ldr	r0, [pc, #124]	; (80f98 <main+0x138>)
   80f1c:	6831      	ldr	r1, [r6, #0]
   80f1e:	4c12      	ldr	r4, [pc, #72]	; (80f68 <main+0x108>)
   80f20:	47a0      	blx	r4
	printf("Bwheel: %d\n", counterB);
   80f22:	481e      	ldr	r0, [pc, #120]	; (80f9c <main+0x13c>)
   80f24:	6829      	ldr	r1, [r5, #0]
   80f26:	47a0      	blx	r4
	//printf(counterB);
	//turnLeft();
	delay_ms(100);
   80f28:	481d      	ldr	r0, [pc, #116]	; (80fa0 <main+0x140>)
   80f2a:	4b16      	ldr	r3, [pc, #88]	; (80f84 <main+0x124>)
   80f2c:	4798      	blx	r3
   80f2e:	e7ed      	b.n	80f0c <main+0xac>
   80f30:	00080535 	.word	0x00080535
   80f34:	00080599 	.word	0x00080599
   80f38:	00080a25 	.word	0x00080a25
   80f3c:	400e0800 	.word	0x400e0800
   80f40:	20070b24 	.word	0x20070b24
   80f44:	00080db9 	.word	0x00080db9
   80f48:	20070b20 	.word	0x20070b20
   80f4c:	00080d11 	.word	0x00080d11
   80f50:	20070b1c 	.word	0x20070b1c
   80f54:	0501bd00 	.word	0x0501bd00
   80f58:	000802a1 	.word	0x000802a1
   80f5c:	20070570 	.word	0x20070570
   80f60:	00081671 	.word	0x00081671
   80f64:	00083f38 	.word	0x00083f38
   80f68:	000815b5 	.word	0x000815b5
   80f6c:	00083f48 	.word	0x00083f48
   80f70:	400e0e00 	.word	0x400e0e00
   80f74:	400e1200 	.word	0x400e1200
   80f78:	00080475 	.word	0x00080475
   80f7c:	000804d5 	.word	0x000804d5
   80f80:	00b71b00 	.word	0x00b71b00
   80f84:	20070001 	.word	0x20070001
   80f88:	00080cc1 	.word	0x00080cc1
   80f8c:	20070a68 	.word	0x20070a68
   80f90:	20070a6c 	.word	0x20070a6c
   80f94:	00080395 	.word	0x00080395
   80f98:	00083f58 	.word	0x00083f58
   80f9c:	00083f64 	.word	0x00083f64
   80fa0:	000927c0 	.word	0x000927c0

00080fa4 <__aeabi_uldivmod>:
   80fa4:	b94b      	cbnz	r3, 80fba <__aeabi_uldivmod+0x16>
   80fa6:	b942      	cbnz	r2, 80fba <__aeabi_uldivmod+0x16>
   80fa8:	2900      	cmp	r1, #0
   80faa:	bf08      	it	eq
   80fac:	2800      	cmpeq	r0, #0
   80fae:	d002      	beq.n	80fb6 <__aeabi_uldivmod+0x12>
   80fb0:	f04f 31ff 	mov.w	r1, #4294967295
   80fb4:	4608      	mov	r0, r1
   80fb6:	f000 b83b 	b.w	81030 <__aeabi_idiv0>
   80fba:	b082      	sub	sp, #8
   80fbc:	46ec      	mov	ip, sp
   80fbe:	e92d 5000 	stmdb	sp!, {ip, lr}
   80fc2:	f000 f81d 	bl	81000 <__gnu_uldivmod_helper>
   80fc6:	f8dd e004 	ldr.w	lr, [sp, #4]
   80fca:	b002      	add	sp, #8
   80fcc:	bc0c      	pop	{r2, r3}
   80fce:	4770      	bx	lr

00080fd0 <__gnu_ldivmod_helper>:
   80fd0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   80fd4:	9e08      	ldr	r6, [sp, #32]
   80fd6:	4614      	mov	r4, r2
   80fd8:	461d      	mov	r5, r3
   80fda:	4680      	mov	r8, r0
   80fdc:	4689      	mov	r9, r1
   80fde:	f000 f829 	bl	81034 <__divdi3>
   80fe2:	fb04 f301 	mul.w	r3, r4, r1
   80fe6:	fba4 ab00 	umull	sl, fp, r4, r0
   80fea:	fb00 3205 	mla	r2, r0, r5, r3
   80fee:	4493      	add	fp, r2
   80ff0:	ebb8 080a 	subs.w	r8, r8, sl
   80ff4:	eb69 090b 	sbc.w	r9, r9, fp
   80ff8:	e9c6 8900 	strd	r8, r9, [r6]
   80ffc:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00081000 <__gnu_uldivmod_helper>:
   81000:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   81004:	9e08      	ldr	r6, [sp, #32]
   81006:	4614      	mov	r4, r2
   81008:	461d      	mov	r5, r3
   8100a:	4680      	mov	r8, r0
   8100c:	4689      	mov	r9, r1
   8100e:	f000 f961 	bl	812d4 <__udivdi3>
   81012:	fb00 f505 	mul.w	r5, r0, r5
   81016:	fba0 ab04 	umull	sl, fp, r0, r4
   8101a:	fb04 5401 	mla	r4, r4, r1, r5
   8101e:	44a3      	add	fp, r4
   81020:	ebb8 080a 	subs.w	r8, r8, sl
   81024:	eb69 090b 	sbc.w	r9, r9, fp
   81028:	e9c6 8900 	strd	r8, r9, [r6]
   8102c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00081030 <__aeabi_idiv0>:
   81030:	4770      	bx	lr
   81032:	bf00      	nop

00081034 <__divdi3>:
   81034:	2900      	cmp	r1, #0
   81036:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8103a:	f2c0 80a1 	blt.w	81180 <__divdi3+0x14c>
   8103e:	2400      	movs	r4, #0
   81040:	2b00      	cmp	r3, #0
   81042:	f2c0 8098 	blt.w	81176 <__divdi3+0x142>
   81046:	4615      	mov	r5, r2
   81048:	4606      	mov	r6, r0
   8104a:	460f      	mov	r7, r1
   8104c:	2b00      	cmp	r3, #0
   8104e:	d13f      	bne.n	810d0 <__divdi3+0x9c>
   81050:	428a      	cmp	r2, r1
   81052:	d958      	bls.n	81106 <__divdi3+0xd2>
   81054:	fab2 f382 	clz	r3, r2
   81058:	b14b      	cbz	r3, 8106e <__divdi3+0x3a>
   8105a:	f1c3 0220 	rsb	r2, r3, #32
   8105e:	fa01 f703 	lsl.w	r7, r1, r3
   81062:	fa20 f202 	lsr.w	r2, r0, r2
   81066:	409d      	lsls	r5, r3
   81068:	fa00 f603 	lsl.w	r6, r0, r3
   8106c:	4317      	orrs	r7, r2
   8106e:	0c29      	lsrs	r1, r5, #16
   81070:	fbb7 f2f1 	udiv	r2, r7, r1
   81074:	fb01 7712 	mls	r7, r1, r2, r7
   81078:	b2a8      	uxth	r0, r5
   8107a:	fb00 f302 	mul.w	r3, r0, r2
   8107e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   81082:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   81086:	42bb      	cmp	r3, r7
   81088:	d909      	bls.n	8109e <__divdi3+0x6a>
   8108a:	197f      	adds	r7, r7, r5
   8108c:	f102 3cff 	add.w	ip, r2, #4294967295
   81090:	f080 8105 	bcs.w	8129e <__divdi3+0x26a>
   81094:	42bb      	cmp	r3, r7
   81096:	f240 8102 	bls.w	8129e <__divdi3+0x26a>
   8109a:	3a02      	subs	r2, #2
   8109c:	442f      	add	r7, r5
   8109e:	1aff      	subs	r7, r7, r3
   810a0:	fbb7 f3f1 	udiv	r3, r7, r1
   810a4:	fb01 7113 	mls	r1, r1, r3, r7
   810a8:	fb00 f003 	mul.w	r0, r0, r3
   810ac:	b2b6      	uxth	r6, r6
   810ae:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   810b2:	4288      	cmp	r0, r1
   810b4:	d908      	bls.n	810c8 <__divdi3+0x94>
   810b6:	1949      	adds	r1, r1, r5
   810b8:	f103 37ff 	add.w	r7, r3, #4294967295
   810bc:	f080 80f1 	bcs.w	812a2 <__divdi3+0x26e>
   810c0:	4288      	cmp	r0, r1
   810c2:	f240 80ee 	bls.w	812a2 <__divdi3+0x26e>
   810c6:	3b02      	subs	r3, #2
   810c8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   810cc:	2300      	movs	r3, #0
   810ce:	e003      	b.n	810d8 <__divdi3+0xa4>
   810d0:	428b      	cmp	r3, r1
   810d2:	d90a      	bls.n	810ea <__divdi3+0xb6>
   810d4:	2300      	movs	r3, #0
   810d6:	461a      	mov	r2, r3
   810d8:	4610      	mov	r0, r2
   810da:	4619      	mov	r1, r3
   810dc:	b114      	cbz	r4, 810e4 <__divdi3+0xb0>
   810de:	4240      	negs	r0, r0
   810e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   810e4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   810e8:	4770      	bx	lr
   810ea:	fab3 f883 	clz	r8, r3
   810ee:	f1b8 0f00 	cmp.w	r8, #0
   810f2:	f040 8088 	bne.w	81206 <__divdi3+0x1d2>
   810f6:	428b      	cmp	r3, r1
   810f8:	d302      	bcc.n	81100 <__divdi3+0xcc>
   810fa:	4282      	cmp	r2, r0
   810fc:	f200 80e2 	bhi.w	812c4 <__divdi3+0x290>
   81100:	2300      	movs	r3, #0
   81102:	2201      	movs	r2, #1
   81104:	e7e8      	b.n	810d8 <__divdi3+0xa4>
   81106:	b912      	cbnz	r2, 8110e <__divdi3+0xda>
   81108:	2301      	movs	r3, #1
   8110a:	fbb3 f5f2 	udiv	r5, r3, r2
   8110e:	fab5 f285 	clz	r2, r5
   81112:	2a00      	cmp	r2, #0
   81114:	d13a      	bne.n	8118c <__divdi3+0x158>
   81116:	1b7f      	subs	r7, r7, r5
   81118:	0c28      	lsrs	r0, r5, #16
   8111a:	fa1f fc85 	uxth.w	ip, r5
   8111e:	2301      	movs	r3, #1
   81120:	fbb7 f1f0 	udiv	r1, r7, r0
   81124:	fb00 7711 	mls	r7, r0, r1, r7
   81128:	fb0c f201 	mul.w	r2, ip, r1
   8112c:	ea4f 4816 	mov.w	r8, r6, lsr #16
   81130:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   81134:	42ba      	cmp	r2, r7
   81136:	d907      	bls.n	81148 <__divdi3+0x114>
   81138:	197f      	adds	r7, r7, r5
   8113a:	f101 38ff 	add.w	r8, r1, #4294967295
   8113e:	d202      	bcs.n	81146 <__divdi3+0x112>
   81140:	42ba      	cmp	r2, r7
   81142:	f200 80c4 	bhi.w	812ce <__divdi3+0x29a>
   81146:	4641      	mov	r1, r8
   81148:	1abf      	subs	r7, r7, r2
   8114a:	fbb7 f2f0 	udiv	r2, r7, r0
   8114e:	fb00 7012 	mls	r0, r0, r2, r7
   81152:	fb0c fc02 	mul.w	ip, ip, r2
   81156:	b2b6      	uxth	r6, r6
   81158:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   8115c:	4584      	cmp	ip, r0
   8115e:	d907      	bls.n	81170 <__divdi3+0x13c>
   81160:	1940      	adds	r0, r0, r5
   81162:	f102 37ff 	add.w	r7, r2, #4294967295
   81166:	d202      	bcs.n	8116e <__divdi3+0x13a>
   81168:	4584      	cmp	ip, r0
   8116a:	f200 80ae 	bhi.w	812ca <__divdi3+0x296>
   8116e:	463a      	mov	r2, r7
   81170:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   81174:	e7b0      	b.n	810d8 <__divdi3+0xa4>
   81176:	43e4      	mvns	r4, r4
   81178:	4252      	negs	r2, r2
   8117a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8117e:	e762      	b.n	81046 <__divdi3+0x12>
   81180:	4240      	negs	r0, r0
   81182:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81186:	f04f 34ff 	mov.w	r4, #4294967295
   8118a:	e759      	b.n	81040 <__divdi3+0xc>
   8118c:	4095      	lsls	r5, r2
   8118e:	f1c2 0920 	rsb	r9, r2, #32
   81192:	fa27 f109 	lsr.w	r1, r7, r9
   81196:	fa26 f909 	lsr.w	r9, r6, r9
   8119a:	4097      	lsls	r7, r2
   8119c:	0c28      	lsrs	r0, r5, #16
   8119e:	fbb1 f8f0 	udiv	r8, r1, r0
   811a2:	fb00 1118 	mls	r1, r0, r8, r1
   811a6:	fa1f fc85 	uxth.w	ip, r5
   811aa:	fb0c f308 	mul.w	r3, ip, r8
   811ae:	ea49 0907 	orr.w	r9, r9, r7
   811b2:	ea4f 4719 	mov.w	r7, r9, lsr #16
   811b6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   811ba:	428b      	cmp	r3, r1
   811bc:	fa06 f602 	lsl.w	r6, r6, r2
   811c0:	d908      	bls.n	811d4 <__divdi3+0x1a0>
   811c2:	1949      	adds	r1, r1, r5
   811c4:	f108 32ff 	add.w	r2, r8, #4294967295
   811c8:	d27a      	bcs.n	812c0 <__divdi3+0x28c>
   811ca:	428b      	cmp	r3, r1
   811cc:	d978      	bls.n	812c0 <__divdi3+0x28c>
   811ce:	f1a8 0802 	sub.w	r8, r8, #2
   811d2:	4429      	add	r1, r5
   811d4:	1ac9      	subs	r1, r1, r3
   811d6:	fbb1 f3f0 	udiv	r3, r1, r0
   811da:	fb00 1713 	mls	r7, r0, r3, r1
   811de:	fb0c f203 	mul.w	r2, ip, r3
   811e2:	fa1f f989 	uxth.w	r9, r9
   811e6:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   811ea:	42ba      	cmp	r2, r7
   811ec:	d907      	bls.n	811fe <__divdi3+0x1ca>
   811ee:	197f      	adds	r7, r7, r5
   811f0:	f103 31ff 	add.w	r1, r3, #4294967295
   811f4:	d260      	bcs.n	812b8 <__divdi3+0x284>
   811f6:	42ba      	cmp	r2, r7
   811f8:	d95e      	bls.n	812b8 <__divdi3+0x284>
   811fa:	3b02      	subs	r3, #2
   811fc:	442f      	add	r7, r5
   811fe:	1abf      	subs	r7, r7, r2
   81200:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   81204:	e78c      	b.n	81120 <__divdi3+0xec>
   81206:	f1c8 0220 	rsb	r2, r8, #32
   8120a:	fa25 f102 	lsr.w	r1, r5, r2
   8120e:	fa03 fc08 	lsl.w	ip, r3, r8
   81212:	fa27 f302 	lsr.w	r3, r7, r2
   81216:	fa20 f202 	lsr.w	r2, r0, r2
   8121a:	fa07 f708 	lsl.w	r7, r7, r8
   8121e:	ea41 0c0c 	orr.w	ip, r1, ip
   81222:	ea4f 491c 	mov.w	r9, ip, lsr #16
   81226:	fbb3 f1f9 	udiv	r1, r3, r9
   8122a:	fb09 3311 	mls	r3, r9, r1, r3
   8122e:	fa1f fa8c 	uxth.w	sl, ip
   81232:	fb0a fb01 	mul.w	fp, sl, r1
   81236:	4317      	orrs	r7, r2
   81238:	0c3a      	lsrs	r2, r7, #16
   8123a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8123e:	459b      	cmp	fp, r3
   81240:	fa05 f008 	lsl.w	r0, r5, r8
   81244:	d908      	bls.n	81258 <__divdi3+0x224>
   81246:	eb13 030c 	adds.w	r3, r3, ip
   8124a:	f101 32ff 	add.w	r2, r1, #4294967295
   8124e:	d235      	bcs.n	812bc <__divdi3+0x288>
   81250:	459b      	cmp	fp, r3
   81252:	d933      	bls.n	812bc <__divdi3+0x288>
   81254:	3902      	subs	r1, #2
   81256:	4463      	add	r3, ip
   81258:	ebcb 0303 	rsb	r3, fp, r3
   8125c:	fbb3 f2f9 	udiv	r2, r3, r9
   81260:	fb09 3312 	mls	r3, r9, r2, r3
   81264:	fb0a fa02 	mul.w	sl, sl, r2
   81268:	b2bf      	uxth	r7, r7
   8126a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   8126e:	45ba      	cmp	sl, r7
   81270:	d908      	bls.n	81284 <__divdi3+0x250>
   81272:	eb17 070c 	adds.w	r7, r7, ip
   81276:	f102 33ff 	add.w	r3, r2, #4294967295
   8127a:	d21b      	bcs.n	812b4 <__divdi3+0x280>
   8127c:	45ba      	cmp	sl, r7
   8127e:	d919      	bls.n	812b4 <__divdi3+0x280>
   81280:	3a02      	subs	r2, #2
   81282:	4467      	add	r7, ip
   81284:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   81288:	fba5 0100 	umull	r0, r1, r5, r0
   8128c:	ebca 0707 	rsb	r7, sl, r7
   81290:	428f      	cmp	r7, r1
   81292:	f04f 0300 	mov.w	r3, #0
   81296:	d30a      	bcc.n	812ae <__divdi3+0x27a>
   81298:	d005      	beq.n	812a6 <__divdi3+0x272>
   8129a:	462a      	mov	r2, r5
   8129c:	e71c      	b.n	810d8 <__divdi3+0xa4>
   8129e:	4662      	mov	r2, ip
   812a0:	e6fd      	b.n	8109e <__divdi3+0x6a>
   812a2:	463b      	mov	r3, r7
   812a4:	e710      	b.n	810c8 <__divdi3+0x94>
   812a6:	fa06 f608 	lsl.w	r6, r6, r8
   812aa:	4286      	cmp	r6, r0
   812ac:	d2f5      	bcs.n	8129a <__divdi3+0x266>
   812ae:	1e6a      	subs	r2, r5, #1
   812b0:	2300      	movs	r3, #0
   812b2:	e711      	b.n	810d8 <__divdi3+0xa4>
   812b4:	461a      	mov	r2, r3
   812b6:	e7e5      	b.n	81284 <__divdi3+0x250>
   812b8:	460b      	mov	r3, r1
   812ba:	e7a0      	b.n	811fe <__divdi3+0x1ca>
   812bc:	4611      	mov	r1, r2
   812be:	e7cb      	b.n	81258 <__divdi3+0x224>
   812c0:	4690      	mov	r8, r2
   812c2:	e787      	b.n	811d4 <__divdi3+0x1a0>
   812c4:	4643      	mov	r3, r8
   812c6:	4642      	mov	r2, r8
   812c8:	e706      	b.n	810d8 <__divdi3+0xa4>
   812ca:	3a02      	subs	r2, #2
   812cc:	e750      	b.n	81170 <__divdi3+0x13c>
   812ce:	3902      	subs	r1, #2
   812d0:	442f      	add	r7, r5
   812d2:	e739      	b.n	81148 <__divdi3+0x114>

000812d4 <__udivdi3>:
   812d4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   812d8:	4614      	mov	r4, r2
   812da:	4605      	mov	r5, r0
   812dc:	460e      	mov	r6, r1
   812de:	2b00      	cmp	r3, #0
   812e0:	d143      	bne.n	8136a <__udivdi3+0x96>
   812e2:	428a      	cmp	r2, r1
   812e4:	d953      	bls.n	8138e <__udivdi3+0xba>
   812e6:	fab2 f782 	clz	r7, r2
   812ea:	b157      	cbz	r7, 81302 <__udivdi3+0x2e>
   812ec:	f1c7 0620 	rsb	r6, r7, #32
   812f0:	fa20 f606 	lsr.w	r6, r0, r6
   812f4:	fa01 f307 	lsl.w	r3, r1, r7
   812f8:	fa02 f407 	lsl.w	r4, r2, r7
   812fc:	fa00 f507 	lsl.w	r5, r0, r7
   81300:	431e      	orrs	r6, r3
   81302:	0c21      	lsrs	r1, r4, #16
   81304:	fbb6 f2f1 	udiv	r2, r6, r1
   81308:	fb01 6612 	mls	r6, r1, r2, r6
   8130c:	b2a0      	uxth	r0, r4
   8130e:	fb00 f302 	mul.w	r3, r0, r2
   81312:	0c2f      	lsrs	r7, r5, #16
   81314:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   81318:	42b3      	cmp	r3, r6
   8131a:	d909      	bls.n	81330 <__udivdi3+0x5c>
   8131c:	1936      	adds	r6, r6, r4
   8131e:	f102 37ff 	add.w	r7, r2, #4294967295
   81322:	f080 80fd 	bcs.w	81520 <__udivdi3+0x24c>
   81326:	42b3      	cmp	r3, r6
   81328:	f240 80fa 	bls.w	81520 <__udivdi3+0x24c>
   8132c:	3a02      	subs	r2, #2
   8132e:	4426      	add	r6, r4
   81330:	1af6      	subs	r6, r6, r3
   81332:	fbb6 f3f1 	udiv	r3, r6, r1
   81336:	fb01 6113 	mls	r1, r1, r3, r6
   8133a:	fb00 f003 	mul.w	r0, r0, r3
   8133e:	b2ad      	uxth	r5, r5
   81340:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   81344:	4288      	cmp	r0, r1
   81346:	d908      	bls.n	8135a <__udivdi3+0x86>
   81348:	1909      	adds	r1, r1, r4
   8134a:	f103 36ff 	add.w	r6, r3, #4294967295
   8134e:	f080 80e9 	bcs.w	81524 <__udivdi3+0x250>
   81352:	4288      	cmp	r0, r1
   81354:	f240 80e6 	bls.w	81524 <__udivdi3+0x250>
   81358:	3b02      	subs	r3, #2
   8135a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8135e:	2300      	movs	r3, #0
   81360:	4610      	mov	r0, r2
   81362:	4619      	mov	r1, r3
   81364:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81368:	4770      	bx	lr
   8136a:	428b      	cmp	r3, r1
   8136c:	d84c      	bhi.n	81408 <__udivdi3+0x134>
   8136e:	fab3 f683 	clz	r6, r3
   81372:	2e00      	cmp	r6, #0
   81374:	d14f      	bne.n	81416 <__udivdi3+0x142>
   81376:	428b      	cmp	r3, r1
   81378:	d302      	bcc.n	81380 <__udivdi3+0xac>
   8137a:	4282      	cmp	r2, r0
   8137c:	f200 80dd 	bhi.w	8153a <__udivdi3+0x266>
   81380:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81384:	2300      	movs	r3, #0
   81386:	2201      	movs	r2, #1
   81388:	4610      	mov	r0, r2
   8138a:	4619      	mov	r1, r3
   8138c:	4770      	bx	lr
   8138e:	b912      	cbnz	r2, 81396 <__udivdi3+0xc2>
   81390:	2401      	movs	r4, #1
   81392:	fbb4 f4f2 	udiv	r4, r4, r2
   81396:	fab4 f284 	clz	r2, r4
   8139a:	2a00      	cmp	r2, #0
   8139c:	f040 8082 	bne.w	814a4 <__udivdi3+0x1d0>
   813a0:	1b09      	subs	r1, r1, r4
   813a2:	0c26      	lsrs	r6, r4, #16
   813a4:	b2a7      	uxth	r7, r4
   813a6:	2301      	movs	r3, #1
   813a8:	fbb1 f0f6 	udiv	r0, r1, r6
   813ac:	fb06 1110 	mls	r1, r6, r0, r1
   813b0:	fb07 f200 	mul.w	r2, r7, r0
   813b4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   813b8:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   813bc:	428a      	cmp	r2, r1
   813be:	d907      	bls.n	813d0 <__udivdi3+0xfc>
   813c0:	1909      	adds	r1, r1, r4
   813c2:	f100 3cff 	add.w	ip, r0, #4294967295
   813c6:	d202      	bcs.n	813ce <__udivdi3+0xfa>
   813c8:	428a      	cmp	r2, r1
   813ca:	f200 80c8 	bhi.w	8155e <__udivdi3+0x28a>
   813ce:	4660      	mov	r0, ip
   813d0:	1a89      	subs	r1, r1, r2
   813d2:	fbb1 f2f6 	udiv	r2, r1, r6
   813d6:	fb06 1112 	mls	r1, r6, r2, r1
   813da:	fb07 f702 	mul.w	r7, r7, r2
   813de:	b2ad      	uxth	r5, r5
   813e0:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   813e4:	42af      	cmp	r7, r5
   813e6:	d908      	bls.n	813fa <__udivdi3+0x126>
   813e8:	192c      	adds	r4, r5, r4
   813ea:	f102 31ff 	add.w	r1, r2, #4294967295
   813ee:	f080 809b 	bcs.w	81528 <__udivdi3+0x254>
   813f2:	42a7      	cmp	r7, r4
   813f4:	f240 8098 	bls.w	81528 <__udivdi3+0x254>
   813f8:	3a02      	subs	r2, #2
   813fa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   813fe:	4610      	mov	r0, r2
   81400:	4619      	mov	r1, r3
   81402:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81406:	4770      	bx	lr
   81408:	2300      	movs	r3, #0
   8140a:	461a      	mov	r2, r3
   8140c:	4610      	mov	r0, r2
   8140e:	4619      	mov	r1, r3
   81410:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81414:	4770      	bx	lr
   81416:	f1c6 0520 	rsb	r5, r6, #32
   8141a:	fa22 f705 	lsr.w	r7, r2, r5
   8141e:	fa03 f406 	lsl.w	r4, r3, r6
   81422:	fa21 f305 	lsr.w	r3, r1, r5
   81426:	fa01 fb06 	lsl.w	fp, r1, r6
   8142a:	fa20 f505 	lsr.w	r5, r0, r5
   8142e:	433c      	orrs	r4, r7
   81430:	ea4f 4814 	mov.w	r8, r4, lsr #16
   81434:	fbb3 fcf8 	udiv	ip, r3, r8
   81438:	fb08 331c 	mls	r3, r8, ip, r3
   8143c:	fa1f f984 	uxth.w	r9, r4
   81440:	fb09 fa0c 	mul.w	sl, r9, ip
   81444:	ea45 0b0b 	orr.w	fp, r5, fp
   81448:	ea4f 451b 	mov.w	r5, fp, lsr #16
   8144c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   81450:	459a      	cmp	sl, r3
   81452:	fa02 f206 	lsl.w	r2, r2, r6
   81456:	d904      	bls.n	81462 <__udivdi3+0x18e>
   81458:	191b      	adds	r3, r3, r4
   8145a:	f10c 35ff 	add.w	r5, ip, #4294967295
   8145e:	d36f      	bcc.n	81540 <__udivdi3+0x26c>
   81460:	46ac      	mov	ip, r5
   81462:	ebca 0303 	rsb	r3, sl, r3
   81466:	fbb3 f5f8 	udiv	r5, r3, r8
   8146a:	fb08 3315 	mls	r3, r8, r5, r3
   8146e:	fb09 f905 	mul.w	r9, r9, r5
   81472:	fa1f fb8b 	uxth.w	fp, fp
   81476:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   8147a:	45b9      	cmp	r9, r7
   8147c:	d904      	bls.n	81488 <__udivdi3+0x1b4>
   8147e:	193f      	adds	r7, r7, r4
   81480:	f105 33ff 	add.w	r3, r5, #4294967295
   81484:	d362      	bcc.n	8154c <__udivdi3+0x278>
   81486:	461d      	mov	r5, r3
   81488:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   8148c:	fbac 2302 	umull	r2, r3, ip, r2
   81490:	ebc9 0707 	rsb	r7, r9, r7
   81494:	429f      	cmp	r7, r3
   81496:	f04f 0500 	mov.w	r5, #0
   8149a:	d34a      	bcc.n	81532 <__udivdi3+0x25e>
   8149c:	d046      	beq.n	8152c <__udivdi3+0x258>
   8149e:	4662      	mov	r2, ip
   814a0:	462b      	mov	r3, r5
   814a2:	e75d      	b.n	81360 <__udivdi3+0x8c>
   814a4:	4094      	lsls	r4, r2
   814a6:	f1c2 0920 	rsb	r9, r2, #32
   814aa:	fa21 fc09 	lsr.w	ip, r1, r9
   814ae:	4091      	lsls	r1, r2
   814b0:	fa20 f909 	lsr.w	r9, r0, r9
   814b4:	0c26      	lsrs	r6, r4, #16
   814b6:	fbbc f8f6 	udiv	r8, ip, r6
   814ba:	fb06 cc18 	mls	ip, r6, r8, ip
   814be:	b2a7      	uxth	r7, r4
   814c0:	fb07 f308 	mul.w	r3, r7, r8
   814c4:	ea49 0901 	orr.w	r9, r9, r1
   814c8:	ea4f 4119 	mov.w	r1, r9, lsr #16
   814cc:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   814d0:	4563      	cmp	r3, ip
   814d2:	fa00 f502 	lsl.w	r5, r0, r2
   814d6:	d909      	bls.n	814ec <__udivdi3+0x218>
   814d8:	eb1c 0c04 	adds.w	ip, ip, r4
   814dc:	f108 32ff 	add.w	r2, r8, #4294967295
   814e0:	d23b      	bcs.n	8155a <__udivdi3+0x286>
   814e2:	4563      	cmp	r3, ip
   814e4:	d939      	bls.n	8155a <__udivdi3+0x286>
   814e6:	f1a8 0802 	sub.w	r8, r8, #2
   814ea:	44a4      	add	ip, r4
   814ec:	ebc3 0c0c 	rsb	ip, r3, ip
   814f0:	fbbc f3f6 	udiv	r3, ip, r6
   814f4:	fb06 c113 	mls	r1, r6, r3, ip
   814f8:	fb07 f203 	mul.w	r2, r7, r3
   814fc:	fa1f f989 	uxth.w	r9, r9
   81500:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   81504:	428a      	cmp	r2, r1
   81506:	d907      	bls.n	81518 <__udivdi3+0x244>
   81508:	1909      	adds	r1, r1, r4
   8150a:	f103 30ff 	add.w	r0, r3, #4294967295
   8150e:	d222      	bcs.n	81556 <__udivdi3+0x282>
   81510:	428a      	cmp	r2, r1
   81512:	d920      	bls.n	81556 <__udivdi3+0x282>
   81514:	3b02      	subs	r3, #2
   81516:	4421      	add	r1, r4
   81518:	1a89      	subs	r1, r1, r2
   8151a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8151e:	e743      	b.n	813a8 <__udivdi3+0xd4>
   81520:	463a      	mov	r2, r7
   81522:	e705      	b.n	81330 <__udivdi3+0x5c>
   81524:	4633      	mov	r3, r6
   81526:	e718      	b.n	8135a <__udivdi3+0x86>
   81528:	460a      	mov	r2, r1
   8152a:	e766      	b.n	813fa <__udivdi3+0x126>
   8152c:	40b0      	lsls	r0, r6
   8152e:	4290      	cmp	r0, r2
   81530:	d2b5      	bcs.n	8149e <__udivdi3+0x1ca>
   81532:	f10c 32ff 	add.w	r2, ip, #4294967295
   81536:	2300      	movs	r3, #0
   81538:	e712      	b.n	81360 <__udivdi3+0x8c>
   8153a:	4633      	mov	r3, r6
   8153c:	4632      	mov	r2, r6
   8153e:	e70f      	b.n	81360 <__udivdi3+0x8c>
   81540:	459a      	cmp	sl, r3
   81542:	d98d      	bls.n	81460 <__udivdi3+0x18c>
   81544:	f1ac 0c02 	sub.w	ip, ip, #2
   81548:	4423      	add	r3, r4
   8154a:	e78a      	b.n	81462 <__udivdi3+0x18e>
   8154c:	45b9      	cmp	r9, r7
   8154e:	d99a      	bls.n	81486 <__udivdi3+0x1b2>
   81550:	3d02      	subs	r5, #2
   81552:	4427      	add	r7, r4
   81554:	e798      	b.n	81488 <__udivdi3+0x1b4>
   81556:	4603      	mov	r3, r0
   81558:	e7de      	b.n	81518 <__udivdi3+0x244>
   8155a:	4690      	mov	r8, r2
   8155c:	e7c6      	b.n	814ec <__udivdi3+0x218>
   8155e:	3802      	subs	r0, #2
   81560:	4421      	add	r1, r4
   81562:	e735      	b.n	813d0 <__udivdi3+0xfc>

00081564 <__libc_init_array>:
   81564:	b570      	push	{r4, r5, r6, lr}
   81566:	4e0f      	ldr	r6, [pc, #60]	; (815a4 <__libc_init_array+0x40>)
   81568:	4d0f      	ldr	r5, [pc, #60]	; (815a8 <__libc_init_array+0x44>)
   8156a:	1b76      	subs	r6, r6, r5
   8156c:	10b6      	asrs	r6, r6, #2
   8156e:	d007      	beq.n	81580 <__libc_init_array+0x1c>
   81570:	3d04      	subs	r5, #4
   81572:	2400      	movs	r4, #0
   81574:	3401      	adds	r4, #1
   81576:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8157a:	4798      	blx	r3
   8157c:	42a6      	cmp	r6, r4
   8157e:	d1f9      	bne.n	81574 <__libc_init_array+0x10>
   81580:	4e0a      	ldr	r6, [pc, #40]	; (815ac <__libc_init_array+0x48>)
   81582:	4d0b      	ldr	r5, [pc, #44]	; (815b0 <__libc_init_array+0x4c>)
   81584:	f002 fd20 	bl	83fc8 <_init>
   81588:	1b76      	subs	r6, r6, r5
   8158a:	10b6      	asrs	r6, r6, #2
   8158c:	d008      	beq.n	815a0 <__libc_init_array+0x3c>
   8158e:	3d04      	subs	r5, #4
   81590:	2400      	movs	r4, #0
   81592:	3401      	adds	r4, #1
   81594:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81598:	4798      	blx	r3
   8159a:	42a6      	cmp	r6, r4
   8159c:	d1f9      	bne.n	81592 <__libc_init_array+0x2e>
   8159e:	bd70      	pop	{r4, r5, r6, pc}
   815a0:	bd70      	pop	{r4, r5, r6, pc}
   815a2:	bf00      	nop
   815a4:	00083fd4 	.word	0x00083fd4
   815a8:	00083fd4 	.word	0x00083fd4
   815ac:	00083fdc 	.word	0x00083fdc
   815b0:	00083fd4 	.word	0x00083fd4

000815b4 <iprintf>:
   815b4:	b40f      	push	{r0, r1, r2, r3}
   815b6:	b510      	push	{r4, lr}
   815b8:	4b07      	ldr	r3, [pc, #28]	; (815d8 <iprintf+0x24>)
   815ba:	b082      	sub	sp, #8
   815bc:	ac04      	add	r4, sp, #16
   815be:	f854 2b04 	ldr.w	r2, [r4], #4
   815c2:	6818      	ldr	r0, [r3, #0]
   815c4:	4623      	mov	r3, r4
   815c6:	6881      	ldr	r1, [r0, #8]
   815c8:	9401      	str	r4, [sp, #4]
   815ca:	f000 f915 	bl	817f8 <_vfiprintf_r>
   815ce:	b002      	add	sp, #8
   815d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   815d4:	b004      	add	sp, #16
   815d6:	4770      	bx	lr
   815d8:	20070570 	.word	0x20070570

000815dc <memset>:
   815dc:	b4f0      	push	{r4, r5, r6, r7}
   815de:	0784      	lsls	r4, r0, #30
   815e0:	d043      	beq.n	8166a <memset+0x8e>
   815e2:	1e54      	subs	r4, r2, #1
   815e4:	2a00      	cmp	r2, #0
   815e6:	d03e      	beq.n	81666 <memset+0x8a>
   815e8:	b2cd      	uxtb	r5, r1
   815ea:	4603      	mov	r3, r0
   815ec:	e003      	b.n	815f6 <memset+0x1a>
   815ee:	1e62      	subs	r2, r4, #1
   815f0:	2c00      	cmp	r4, #0
   815f2:	d038      	beq.n	81666 <memset+0x8a>
   815f4:	4614      	mov	r4, r2
   815f6:	f803 5b01 	strb.w	r5, [r3], #1
   815fa:	079a      	lsls	r2, r3, #30
   815fc:	d1f7      	bne.n	815ee <memset+0x12>
   815fe:	2c03      	cmp	r4, #3
   81600:	d92a      	bls.n	81658 <memset+0x7c>
   81602:	b2cd      	uxtb	r5, r1
   81604:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81608:	2c0f      	cmp	r4, #15
   8160a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8160e:	d915      	bls.n	8163c <memset+0x60>
   81610:	f1a4 0710 	sub.w	r7, r4, #16
   81614:	093f      	lsrs	r7, r7, #4
   81616:	f103 0610 	add.w	r6, r3, #16
   8161a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8161e:	461a      	mov	r2, r3
   81620:	6015      	str	r5, [r2, #0]
   81622:	6055      	str	r5, [r2, #4]
   81624:	6095      	str	r5, [r2, #8]
   81626:	60d5      	str	r5, [r2, #12]
   81628:	3210      	adds	r2, #16
   8162a:	42b2      	cmp	r2, r6
   8162c:	d1f8      	bne.n	81620 <memset+0x44>
   8162e:	f004 040f 	and.w	r4, r4, #15
   81632:	3701      	adds	r7, #1
   81634:	2c03      	cmp	r4, #3
   81636:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8163a:	d90d      	bls.n	81658 <memset+0x7c>
   8163c:	461e      	mov	r6, r3
   8163e:	4622      	mov	r2, r4
   81640:	3a04      	subs	r2, #4
   81642:	2a03      	cmp	r2, #3
   81644:	f846 5b04 	str.w	r5, [r6], #4
   81648:	d8fa      	bhi.n	81640 <memset+0x64>
   8164a:	1f22      	subs	r2, r4, #4
   8164c:	f022 0203 	bic.w	r2, r2, #3
   81650:	3204      	adds	r2, #4
   81652:	4413      	add	r3, r2
   81654:	f004 0403 	and.w	r4, r4, #3
   81658:	b12c      	cbz	r4, 81666 <memset+0x8a>
   8165a:	b2c9      	uxtb	r1, r1
   8165c:	441c      	add	r4, r3
   8165e:	f803 1b01 	strb.w	r1, [r3], #1
   81662:	42a3      	cmp	r3, r4
   81664:	d1fb      	bne.n	8165e <memset+0x82>
   81666:	bcf0      	pop	{r4, r5, r6, r7}
   81668:	4770      	bx	lr
   8166a:	4614      	mov	r4, r2
   8166c:	4603      	mov	r3, r0
   8166e:	e7c6      	b.n	815fe <memset+0x22>

00081670 <setbuf>:
   81670:	2900      	cmp	r1, #0
   81672:	bf0c      	ite	eq
   81674:	2202      	moveq	r2, #2
   81676:	2200      	movne	r2, #0
   81678:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8167c:	f000 b800 	b.w	81680 <setvbuf>

00081680 <setvbuf>:
   81680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81684:	4d3c      	ldr	r5, [pc, #240]	; (81778 <setvbuf+0xf8>)
   81686:	4604      	mov	r4, r0
   81688:	682d      	ldr	r5, [r5, #0]
   8168a:	4688      	mov	r8, r1
   8168c:	4616      	mov	r6, r2
   8168e:	461f      	mov	r7, r3
   81690:	b115      	cbz	r5, 81698 <setvbuf+0x18>
   81692:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81694:	2b00      	cmp	r3, #0
   81696:	d04f      	beq.n	81738 <setvbuf+0xb8>
   81698:	2e02      	cmp	r6, #2
   8169a:	d830      	bhi.n	816fe <setvbuf+0x7e>
   8169c:	2f00      	cmp	r7, #0
   8169e:	db2e      	blt.n	816fe <setvbuf+0x7e>
   816a0:	4628      	mov	r0, r5
   816a2:	4621      	mov	r1, r4
   816a4:	f001 f826 	bl	826f4 <_fflush_r>
   816a8:	89a3      	ldrh	r3, [r4, #12]
   816aa:	2200      	movs	r2, #0
   816ac:	6062      	str	r2, [r4, #4]
   816ae:	61a2      	str	r2, [r4, #24]
   816b0:	061a      	lsls	r2, r3, #24
   816b2:	d428      	bmi.n	81706 <setvbuf+0x86>
   816b4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   816b8:	b29b      	uxth	r3, r3
   816ba:	2e02      	cmp	r6, #2
   816bc:	81a3      	strh	r3, [r4, #12]
   816be:	d02d      	beq.n	8171c <setvbuf+0x9c>
   816c0:	f1b8 0f00 	cmp.w	r8, #0
   816c4:	d03c      	beq.n	81740 <setvbuf+0xc0>
   816c6:	2e01      	cmp	r6, #1
   816c8:	d013      	beq.n	816f2 <setvbuf+0x72>
   816ca:	b29b      	uxth	r3, r3
   816cc:	f003 0008 	and.w	r0, r3, #8
   816d0:	4a2a      	ldr	r2, [pc, #168]	; (8177c <setvbuf+0xfc>)
   816d2:	b280      	uxth	r0, r0
   816d4:	63ea      	str	r2, [r5, #60]	; 0x3c
   816d6:	f8c4 8000 	str.w	r8, [r4]
   816da:	f8c4 8010 	str.w	r8, [r4, #16]
   816de:	6167      	str	r7, [r4, #20]
   816e0:	b178      	cbz	r0, 81702 <setvbuf+0x82>
   816e2:	f013 0f03 	tst.w	r3, #3
   816e6:	bf18      	it	ne
   816e8:	2700      	movne	r7, #0
   816ea:	60a7      	str	r7, [r4, #8]
   816ec:	2000      	movs	r0, #0
   816ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   816f2:	f043 0301 	orr.w	r3, r3, #1
   816f6:	427a      	negs	r2, r7
   816f8:	81a3      	strh	r3, [r4, #12]
   816fa:	61a2      	str	r2, [r4, #24]
   816fc:	e7e5      	b.n	816ca <setvbuf+0x4a>
   816fe:	f04f 30ff 	mov.w	r0, #4294967295
   81702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81706:	4628      	mov	r0, r5
   81708:	6921      	ldr	r1, [r4, #16]
   8170a:	f001 f953 	bl	829b4 <_free_r>
   8170e:	89a3      	ldrh	r3, [r4, #12]
   81710:	2e02      	cmp	r6, #2
   81712:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81716:	b29b      	uxth	r3, r3
   81718:	81a3      	strh	r3, [r4, #12]
   8171a:	d1d1      	bne.n	816c0 <setvbuf+0x40>
   8171c:	2000      	movs	r0, #0
   8171e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81722:	f043 0302 	orr.w	r3, r3, #2
   81726:	2500      	movs	r5, #0
   81728:	2101      	movs	r1, #1
   8172a:	81a3      	strh	r3, [r4, #12]
   8172c:	60a5      	str	r5, [r4, #8]
   8172e:	6022      	str	r2, [r4, #0]
   81730:	6122      	str	r2, [r4, #16]
   81732:	6161      	str	r1, [r4, #20]
   81734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81738:	4628      	mov	r0, r5
   8173a:	f000 fff7 	bl	8272c <__sinit>
   8173e:	e7ab      	b.n	81698 <setvbuf+0x18>
   81740:	2f00      	cmp	r7, #0
   81742:	bf08      	it	eq
   81744:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81748:	4638      	mov	r0, r7
   8174a:	f001 fc29 	bl	82fa0 <malloc>
   8174e:	4680      	mov	r8, r0
   81750:	b128      	cbz	r0, 8175e <setvbuf+0xde>
   81752:	89a3      	ldrh	r3, [r4, #12]
   81754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81758:	b29b      	uxth	r3, r3
   8175a:	81a3      	strh	r3, [r4, #12]
   8175c:	e7b3      	b.n	816c6 <setvbuf+0x46>
   8175e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81762:	f001 fc1d 	bl	82fa0 <malloc>
   81766:	4680      	mov	r8, r0
   81768:	b918      	cbnz	r0, 81772 <setvbuf+0xf2>
   8176a:	89a3      	ldrh	r3, [r4, #12]
   8176c:	f04f 30ff 	mov.w	r0, #4294967295
   81770:	e7d5      	b.n	8171e <setvbuf+0x9e>
   81772:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81776:	e7ec      	b.n	81752 <setvbuf+0xd2>
   81778:	20070570 	.word	0x20070570
   8177c:	00082721 	.word	0x00082721

00081780 <__sprint_r.part.0>:
   81780:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81782:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81786:	049c      	lsls	r4, r3, #18
   81788:	460e      	mov	r6, r1
   8178a:	4680      	mov	r8, r0
   8178c:	4691      	mov	r9, r2
   8178e:	d52a      	bpl.n	817e6 <__sprint_r.part.0+0x66>
   81790:	6893      	ldr	r3, [r2, #8]
   81792:	6812      	ldr	r2, [r2, #0]
   81794:	f102 0a08 	add.w	sl, r2, #8
   81798:	b31b      	cbz	r3, 817e2 <__sprint_r.part.0+0x62>
   8179a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8179e:	08bf      	lsrs	r7, r7, #2
   817a0:	d017      	beq.n	817d2 <__sprint_r.part.0+0x52>
   817a2:	3d04      	subs	r5, #4
   817a4:	2400      	movs	r4, #0
   817a6:	e001      	b.n	817ac <__sprint_r.part.0+0x2c>
   817a8:	42a7      	cmp	r7, r4
   817aa:	d010      	beq.n	817ce <__sprint_r.part.0+0x4e>
   817ac:	4640      	mov	r0, r8
   817ae:	f855 1f04 	ldr.w	r1, [r5, #4]!
   817b2:	4632      	mov	r2, r6
   817b4:	f001 f850 	bl	82858 <_fputwc_r>
   817b8:	1c43      	adds	r3, r0, #1
   817ba:	f104 0401 	add.w	r4, r4, #1
   817be:	d1f3      	bne.n	817a8 <__sprint_r.part.0+0x28>
   817c0:	2300      	movs	r3, #0
   817c2:	f8c9 3008 	str.w	r3, [r9, #8]
   817c6:	f8c9 3004 	str.w	r3, [r9, #4]
   817ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   817ce:	f8d9 3008 	ldr.w	r3, [r9, #8]
   817d2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   817d6:	f8c9 3008 	str.w	r3, [r9, #8]
   817da:	f10a 0a08 	add.w	sl, sl, #8
   817de:	2b00      	cmp	r3, #0
   817e0:	d1db      	bne.n	8179a <__sprint_r.part.0+0x1a>
   817e2:	2000      	movs	r0, #0
   817e4:	e7ec      	b.n	817c0 <__sprint_r.part.0+0x40>
   817e6:	f001 f9b1 	bl	82b4c <__sfvwrite_r>
   817ea:	2300      	movs	r3, #0
   817ec:	f8c9 3008 	str.w	r3, [r9, #8]
   817f0:	f8c9 3004 	str.w	r3, [r9, #4]
   817f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000817f8 <_vfiprintf_r>:
   817f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   817fc:	b0b1      	sub	sp, #196	; 0xc4
   817fe:	461c      	mov	r4, r3
   81800:	9102      	str	r1, [sp, #8]
   81802:	4690      	mov	r8, r2
   81804:	9308      	str	r3, [sp, #32]
   81806:	9006      	str	r0, [sp, #24]
   81808:	b118      	cbz	r0, 81812 <_vfiprintf_r+0x1a>
   8180a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8180c:	2b00      	cmp	r3, #0
   8180e:	f000 80e8 	beq.w	819e2 <_vfiprintf_r+0x1ea>
   81812:	9d02      	ldr	r5, [sp, #8]
   81814:	89ab      	ldrh	r3, [r5, #12]
   81816:	b29a      	uxth	r2, r3
   81818:	0490      	lsls	r0, r2, #18
   8181a:	d407      	bmi.n	8182c <_vfiprintf_r+0x34>
   8181c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8181e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81822:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81826:	81ab      	strh	r3, [r5, #12]
   81828:	b29a      	uxth	r2, r3
   8182a:	6669      	str	r1, [r5, #100]	; 0x64
   8182c:	0711      	lsls	r1, r2, #28
   8182e:	f140 80b7 	bpl.w	819a0 <_vfiprintf_r+0x1a8>
   81832:	f8dd b008 	ldr.w	fp, [sp, #8]
   81836:	f8db 3010 	ldr.w	r3, [fp, #16]
   8183a:	2b00      	cmp	r3, #0
   8183c:	f000 80b0 	beq.w	819a0 <_vfiprintf_r+0x1a8>
   81840:	f002 021a 	and.w	r2, r2, #26
   81844:	2a0a      	cmp	r2, #10
   81846:	f000 80b7 	beq.w	819b8 <_vfiprintf_r+0x1c0>
   8184a:	2300      	movs	r3, #0
   8184c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81850:	930a      	str	r3, [sp, #40]	; 0x28
   81852:	9315      	str	r3, [sp, #84]	; 0x54
   81854:	9314      	str	r3, [sp, #80]	; 0x50
   81856:	9309      	str	r3, [sp, #36]	; 0x24
   81858:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   8185c:	464e      	mov	r6, r9
   8185e:	f898 3000 	ldrb.w	r3, [r8]
   81862:	2b00      	cmp	r3, #0
   81864:	f000 84c8 	beq.w	821f8 <_vfiprintf_r+0xa00>
   81868:	2b25      	cmp	r3, #37	; 0x25
   8186a:	f000 84c5 	beq.w	821f8 <_vfiprintf_r+0xa00>
   8186e:	f108 0201 	add.w	r2, r8, #1
   81872:	e001      	b.n	81878 <_vfiprintf_r+0x80>
   81874:	2b25      	cmp	r3, #37	; 0x25
   81876:	d004      	beq.n	81882 <_vfiprintf_r+0x8a>
   81878:	7813      	ldrb	r3, [r2, #0]
   8187a:	4614      	mov	r4, r2
   8187c:	3201      	adds	r2, #1
   8187e:	2b00      	cmp	r3, #0
   81880:	d1f8      	bne.n	81874 <_vfiprintf_r+0x7c>
   81882:	ebc8 0504 	rsb	r5, r8, r4
   81886:	b195      	cbz	r5, 818ae <_vfiprintf_r+0xb6>
   81888:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8188a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8188c:	3301      	adds	r3, #1
   8188e:	442a      	add	r2, r5
   81890:	2b07      	cmp	r3, #7
   81892:	f8c6 8000 	str.w	r8, [r6]
   81896:	6075      	str	r5, [r6, #4]
   81898:	9215      	str	r2, [sp, #84]	; 0x54
   8189a:	9314      	str	r3, [sp, #80]	; 0x50
   8189c:	dd7b      	ble.n	81996 <_vfiprintf_r+0x19e>
   8189e:	2a00      	cmp	r2, #0
   818a0:	f040 84d5 	bne.w	8224e <_vfiprintf_r+0xa56>
   818a4:	9809      	ldr	r0, [sp, #36]	; 0x24
   818a6:	9214      	str	r2, [sp, #80]	; 0x50
   818a8:	4428      	add	r0, r5
   818aa:	464e      	mov	r6, r9
   818ac:	9009      	str	r0, [sp, #36]	; 0x24
   818ae:	7823      	ldrb	r3, [r4, #0]
   818b0:	2b00      	cmp	r3, #0
   818b2:	f000 83ed 	beq.w	82090 <_vfiprintf_r+0x898>
   818b6:	2100      	movs	r1, #0
   818b8:	f04f 0200 	mov.w	r2, #0
   818bc:	f04f 3cff 	mov.w	ip, #4294967295
   818c0:	7863      	ldrb	r3, [r4, #1]
   818c2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   818c6:	9104      	str	r1, [sp, #16]
   818c8:	468a      	mov	sl, r1
   818ca:	f104 0801 	add.w	r8, r4, #1
   818ce:	4608      	mov	r0, r1
   818d0:	4665      	mov	r5, ip
   818d2:	f108 0801 	add.w	r8, r8, #1
   818d6:	f1a3 0220 	sub.w	r2, r3, #32
   818da:	2a58      	cmp	r2, #88	; 0x58
   818dc:	f200 82d9 	bhi.w	81e92 <_vfiprintf_r+0x69a>
   818e0:	e8df f012 	tbh	[pc, r2, lsl #1]
   818e4:	02d702cb 	.word	0x02d702cb
   818e8:	02d202d7 	.word	0x02d202d7
   818ec:	02d702d7 	.word	0x02d702d7
   818f0:	02d702d7 	.word	0x02d702d7
   818f4:	02d702d7 	.word	0x02d702d7
   818f8:	028f0282 	.word	0x028f0282
   818fc:	008402d7 	.word	0x008402d7
   81900:	02d70293 	.word	0x02d70293
   81904:	0196012b 	.word	0x0196012b
   81908:	01960196 	.word	0x01960196
   8190c:	01960196 	.word	0x01960196
   81910:	01960196 	.word	0x01960196
   81914:	01960196 	.word	0x01960196
   81918:	02d702d7 	.word	0x02d702d7
   8191c:	02d702d7 	.word	0x02d702d7
   81920:	02d702d7 	.word	0x02d702d7
   81924:	02d702d7 	.word	0x02d702d7
   81928:	02d702d7 	.word	0x02d702d7
   8192c:	02d70130 	.word	0x02d70130
   81930:	02d702d7 	.word	0x02d702d7
   81934:	02d702d7 	.word	0x02d702d7
   81938:	02d702d7 	.word	0x02d702d7
   8193c:	02d702d7 	.word	0x02d702d7
   81940:	017b02d7 	.word	0x017b02d7
   81944:	02d702d7 	.word	0x02d702d7
   81948:	02d702d7 	.word	0x02d702d7
   8194c:	01a402d7 	.word	0x01a402d7
   81950:	02d702d7 	.word	0x02d702d7
   81954:	02d701bf 	.word	0x02d701bf
   81958:	02d702d7 	.word	0x02d702d7
   8195c:	02d702d7 	.word	0x02d702d7
   81960:	02d702d7 	.word	0x02d702d7
   81964:	02d702d7 	.word	0x02d702d7
   81968:	01e402d7 	.word	0x01e402d7
   8196c:	02d701fa 	.word	0x02d701fa
   81970:	02d702d7 	.word	0x02d702d7
   81974:	01fa0216 	.word	0x01fa0216
   81978:	02d702d7 	.word	0x02d702d7
   8197c:	02d7021b 	.word	0x02d7021b
   81980:	00890228 	.word	0x00890228
   81984:	027d0266 	.word	0x027d0266
   81988:	023a02d7 	.word	0x023a02d7
   8198c:	011902d7 	.word	0x011902d7
   81990:	02d702d7 	.word	0x02d702d7
   81994:	02af      	.short	0x02af
   81996:	3608      	adds	r6, #8
   81998:	9809      	ldr	r0, [sp, #36]	; 0x24
   8199a:	4428      	add	r0, r5
   8199c:	9009      	str	r0, [sp, #36]	; 0x24
   8199e:	e786      	b.n	818ae <_vfiprintf_r+0xb6>
   819a0:	9806      	ldr	r0, [sp, #24]
   819a2:	9902      	ldr	r1, [sp, #8]
   819a4:	f000 fd90 	bl	824c8 <__swsetup_r>
   819a8:	b9b0      	cbnz	r0, 819d8 <_vfiprintf_r+0x1e0>
   819aa:	9d02      	ldr	r5, [sp, #8]
   819ac:	89aa      	ldrh	r2, [r5, #12]
   819ae:	f002 021a 	and.w	r2, r2, #26
   819b2:	2a0a      	cmp	r2, #10
   819b4:	f47f af49 	bne.w	8184a <_vfiprintf_r+0x52>
   819b8:	f8dd b008 	ldr.w	fp, [sp, #8]
   819bc:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   819c0:	2b00      	cmp	r3, #0
   819c2:	f6ff af42 	blt.w	8184a <_vfiprintf_r+0x52>
   819c6:	9806      	ldr	r0, [sp, #24]
   819c8:	4659      	mov	r1, fp
   819ca:	4642      	mov	r2, r8
   819cc:	4623      	mov	r3, r4
   819ce:	f000 fd3d 	bl	8244c <__sbprintf>
   819d2:	b031      	add	sp, #196	; 0xc4
   819d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   819d8:	f04f 30ff 	mov.w	r0, #4294967295
   819dc:	b031      	add	sp, #196	; 0xc4
   819de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   819e2:	f000 fea3 	bl	8272c <__sinit>
   819e6:	e714      	b.n	81812 <_vfiprintf_r+0x1a>
   819e8:	4240      	negs	r0, r0
   819ea:	9308      	str	r3, [sp, #32]
   819ec:	f04a 0a04 	orr.w	sl, sl, #4
   819f0:	f898 3000 	ldrb.w	r3, [r8]
   819f4:	e76d      	b.n	818d2 <_vfiprintf_r+0xda>
   819f6:	f01a 0320 	ands.w	r3, sl, #32
   819fa:	9004      	str	r0, [sp, #16]
   819fc:	46ac      	mov	ip, r5
   819fe:	f000 80f4 	beq.w	81bea <_vfiprintf_r+0x3f2>
   81a02:	f8dd b020 	ldr.w	fp, [sp, #32]
   81a06:	f10b 0307 	add.w	r3, fp, #7
   81a0a:	f023 0307 	bic.w	r3, r3, #7
   81a0e:	f103 0408 	add.w	r4, r3, #8
   81a12:	9408      	str	r4, [sp, #32]
   81a14:	e9d3 4500 	ldrd	r4, r5, [r3]
   81a18:	2300      	movs	r3, #0
   81a1a:	f04f 0000 	mov.w	r0, #0
   81a1e:	2100      	movs	r1, #0
   81a20:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   81a24:	f8cd c014 	str.w	ip, [sp, #20]
   81a28:	9107      	str	r1, [sp, #28]
   81a2a:	f1bc 0f00 	cmp.w	ip, #0
   81a2e:	bfa8      	it	ge
   81a30:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81a34:	ea54 0205 	orrs.w	r2, r4, r5
   81a38:	f040 80ad 	bne.w	81b96 <_vfiprintf_r+0x39e>
   81a3c:	f1bc 0f00 	cmp.w	ip, #0
   81a40:	f040 80a9 	bne.w	81b96 <_vfiprintf_r+0x39e>
   81a44:	2b00      	cmp	r3, #0
   81a46:	f040 83c0 	bne.w	821ca <_vfiprintf_r+0x9d2>
   81a4a:	f01a 0f01 	tst.w	sl, #1
   81a4e:	f000 83bc 	beq.w	821ca <_vfiprintf_r+0x9d2>
   81a52:	2330      	movs	r3, #48	; 0x30
   81a54:	af30      	add	r7, sp, #192	; 0xc0
   81a56:	f807 3d41 	strb.w	r3, [r7, #-65]!
   81a5a:	ebc7 0409 	rsb	r4, r7, r9
   81a5e:	9405      	str	r4, [sp, #20]
   81a60:	f8dd b014 	ldr.w	fp, [sp, #20]
   81a64:	9c07      	ldr	r4, [sp, #28]
   81a66:	45e3      	cmp	fp, ip
   81a68:	bfb8      	it	lt
   81a6a:	46e3      	movlt	fp, ip
   81a6c:	f8cd b00c 	str.w	fp, [sp, #12]
   81a70:	b11c      	cbz	r4, 81a7a <_vfiprintf_r+0x282>
   81a72:	f10b 0b01 	add.w	fp, fp, #1
   81a76:	f8cd b00c 	str.w	fp, [sp, #12]
   81a7a:	f01a 0502 	ands.w	r5, sl, #2
   81a7e:	9507      	str	r5, [sp, #28]
   81a80:	d005      	beq.n	81a8e <_vfiprintf_r+0x296>
   81a82:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a86:	f10b 0b02 	add.w	fp, fp, #2
   81a8a:	f8cd b00c 	str.w	fp, [sp, #12]
   81a8e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   81a92:	930b      	str	r3, [sp, #44]	; 0x2c
   81a94:	f040 821b 	bne.w	81ece <_vfiprintf_r+0x6d6>
   81a98:	9d04      	ldr	r5, [sp, #16]
   81a9a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a9e:	ebcb 0405 	rsb	r4, fp, r5
   81aa2:	2c00      	cmp	r4, #0
   81aa4:	f340 8213 	ble.w	81ece <_vfiprintf_r+0x6d6>
   81aa8:	2c10      	cmp	r4, #16
   81aaa:	f340 8489 	ble.w	823c0 <_vfiprintf_r+0xbc8>
   81aae:	4dbe      	ldr	r5, [pc, #760]	; (81da8 <_vfiprintf_r+0x5b0>)
   81ab0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ab2:	462b      	mov	r3, r5
   81ab4:	9814      	ldr	r0, [sp, #80]	; 0x50
   81ab6:	4625      	mov	r5, r4
   81ab8:	f04f 0b10 	mov.w	fp, #16
   81abc:	4664      	mov	r4, ip
   81abe:	46b4      	mov	ip, r6
   81ac0:	461e      	mov	r6, r3
   81ac2:	e006      	b.n	81ad2 <_vfiprintf_r+0x2da>
   81ac4:	1c83      	adds	r3, r0, #2
   81ac6:	f10c 0c08 	add.w	ip, ip, #8
   81aca:	4608      	mov	r0, r1
   81acc:	3d10      	subs	r5, #16
   81ace:	2d10      	cmp	r5, #16
   81ad0:	dd11      	ble.n	81af6 <_vfiprintf_r+0x2fe>
   81ad2:	1c41      	adds	r1, r0, #1
   81ad4:	3210      	adds	r2, #16
   81ad6:	2907      	cmp	r1, #7
   81ad8:	9215      	str	r2, [sp, #84]	; 0x54
   81ada:	e88c 0840 	stmia.w	ip, {r6, fp}
   81ade:	9114      	str	r1, [sp, #80]	; 0x50
   81ae0:	ddf0      	ble.n	81ac4 <_vfiprintf_r+0x2cc>
   81ae2:	2a00      	cmp	r2, #0
   81ae4:	f040 81e6 	bne.w	81eb4 <_vfiprintf_r+0x6bc>
   81ae8:	3d10      	subs	r5, #16
   81aea:	2d10      	cmp	r5, #16
   81aec:	f04f 0301 	mov.w	r3, #1
   81af0:	4610      	mov	r0, r2
   81af2:	46cc      	mov	ip, r9
   81af4:	dced      	bgt.n	81ad2 <_vfiprintf_r+0x2da>
   81af6:	4631      	mov	r1, r6
   81af8:	4666      	mov	r6, ip
   81afa:	46a4      	mov	ip, r4
   81afc:	462c      	mov	r4, r5
   81afe:	460d      	mov	r5, r1
   81b00:	4422      	add	r2, r4
   81b02:	2b07      	cmp	r3, #7
   81b04:	9215      	str	r2, [sp, #84]	; 0x54
   81b06:	6035      	str	r5, [r6, #0]
   81b08:	6074      	str	r4, [r6, #4]
   81b0a:	9314      	str	r3, [sp, #80]	; 0x50
   81b0c:	f300 836d 	bgt.w	821ea <_vfiprintf_r+0x9f2>
   81b10:	3608      	adds	r6, #8
   81b12:	1c59      	adds	r1, r3, #1
   81b14:	e1de      	b.n	81ed4 <_vfiprintf_r+0x6dc>
   81b16:	f01a 0f20 	tst.w	sl, #32
   81b1a:	9004      	str	r0, [sp, #16]
   81b1c:	46ac      	mov	ip, r5
   81b1e:	f000 808d 	beq.w	81c3c <_vfiprintf_r+0x444>
   81b22:	9d08      	ldr	r5, [sp, #32]
   81b24:	1deb      	adds	r3, r5, #7
   81b26:	f023 0307 	bic.w	r3, r3, #7
   81b2a:	f103 0b08 	add.w	fp, r3, #8
   81b2e:	e9d3 4500 	ldrd	r4, r5, [r3]
   81b32:	f8cd b020 	str.w	fp, [sp, #32]
   81b36:	2301      	movs	r3, #1
   81b38:	e76f      	b.n	81a1a <_vfiprintf_r+0x222>
   81b3a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   81b3e:	f898 3000 	ldrb.w	r3, [r8]
   81b42:	e6c6      	b.n	818d2 <_vfiprintf_r+0xda>
   81b44:	f04a 0a10 	orr.w	sl, sl, #16
   81b48:	f01a 0f20 	tst.w	sl, #32
   81b4c:	9004      	str	r0, [sp, #16]
   81b4e:	46ac      	mov	ip, r5
   81b50:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81b54:	f000 80c8 	beq.w	81ce8 <_vfiprintf_r+0x4f0>
   81b58:	9c08      	ldr	r4, [sp, #32]
   81b5a:	1de1      	adds	r1, r4, #7
   81b5c:	f021 0107 	bic.w	r1, r1, #7
   81b60:	e9d1 2300 	ldrd	r2, r3, [r1]
   81b64:	3108      	adds	r1, #8
   81b66:	9108      	str	r1, [sp, #32]
   81b68:	4614      	mov	r4, r2
   81b6a:	461d      	mov	r5, r3
   81b6c:	2a00      	cmp	r2, #0
   81b6e:	f173 0b00 	sbcs.w	fp, r3, #0
   81b72:	f2c0 83ce 	blt.w	82312 <_vfiprintf_r+0xb1a>
   81b76:	f1bc 0f00 	cmp.w	ip, #0
   81b7a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   81b7e:	bfa8      	it	ge
   81b80:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81b84:	ea54 0205 	orrs.w	r2, r4, r5
   81b88:	9007      	str	r0, [sp, #28]
   81b8a:	f8cd c014 	str.w	ip, [sp, #20]
   81b8e:	f04f 0301 	mov.w	r3, #1
   81b92:	f43f af53 	beq.w	81a3c <_vfiprintf_r+0x244>
   81b96:	2b01      	cmp	r3, #1
   81b98:	f000 8319 	beq.w	821ce <_vfiprintf_r+0x9d6>
   81b9c:	2b02      	cmp	r3, #2
   81b9e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   81ba2:	f040 824c 	bne.w	8203e <_vfiprintf_r+0x846>
   81ba6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   81baa:	4619      	mov	r1, r3
   81bac:	f004 000f 	and.w	r0, r4, #15
   81bb0:	0922      	lsrs	r2, r4, #4
   81bb2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   81bb6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   81bba:	092b      	lsrs	r3, r5, #4
   81bbc:	7008      	strb	r0, [r1, #0]
   81bbe:	ea52 0003 	orrs.w	r0, r2, r3
   81bc2:	460f      	mov	r7, r1
   81bc4:	4614      	mov	r4, r2
   81bc6:	461d      	mov	r5, r3
   81bc8:	f101 31ff 	add.w	r1, r1, #4294967295
   81bcc:	d1ee      	bne.n	81bac <_vfiprintf_r+0x3b4>
   81bce:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   81bd2:	ebc7 0309 	rsb	r3, r7, r9
   81bd6:	9305      	str	r3, [sp, #20]
   81bd8:	e742      	b.n	81a60 <_vfiprintf_r+0x268>
   81bda:	f04a 0a10 	orr.w	sl, sl, #16
   81bde:	f01a 0320 	ands.w	r3, sl, #32
   81be2:	9004      	str	r0, [sp, #16]
   81be4:	46ac      	mov	ip, r5
   81be6:	f47f af0c 	bne.w	81a02 <_vfiprintf_r+0x20a>
   81bea:	f01a 0210 	ands.w	r2, sl, #16
   81bee:	f040 8311 	bne.w	82214 <_vfiprintf_r+0xa1c>
   81bf2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   81bf6:	f000 830d 	beq.w	82214 <_vfiprintf_r+0xa1c>
   81bfa:	f8dd b020 	ldr.w	fp, [sp, #32]
   81bfe:	4613      	mov	r3, r2
   81c00:	f8bb 4000 	ldrh.w	r4, [fp]
   81c04:	f10b 0b04 	add.w	fp, fp, #4
   81c08:	2500      	movs	r5, #0
   81c0a:	f8cd b020 	str.w	fp, [sp, #32]
   81c0e:	e704      	b.n	81a1a <_vfiprintf_r+0x222>
   81c10:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81c14:	2000      	movs	r0, #0
   81c16:	f818 3b01 	ldrb.w	r3, [r8], #1
   81c1a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81c1e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   81c22:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81c26:	2a09      	cmp	r2, #9
   81c28:	d9f5      	bls.n	81c16 <_vfiprintf_r+0x41e>
   81c2a:	e654      	b.n	818d6 <_vfiprintf_r+0xde>
   81c2c:	f04a 0a10 	orr.w	sl, sl, #16
   81c30:	f01a 0f20 	tst.w	sl, #32
   81c34:	9004      	str	r0, [sp, #16]
   81c36:	46ac      	mov	ip, r5
   81c38:	f47f af73 	bne.w	81b22 <_vfiprintf_r+0x32a>
   81c3c:	f01a 0f10 	tst.w	sl, #16
   81c40:	f040 82ef 	bne.w	82222 <_vfiprintf_r+0xa2a>
   81c44:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81c48:	f000 82eb 	beq.w	82222 <_vfiprintf_r+0xa2a>
   81c4c:	f8dd b020 	ldr.w	fp, [sp, #32]
   81c50:	2500      	movs	r5, #0
   81c52:	f8bb 4000 	ldrh.w	r4, [fp]
   81c56:	f10b 0b04 	add.w	fp, fp, #4
   81c5a:	2301      	movs	r3, #1
   81c5c:	f8cd b020 	str.w	fp, [sp, #32]
   81c60:	e6db      	b.n	81a1a <_vfiprintf_r+0x222>
   81c62:	46ac      	mov	ip, r5
   81c64:	4d51      	ldr	r5, [pc, #324]	; (81dac <_vfiprintf_r+0x5b4>)
   81c66:	f01a 0f20 	tst.w	sl, #32
   81c6a:	9004      	str	r0, [sp, #16]
   81c6c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81c70:	950a      	str	r5, [sp, #40]	; 0x28
   81c72:	f000 80f0 	beq.w	81e56 <_vfiprintf_r+0x65e>
   81c76:	9d08      	ldr	r5, [sp, #32]
   81c78:	1dea      	adds	r2, r5, #7
   81c7a:	f022 0207 	bic.w	r2, r2, #7
   81c7e:	f102 0b08 	add.w	fp, r2, #8
   81c82:	f8cd b020 	str.w	fp, [sp, #32]
   81c86:	e9d2 4500 	ldrd	r4, r5, [r2]
   81c8a:	f01a 0f01 	tst.w	sl, #1
   81c8e:	f000 82aa 	beq.w	821e6 <_vfiprintf_r+0x9ee>
   81c92:	ea54 0b05 	orrs.w	fp, r4, r5
   81c96:	f000 82a6 	beq.w	821e6 <_vfiprintf_r+0x9ee>
   81c9a:	2230      	movs	r2, #48	; 0x30
   81c9c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81ca0:	f04a 0a02 	orr.w	sl, sl, #2
   81ca4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81ca8:	2302      	movs	r3, #2
   81caa:	e6b6      	b.n	81a1a <_vfiprintf_r+0x222>
   81cac:	9b08      	ldr	r3, [sp, #32]
   81cae:	f8dd b020 	ldr.w	fp, [sp, #32]
   81cb2:	681b      	ldr	r3, [r3, #0]
   81cb4:	2401      	movs	r4, #1
   81cb6:	f04f 0500 	mov.w	r5, #0
   81cba:	f10b 0b04 	add.w	fp, fp, #4
   81cbe:	9004      	str	r0, [sp, #16]
   81cc0:	9403      	str	r4, [sp, #12]
   81cc2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81cc6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   81cca:	f8cd b020 	str.w	fp, [sp, #32]
   81cce:	9405      	str	r4, [sp, #20]
   81cd0:	af16      	add	r7, sp, #88	; 0x58
   81cd2:	f04f 0c00 	mov.w	ip, #0
   81cd6:	e6d0      	b.n	81a7a <_vfiprintf_r+0x282>
   81cd8:	f01a 0f20 	tst.w	sl, #32
   81cdc:	9004      	str	r0, [sp, #16]
   81cde:	46ac      	mov	ip, r5
   81ce0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81ce4:	f47f af38 	bne.w	81b58 <_vfiprintf_r+0x360>
   81ce8:	f01a 0f10 	tst.w	sl, #16
   81cec:	f040 82a7 	bne.w	8223e <_vfiprintf_r+0xa46>
   81cf0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81cf4:	f000 82a3 	beq.w	8223e <_vfiprintf_r+0xa46>
   81cf8:	f8dd b020 	ldr.w	fp, [sp, #32]
   81cfc:	f9bb 4000 	ldrsh.w	r4, [fp]
   81d00:	f10b 0b04 	add.w	fp, fp, #4
   81d04:	17e5      	asrs	r5, r4, #31
   81d06:	4622      	mov	r2, r4
   81d08:	462b      	mov	r3, r5
   81d0a:	f8cd b020 	str.w	fp, [sp, #32]
   81d0e:	e72d      	b.n	81b6c <_vfiprintf_r+0x374>
   81d10:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   81d14:	f898 3000 	ldrb.w	r3, [r8]
   81d18:	e5db      	b.n	818d2 <_vfiprintf_r+0xda>
   81d1a:	f898 3000 	ldrb.w	r3, [r8]
   81d1e:	4642      	mov	r2, r8
   81d20:	2b6c      	cmp	r3, #108	; 0x6c
   81d22:	bf03      	ittte	eq
   81d24:	f108 0801 	addeq.w	r8, r8, #1
   81d28:	f04a 0a20 	orreq.w	sl, sl, #32
   81d2c:	7853      	ldrbeq	r3, [r2, #1]
   81d2e:	f04a 0a10 	orrne.w	sl, sl, #16
   81d32:	e5ce      	b.n	818d2 <_vfiprintf_r+0xda>
   81d34:	f01a 0f20 	tst.w	sl, #32
   81d38:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81d3c:	f000 82f7 	beq.w	8232e <_vfiprintf_r+0xb36>
   81d40:	9c08      	ldr	r4, [sp, #32]
   81d42:	6821      	ldr	r1, [r4, #0]
   81d44:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81d46:	17e5      	asrs	r5, r4, #31
   81d48:	462b      	mov	r3, r5
   81d4a:	9d08      	ldr	r5, [sp, #32]
   81d4c:	4622      	mov	r2, r4
   81d4e:	3504      	adds	r5, #4
   81d50:	9508      	str	r5, [sp, #32]
   81d52:	e9c1 2300 	strd	r2, r3, [r1]
   81d56:	e582      	b.n	8185e <_vfiprintf_r+0x66>
   81d58:	9c08      	ldr	r4, [sp, #32]
   81d5a:	46ac      	mov	ip, r5
   81d5c:	6827      	ldr	r7, [r4, #0]
   81d5e:	f04f 0500 	mov.w	r5, #0
   81d62:	9004      	str	r0, [sp, #16]
   81d64:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81d68:	3404      	adds	r4, #4
   81d6a:	2f00      	cmp	r7, #0
   81d6c:	f000 8332 	beq.w	823d4 <_vfiprintf_r+0xbdc>
   81d70:	f1bc 0f00 	cmp.w	ip, #0
   81d74:	4638      	mov	r0, r7
   81d76:	f2c0 8307 	blt.w	82388 <_vfiprintf_r+0xb90>
   81d7a:	4662      	mov	r2, ip
   81d7c:	2100      	movs	r1, #0
   81d7e:	f8cd c004 	str.w	ip, [sp, #4]
   81d82:	f001 fbb1 	bl	834e8 <memchr>
   81d86:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d8a:	2800      	cmp	r0, #0
   81d8c:	f000 833a 	beq.w	82404 <_vfiprintf_r+0xc0c>
   81d90:	1bc0      	subs	r0, r0, r7
   81d92:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81d96:	4560      	cmp	r0, ip
   81d98:	bfa8      	it	ge
   81d9a:	4660      	movge	r0, ip
   81d9c:	9005      	str	r0, [sp, #20]
   81d9e:	9408      	str	r4, [sp, #32]
   81da0:	9507      	str	r5, [sp, #28]
   81da2:	f04f 0c00 	mov.w	ip, #0
   81da6:	e65b      	b.n	81a60 <_vfiprintf_r+0x268>
   81da8:	00083fb8 	.word	0x00083fb8
   81dac:	00083f78 	.word	0x00083f78
   81db0:	9b08      	ldr	r3, [sp, #32]
   81db2:	f8dd b020 	ldr.w	fp, [sp, #32]
   81db6:	9004      	str	r0, [sp, #16]
   81db8:	48b2      	ldr	r0, [pc, #712]	; (82084 <_vfiprintf_r+0x88c>)
   81dba:	681c      	ldr	r4, [r3, #0]
   81dbc:	2230      	movs	r2, #48	; 0x30
   81dbe:	2378      	movs	r3, #120	; 0x78
   81dc0:	f10b 0b04 	add.w	fp, fp, #4
   81dc4:	46ac      	mov	ip, r5
   81dc6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81dca:	f04a 0a02 	orr.w	sl, sl, #2
   81dce:	f8cd b020 	str.w	fp, [sp, #32]
   81dd2:	2500      	movs	r5, #0
   81dd4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81dd8:	900a      	str	r0, [sp, #40]	; 0x28
   81dda:	2302      	movs	r3, #2
   81ddc:	e61d      	b.n	81a1a <_vfiprintf_r+0x222>
   81dde:	f04a 0a20 	orr.w	sl, sl, #32
   81de2:	f898 3000 	ldrb.w	r3, [r8]
   81de6:	e574      	b.n	818d2 <_vfiprintf_r+0xda>
   81de8:	f8dd b020 	ldr.w	fp, [sp, #32]
   81dec:	f8db 0000 	ldr.w	r0, [fp]
   81df0:	f10b 0304 	add.w	r3, fp, #4
   81df4:	2800      	cmp	r0, #0
   81df6:	f6ff adf7 	blt.w	819e8 <_vfiprintf_r+0x1f0>
   81dfa:	9308      	str	r3, [sp, #32]
   81dfc:	f898 3000 	ldrb.w	r3, [r8]
   81e00:	e567      	b.n	818d2 <_vfiprintf_r+0xda>
   81e02:	f898 3000 	ldrb.w	r3, [r8]
   81e06:	212b      	movs	r1, #43	; 0x2b
   81e08:	e563      	b.n	818d2 <_vfiprintf_r+0xda>
   81e0a:	f898 3000 	ldrb.w	r3, [r8]
   81e0e:	f108 0401 	add.w	r4, r8, #1
   81e12:	2b2a      	cmp	r3, #42	; 0x2a
   81e14:	f000 8305 	beq.w	82422 <_vfiprintf_r+0xc2a>
   81e18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81e1c:	2a09      	cmp	r2, #9
   81e1e:	bf98      	it	ls
   81e20:	2500      	movls	r5, #0
   81e22:	f200 82fa 	bhi.w	8241a <_vfiprintf_r+0xc22>
   81e26:	f814 3b01 	ldrb.w	r3, [r4], #1
   81e2a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81e2e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   81e32:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81e36:	2a09      	cmp	r2, #9
   81e38:	d9f5      	bls.n	81e26 <_vfiprintf_r+0x62e>
   81e3a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   81e3e:	46a0      	mov	r8, r4
   81e40:	e549      	b.n	818d6 <_vfiprintf_r+0xde>
   81e42:	4c90      	ldr	r4, [pc, #576]	; (82084 <_vfiprintf_r+0x88c>)
   81e44:	f01a 0f20 	tst.w	sl, #32
   81e48:	9004      	str	r0, [sp, #16]
   81e4a:	46ac      	mov	ip, r5
   81e4c:	940a      	str	r4, [sp, #40]	; 0x28
   81e4e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81e52:	f47f af10 	bne.w	81c76 <_vfiprintf_r+0x47e>
   81e56:	f01a 0f10 	tst.w	sl, #16
   81e5a:	f040 81ea 	bne.w	82232 <_vfiprintf_r+0xa3a>
   81e5e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81e62:	f000 81e6 	beq.w	82232 <_vfiprintf_r+0xa3a>
   81e66:	f8dd b020 	ldr.w	fp, [sp, #32]
   81e6a:	2500      	movs	r5, #0
   81e6c:	f8bb 4000 	ldrh.w	r4, [fp]
   81e70:	f10b 0b04 	add.w	fp, fp, #4
   81e74:	f8cd b020 	str.w	fp, [sp, #32]
   81e78:	e707      	b.n	81c8a <_vfiprintf_r+0x492>
   81e7a:	f898 3000 	ldrb.w	r3, [r8]
   81e7e:	2900      	cmp	r1, #0
   81e80:	f47f ad27 	bne.w	818d2 <_vfiprintf_r+0xda>
   81e84:	2120      	movs	r1, #32
   81e86:	e524      	b.n	818d2 <_vfiprintf_r+0xda>
   81e88:	f04a 0a01 	orr.w	sl, sl, #1
   81e8c:	f898 3000 	ldrb.w	r3, [r8]
   81e90:	e51f      	b.n	818d2 <_vfiprintf_r+0xda>
   81e92:	9004      	str	r0, [sp, #16]
   81e94:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81e98:	2b00      	cmp	r3, #0
   81e9a:	f000 80f9 	beq.w	82090 <_vfiprintf_r+0x898>
   81e9e:	2501      	movs	r5, #1
   81ea0:	f04f 0b00 	mov.w	fp, #0
   81ea4:	9503      	str	r5, [sp, #12]
   81ea6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   81eaa:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81eae:	9505      	str	r5, [sp, #20]
   81eb0:	af16      	add	r7, sp, #88	; 0x58
   81eb2:	e70e      	b.n	81cd2 <_vfiprintf_r+0x4da>
   81eb4:	9806      	ldr	r0, [sp, #24]
   81eb6:	9902      	ldr	r1, [sp, #8]
   81eb8:	aa13      	add	r2, sp, #76	; 0x4c
   81eba:	f7ff fc61 	bl	81780 <__sprint_r.part.0>
   81ebe:	2800      	cmp	r0, #0
   81ec0:	f040 80ed 	bne.w	8209e <_vfiprintf_r+0x8a6>
   81ec4:	9814      	ldr	r0, [sp, #80]	; 0x50
   81ec6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ec8:	1c43      	adds	r3, r0, #1
   81eca:	46cc      	mov	ip, r9
   81ecc:	e5fe      	b.n	81acc <_vfiprintf_r+0x2d4>
   81ece:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81ed0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ed2:	1c59      	adds	r1, r3, #1
   81ed4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   81ed8:	b168      	cbz	r0, 81ef6 <_vfiprintf_r+0x6fe>
   81eda:	3201      	adds	r2, #1
   81edc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   81ee0:	2301      	movs	r3, #1
   81ee2:	2907      	cmp	r1, #7
   81ee4:	9215      	str	r2, [sp, #84]	; 0x54
   81ee6:	9114      	str	r1, [sp, #80]	; 0x50
   81ee8:	e886 0009 	stmia.w	r6, {r0, r3}
   81eec:	f300 8160 	bgt.w	821b0 <_vfiprintf_r+0x9b8>
   81ef0:	460b      	mov	r3, r1
   81ef2:	3608      	adds	r6, #8
   81ef4:	3101      	adds	r1, #1
   81ef6:	9c07      	ldr	r4, [sp, #28]
   81ef8:	b164      	cbz	r4, 81f14 <_vfiprintf_r+0x71c>
   81efa:	3202      	adds	r2, #2
   81efc:	a812      	add	r0, sp, #72	; 0x48
   81efe:	2302      	movs	r3, #2
   81f00:	2907      	cmp	r1, #7
   81f02:	9215      	str	r2, [sp, #84]	; 0x54
   81f04:	9114      	str	r1, [sp, #80]	; 0x50
   81f06:	e886 0009 	stmia.w	r6, {r0, r3}
   81f0a:	f300 8157 	bgt.w	821bc <_vfiprintf_r+0x9c4>
   81f0e:	460b      	mov	r3, r1
   81f10:	3608      	adds	r6, #8
   81f12:	3101      	adds	r1, #1
   81f14:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   81f16:	2d80      	cmp	r5, #128	; 0x80
   81f18:	f000 8101 	beq.w	8211e <_vfiprintf_r+0x926>
   81f1c:	9d05      	ldr	r5, [sp, #20]
   81f1e:	ebc5 040c 	rsb	r4, r5, ip
   81f22:	2c00      	cmp	r4, #0
   81f24:	dd2f      	ble.n	81f86 <_vfiprintf_r+0x78e>
   81f26:	2c10      	cmp	r4, #16
   81f28:	4d57      	ldr	r5, [pc, #348]	; (82088 <_vfiprintf_r+0x890>)
   81f2a:	dd22      	ble.n	81f72 <_vfiprintf_r+0x77a>
   81f2c:	4630      	mov	r0, r6
   81f2e:	f04f 0b10 	mov.w	fp, #16
   81f32:	462e      	mov	r6, r5
   81f34:	4625      	mov	r5, r4
   81f36:	9c06      	ldr	r4, [sp, #24]
   81f38:	e006      	b.n	81f48 <_vfiprintf_r+0x750>
   81f3a:	f103 0c02 	add.w	ip, r3, #2
   81f3e:	3008      	adds	r0, #8
   81f40:	460b      	mov	r3, r1
   81f42:	3d10      	subs	r5, #16
   81f44:	2d10      	cmp	r5, #16
   81f46:	dd10      	ble.n	81f6a <_vfiprintf_r+0x772>
   81f48:	1c59      	adds	r1, r3, #1
   81f4a:	3210      	adds	r2, #16
   81f4c:	2907      	cmp	r1, #7
   81f4e:	9215      	str	r2, [sp, #84]	; 0x54
   81f50:	e880 0840 	stmia.w	r0, {r6, fp}
   81f54:	9114      	str	r1, [sp, #80]	; 0x50
   81f56:	ddf0      	ble.n	81f3a <_vfiprintf_r+0x742>
   81f58:	2a00      	cmp	r2, #0
   81f5a:	d163      	bne.n	82024 <_vfiprintf_r+0x82c>
   81f5c:	3d10      	subs	r5, #16
   81f5e:	2d10      	cmp	r5, #16
   81f60:	f04f 0c01 	mov.w	ip, #1
   81f64:	4613      	mov	r3, r2
   81f66:	4648      	mov	r0, r9
   81f68:	dcee      	bgt.n	81f48 <_vfiprintf_r+0x750>
   81f6a:	462c      	mov	r4, r5
   81f6c:	4661      	mov	r1, ip
   81f6e:	4635      	mov	r5, r6
   81f70:	4606      	mov	r6, r0
   81f72:	4422      	add	r2, r4
   81f74:	2907      	cmp	r1, #7
   81f76:	9215      	str	r2, [sp, #84]	; 0x54
   81f78:	6035      	str	r5, [r6, #0]
   81f7a:	6074      	str	r4, [r6, #4]
   81f7c:	9114      	str	r1, [sp, #80]	; 0x50
   81f7e:	f300 80c1 	bgt.w	82104 <_vfiprintf_r+0x90c>
   81f82:	3608      	adds	r6, #8
   81f84:	3101      	adds	r1, #1
   81f86:	9d05      	ldr	r5, [sp, #20]
   81f88:	2907      	cmp	r1, #7
   81f8a:	442a      	add	r2, r5
   81f8c:	9215      	str	r2, [sp, #84]	; 0x54
   81f8e:	6037      	str	r7, [r6, #0]
   81f90:	6075      	str	r5, [r6, #4]
   81f92:	9114      	str	r1, [sp, #80]	; 0x50
   81f94:	f340 80c1 	ble.w	8211a <_vfiprintf_r+0x922>
   81f98:	2a00      	cmp	r2, #0
   81f9a:	f040 8130 	bne.w	821fe <_vfiprintf_r+0xa06>
   81f9e:	9214      	str	r2, [sp, #80]	; 0x50
   81fa0:	464e      	mov	r6, r9
   81fa2:	f01a 0f04 	tst.w	sl, #4
   81fa6:	f000 808b 	beq.w	820c0 <_vfiprintf_r+0x8c8>
   81faa:	9d04      	ldr	r5, [sp, #16]
   81fac:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81fb0:	ebcb 0405 	rsb	r4, fp, r5
   81fb4:	2c00      	cmp	r4, #0
   81fb6:	f340 8083 	ble.w	820c0 <_vfiprintf_r+0x8c8>
   81fba:	2c10      	cmp	r4, #16
   81fbc:	f340 821e 	ble.w	823fc <_vfiprintf_r+0xc04>
   81fc0:	9914      	ldr	r1, [sp, #80]	; 0x50
   81fc2:	4d32      	ldr	r5, [pc, #200]	; (8208c <_vfiprintf_r+0x894>)
   81fc4:	2710      	movs	r7, #16
   81fc6:	f8dd a018 	ldr.w	sl, [sp, #24]
   81fca:	f8dd b008 	ldr.w	fp, [sp, #8]
   81fce:	e005      	b.n	81fdc <_vfiprintf_r+0x7e4>
   81fd0:	1c88      	adds	r0, r1, #2
   81fd2:	3608      	adds	r6, #8
   81fd4:	4619      	mov	r1, r3
   81fd6:	3c10      	subs	r4, #16
   81fd8:	2c10      	cmp	r4, #16
   81fda:	dd10      	ble.n	81ffe <_vfiprintf_r+0x806>
   81fdc:	1c4b      	adds	r3, r1, #1
   81fde:	3210      	adds	r2, #16
   81fe0:	2b07      	cmp	r3, #7
   81fe2:	9215      	str	r2, [sp, #84]	; 0x54
   81fe4:	e886 00a0 	stmia.w	r6, {r5, r7}
   81fe8:	9314      	str	r3, [sp, #80]	; 0x50
   81fea:	ddf1      	ble.n	81fd0 <_vfiprintf_r+0x7d8>
   81fec:	2a00      	cmp	r2, #0
   81fee:	d17d      	bne.n	820ec <_vfiprintf_r+0x8f4>
   81ff0:	3c10      	subs	r4, #16
   81ff2:	2c10      	cmp	r4, #16
   81ff4:	f04f 0001 	mov.w	r0, #1
   81ff8:	4611      	mov	r1, r2
   81ffa:	464e      	mov	r6, r9
   81ffc:	dcee      	bgt.n	81fdc <_vfiprintf_r+0x7e4>
   81ffe:	4422      	add	r2, r4
   82000:	2807      	cmp	r0, #7
   82002:	9215      	str	r2, [sp, #84]	; 0x54
   82004:	6035      	str	r5, [r6, #0]
   82006:	6074      	str	r4, [r6, #4]
   82008:	9014      	str	r0, [sp, #80]	; 0x50
   8200a:	dd59      	ble.n	820c0 <_vfiprintf_r+0x8c8>
   8200c:	2a00      	cmp	r2, #0
   8200e:	d14f      	bne.n	820b0 <_vfiprintf_r+0x8b8>
   82010:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82012:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82016:	9d04      	ldr	r5, [sp, #16]
   82018:	45ab      	cmp	fp, r5
   8201a:	bfac      	ite	ge
   8201c:	445c      	addge	r4, fp
   8201e:	1964      	addlt	r4, r4, r5
   82020:	9409      	str	r4, [sp, #36]	; 0x24
   82022:	e05e      	b.n	820e2 <_vfiprintf_r+0x8ea>
   82024:	4620      	mov	r0, r4
   82026:	9902      	ldr	r1, [sp, #8]
   82028:	aa13      	add	r2, sp, #76	; 0x4c
   8202a:	f7ff fba9 	bl	81780 <__sprint_r.part.0>
   8202e:	2800      	cmp	r0, #0
   82030:	d135      	bne.n	8209e <_vfiprintf_r+0x8a6>
   82032:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82034:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82036:	f103 0c01 	add.w	ip, r3, #1
   8203a:	4648      	mov	r0, r9
   8203c:	e781      	b.n	81f42 <_vfiprintf_r+0x74a>
   8203e:	08e0      	lsrs	r0, r4, #3
   82040:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   82044:	f004 0207 	and.w	r2, r4, #7
   82048:	08e9      	lsrs	r1, r5, #3
   8204a:	3230      	adds	r2, #48	; 0x30
   8204c:	ea50 0b01 	orrs.w	fp, r0, r1
   82050:	461f      	mov	r7, r3
   82052:	701a      	strb	r2, [r3, #0]
   82054:	4604      	mov	r4, r0
   82056:	460d      	mov	r5, r1
   82058:	f103 33ff 	add.w	r3, r3, #4294967295
   8205c:	d1ef      	bne.n	8203e <_vfiprintf_r+0x846>
   8205e:	f01a 0f01 	tst.w	sl, #1
   82062:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   82066:	4639      	mov	r1, r7
   82068:	f000 80b9 	beq.w	821de <_vfiprintf_r+0x9e6>
   8206c:	2a30      	cmp	r2, #48	; 0x30
   8206e:	f43f acf4 	beq.w	81a5a <_vfiprintf_r+0x262>
   82072:	461f      	mov	r7, r3
   82074:	ebc7 0509 	rsb	r5, r7, r9
   82078:	2330      	movs	r3, #48	; 0x30
   8207a:	9505      	str	r5, [sp, #20]
   8207c:	f801 3c01 	strb.w	r3, [r1, #-1]
   82080:	e4ee      	b.n	81a60 <_vfiprintf_r+0x268>
   82082:	bf00      	nop
   82084:	00083f8c 	.word	0x00083f8c
   82088:	00083fa8 	.word	0x00083fa8
   8208c:	00083fb8 	.word	0x00083fb8
   82090:	9b15      	ldr	r3, [sp, #84]	; 0x54
   82092:	b123      	cbz	r3, 8209e <_vfiprintf_r+0x8a6>
   82094:	9806      	ldr	r0, [sp, #24]
   82096:	9902      	ldr	r1, [sp, #8]
   82098:	aa13      	add	r2, sp, #76	; 0x4c
   8209a:	f7ff fb71 	bl	81780 <__sprint_r.part.0>
   8209e:	9c02      	ldr	r4, [sp, #8]
   820a0:	89a3      	ldrh	r3, [r4, #12]
   820a2:	065b      	lsls	r3, r3, #25
   820a4:	f53f ac98 	bmi.w	819d8 <_vfiprintf_r+0x1e0>
   820a8:	9809      	ldr	r0, [sp, #36]	; 0x24
   820aa:	b031      	add	sp, #196	; 0xc4
   820ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   820b0:	9806      	ldr	r0, [sp, #24]
   820b2:	9902      	ldr	r1, [sp, #8]
   820b4:	aa13      	add	r2, sp, #76	; 0x4c
   820b6:	f7ff fb63 	bl	81780 <__sprint_r.part.0>
   820ba:	2800      	cmp	r0, #0
   820bc:	d1ef      	bne.n	8209e <_vfiprintf_r+0x8a6>
   820be:	9a15      	ldr	r2, [sp, #84]	; 0x54
   820c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   820c2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   820c6:	9d04      	ldr	r5, [sp, #16]
   820c8:	45ab      	cmp	fp, r5
   820ca:	bfac      	ite	ge
   820cc:	445c      	addge	r4, fp
   820ce:	1964      	addlt	r4, r4, r5
   820d0:	9409      	str	r4, [sp, #36]	; 0x24
   820d2:	b132      	cbz	r2, 820e2 <_vfiprintf_r+0x8ea>
   820d4:	9806      	ldr	r0, [sp, #24]
   820d6:	9902      	ldr	r1, [sp, #8]
   820d8:	aa13      	add	r2, sp, #76	; 0x4c
   820da:	f7ff fb51 	bl	81780 <__sprint_r.part.0>
   820de:	2800      	cmp	r0, #0
   820e0:	d1dd      	bne.n	8209e <_vfiprintf_r+0x8a6>
   820e2:	2000      	movs	r0, #0
   820e4:	9014      	str	r0, [sp, #80]	; 0x50
   820e6:	464e      	mov	r6, r9
   820e8:	f7ff bbb9 	b.w	8185e <_vfiprintf_r+0x66>
   820ec:	4650      	mov	r0, sl
   820ee:	4659      	mov	r1, fp
   820f0:	aa13      	add	r2, sp, #76	; 0x4c
   820f2:	f7ff fb45 	bl	81780 <__sprint_r.part.0>
   820f6:	2800      	cmp	r0, #0
   820f8:	d1d1      	bne.n	8209e <_vfiprintf_r+0x8a6>
   820fa:	9914      	ldr	r1, [sp, #80]	; 0x50
   820fc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   820fe:	1c48      	adds	r0, r1, #1
   82100:	464e      	mov	r6, r9
   82102:	e768      	b.n	81fd6 <_vfiprintf_r+0x7de>
   82104:	2a00      	cmp	r2, #0
   82106:	f040 80f7 	bne.w	822f8 <_vfiprintf_r+0xb00>
   8210a:	9c05      	ldr	r4, [sp, #20]
   8210c:	2301      	movs	r3, #1
   8210e:	9720      	str	r7, [sp, #128]	; 0x80
   82110:	9421      	str	r4, [sp, #132]	; 0x84
   82112:	9415      	str	r4, [sp, #84]	; 0x54
   82114:	4622      	mov	r2, r4
   82116:	9314      	str	r3, [sp, #80]	; 0x50
   82118:	464e      	mov	r6, r9
   8211a:	3608      	adds	r6, #8
   8211c:	e741      	b.n	81fa2 <_vfiprintf_r+0x7aa>
   8211e:	9d04      	ldr	r5, [sp, #16]
   82120:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82124:	ebcb 0405 	rsb	r4, fp, r5
   82128:	2c00      	cmp	r4, #0
   8212a:	f77f aef7 	ble.w	81f1c <_vfiprintf_r+0x724>
   8212e:	2c10      	cmp	r4, #16
   82130:	4da6      	ldr	r5, [pc, #664]	; (823cc <_vfiprintf_r+0xbd4>)
   82132:	f340 8170 	ble.w	82416 <_vfiprintf_r+0xc1e>
   82136:	4629      	mov	r1, r5
   82138:	f04f 0b10 	mov.w	fp, #16
   8213c:	4625      	mov	r5, r4
   8213e:	4664      	mov	r4, ip
   82140:	46b4      	mov	ip, r6
   82142:	460e      	mov	r6, r1
   82144:	e006      	b.n	82154 <_vfiprintf_r+0x95c>
   82146:	1c98      	adds	r0, r3, #2
   82148:	f10c 0c08 	add.w	ip, ip, #8
   8214c:	460b      	mov	r3, r1
   8214e:	3d10      	subs	r5, #16
   82150:	2d10      	cmp	r5, #16
   82152:	dd0f      	ble.n	82174 <_vfiprintf_r+0x97c>
   82154:	1c59      	adds	r1, r3, #1
   82156:	3210      	adds	r2, #16
   82158:	2907      	cmp	r1, #7
   8215a:	9215      	str	r2, [sp, #84]	; 0x54
   8215c:	e88c 0840 	stmia.w	ip, {r6, fp}
   82160:	9114      	str	r1, [sp, #80]	; 0x50
   82162:	ddf0      	ble.n	82146 <_vfiprintf_r+0x94e>
   82164:	b9ba      	cbnz	r2, 82196 <_vfiprintf_r+0x99e>
   82166:	3d10      	subs	r5, #16
   82168:	2d10      	cmp	r5, #16
   8216a:	f04f 0001 	mov.w	r0, #1
   8216e:	4613      	mov	r3, r2
   82170:	46cc      	mov	ip, r9
   82172:	dcef      	bgt.n	82154 <_vfiprintf_r+0x95c>
   82174:	4633      	mov	r3, r6
   82176:	4666      	mov	r6, ip
   82178:	46a4      	mov	ip, r4
   8217a:	462c      	mov	r4, r5
   8217c:	461d      	mov	r5, r3
   8217e:	4422      	add	r2, r4
   82180:	2807      	cmp	r0, #7
   82182:	9215      	str	r2, [sp, #84]	; 0x54
   82184:	6035      	str	r5, [r6, #0]
   82186:	6074      	str	r4, [r6, #4]
   82188:	9014      	str	r0, [sp, #80]	; 0x50
   8218a:	f300 80af 	bgt.w	822ec <_vfiprintf_r+0xaf4>
   8218e:	3608      	adds	r6, #8
   82190:	1c41      	adds	r1, r0, #1
   82192:	4603      	mov	r3, r0
   82194:	e6c2      	b.n	81f1c <_vfiprintf_r+0x724>
   82196:	9806      	ldr	r0, [sp, #24]
   82198:	9902      	ldr	r1, [sp, #8]
   8219a:	aa13      	add	r2, sp, #76	; 0x4c
   8219c:	f7ff faf0 	bl	81780 <__sprint_r.part.0>
   821a0:	2800      	cmp	r0, #0
   821a2:	f47f af7c 	bne.w	8209e <_vfiprintf_r+0x8a6>
   821a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   821a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   821aa:	1c58      	adds	r0, r3, #1
   821ac:	46cc      	mov	ip, r9
   821ae:	e7ce      	b.n	8214e <_vfiprintf_r+0x956>
   821b0:	2a00      	cmp	r2, #0
   821b2:	d179      	bne.n	822a8 <_vfiprintf_r+0xab0>
   821b4:	4619      	mov	r1, r3
   821b6:	464e      	mov	r6, r9
   821b8:	4613      	mov	r3, r2
   821ba:	e69c      	b.n	81ef6 <_vfiprintf_r+0x6fe>
   821bc:	2a00      	cmp	r2, #0
   821be:	f040 8084 	bne.w	822ca <_vfiprintf_r+0xad2>
   821c2:	2101      	movs	r1, #1
   821c4:	4613      	mov	r3, r2
   821c6:	464e      	mov	r6, r9
   821c8:	e6a4      	b.n	81f14 <_vfiprintf_r+0x71c>
   821ca:	464f      	mov	r7, r9
   821cc:	e448      	b.n	81a60 <_vfiprintf_r+0x268>
   821ce:	2d00      	cmp	r5, #0
   821d0:	bf08      	it	eq
   821d2:	2c0a      	cmpeq	r4, #10
   821d4:	d246      	bcs.n	82264 <_vfiprintf_r+0xa6c>
   821d6:	3430      	adds	r4, #48	; 0x30
   821d8:	af30      	add	r7, sp, #192	; 0xc0
   821da:	f807 4d41 	strb.w	r4, [r7, #-65]!
   821de:	ebc7 0309 	rsb	r3, r7, r9
   821e2:	9305      	str	r3, [sp, #20]
   821e4:	e43c      	b.n	81a60 <_vfiprintf_r+0x268>
   821e6:	2302      	movs	r3, #2
   821e8:	e417      	b.n	81a1a <_vfiprintf_r+0x222>
   821ea:	2a00      	cmp	r2, #0
   821ec:	f040 80af 	bne.w	8234e <_vfiprintf_r+0xb56>
   821f0:	4613      	mov	r3, r2
   821f2:	2101      	movs	r1, #1
   821f4:	464e      	mov	r6, r9
   821f6:	e66d      	b.n	81ed4 <_vfiprintf_r+0x6dc>
   821f8:	4644      	mov	r4, r8
   821fa:	f7ff bb58 	b.w	818ae <_vfiprintf_r+0xb6>
   821fe:	9806      	ldr	r0, [sp, #24]
   82200:	9902      	ldr	r1, [sp, #8]
   82202:	aa13      	add	r2, sp, #76	; 0x4c
   82204:	f7ff fabc 	bl	81780 <__sprint_r.part.0>
   82208:	2800      	cmp	r0, #0
   8220a:	f47f af48 	bne.w	8209e <_vfiprintf_r+0x8a6>
   8220e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82210:	464e      	mov	r6, r9
   82212:	e6c6      	b.n	81fa2 <_vfiprintf_r+0x7aa>
   82214:	9d08      	ldr	r5, [sp, #32]
   82216:	682c      	ldr	r4, [r5, #0]
   82218:	3504      	adds	r5, #4
   8221a:	9508      	str	r5, [sp, #32]
   8221c:	2500      	movs	r5, #0
   8221e:	f7ff bbfc 	b.w	81a1a <_vfiprintf_r+0x222>
   82222:	9d08      	ldr	r5, [sp, #32]
   82224:	2301      	movs	r3, #1
   82226:	682c      	ldr	r4, [r5, #0]
   82228:	3504      	adds	r5, #4
   8222a:	9508      	str	r5, [sp, #32]
   8222c:	2500      	movs	r5, #0
   8222e:	f7ff bbf4 	b.w	81a1a <_vfiprintf_r+0x222>
   82232:	9d08      	ldr	r5, [sp, #32]
   82234:	682c      	ldr	r4, [r5, #0]
   82236:	3504      	adds	r5, #4
   82238:	9508      	str	r5, [sp, #32]
   8223a:	2500      	movs	r5, #0
   8223c:	e525      	b.n	81c8a <_vfiprintf_r+0x492>
   8223e:	9d08      	ldr	r5, [sp, #32]
   82240:	682c      	ldr	r4, [r5, #0]
   82242:	3504      	adds	r5, #4
   82244:	9508      	str	r5, [sp, #32]
   82246:	17e5      	asrs	r5, r4, #31
   82248:	4622      	mov	r2, r4
   8224a:	462b      	mov	r3, r5
   8224c:	e48e      	b.n	81b6c <_vfiprintf_r+0x374>
   8224e:	9806      	ldr	r0, [sp, #24]
   82250:	9902      	ldr	r1, [sp, #8]
   82252:	aa13      	add	r2, sp, #76	; 0x4c
   82254:	f7ff fa94 	bl	81780 <__sprint_r.part.0>
   82258:	2800      	cmp	r0, #0
   8225a:	f47f af20 	bne.w	8209e <_vfiprintf_r+0x8a6>
   8225e:	464e      	mov	r6, r9
   82260:	f7ff bb9a 	b.w	81998 <_vfiprintf_r+0x1a0>
   82264:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   82268:	9603      	str	r6, [sp, #12]
   8226a:	465e      	mov	r6, fp
   8226c:	46e3      	mov	fp, ip
   8226e:	4620      	mov	r0, r4
   82270:	4629      	mov	r1, r5
   82272:	220a      	movs	r2, #10
   82274:	2300      	movs	r3, #0
   82276:	f7fe fe95 	bl	80fa4 <__aeabi_uldivmod>
   8227a:	3230      	adds	r2, #48	; 0x30
   8227c:	7032      	strb	r2, [r6, #0]
   8227e:	4620      	mov	r0, r4
   82280:	4629      	mov	r1, r5
   82282:	220a      	movs	r2, #10
   82284:	2300      	movs	r3, #0
   82286:	f7fe fe8d 	bl	80fa4 <__aeabi_uldivmod>
   8228a:	4604      	mov	r4, r0
   8228c:	460d      	mov	r5, r1
   8228e:	ea54 0005 	orrs.w	r0, r4, r5
   82292:	4637      	mov	r7, r6
   82294:	f106 36ff 	add.w	r6, r6, #4294967295
   82298:	d1e9      	bne.n	8226e <_vfiprintf_r+0xa76>
   8229a:	ebc7 0309 	rsb	r3, r7, r9
   8229e:	46dc      	mov	ip, fp
   822a0:	9e03      	ldr	r6, [sp, #12]
   822a2:	9305      	str	r3, [sp, #20]
   822a4:	f7ff bbdc 	b.w	81a60 <_vfiprintf_r+0x268>
   822a8:	9806      	ldr	r0, [sp, #24]
   822aa:	9902      	ldr	r1, [sp, #8]
   822ac:	aa13      	add	r2, sp, #76	; 0x4c
   822ae:	f8cd c004 	str.w	ip, [sp, #4]
   822b2:	f7ff fa65 	bl	81780 <__sprint_r.part.0>
   822b6:	f8dd c004 	ldr.w	ip, [sp, #4]
   822ba:	2800      	cmp	r0, #0
   822bc:	f47f aeef 	bne.w	8209e <_vfiprintf_r+0x8a6>
   822c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   822c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   822c4:	1c59      	adds	r1, r3, #1
   822c6:	464e      	mov	r6, r9
   822c8:	e615      	b.n	81ef6 <_vfiprintf_r+0x6fe>
   822ca:	9806      	ldr	r0, [sp, #24]
   822cc:	9902      	ldr	r1, [sp, #8]
   822ce:	aa13      	add	r2, sp, #76	; 0x4c
   822d0:	f8cd c004 	str.w	ip, [sp, #4]
   822d4:	f7ff fa54 	bl	81780 <__sprint_r.part.0>
   822d8:	f8dd c004 	ldr.w	ip, [sp, #4]
   822dc:	2800      	cmp	r0, #0
   822de:	f47f aede 	bne.w	8209e <_vfiprintf_r+0x8a6>
   822e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   822e4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   822e6:	1c59      	adds	r1, r3, #1
   822e8:	464e      	mov	r6, r9
   822ea:	e613      	b.n	81f14 <_vfiprintf_r+0x71c>
   822ec:	2a00      	cmp	r2, #0
   822ee:	d156      	bne.n	8239e <_vfiprintf_r+0xba6>
   822f0:	2101      	movs	r1, #1
   822f2:	4613      	mov	r3, r2
   822f4:	464e      	mov	r6, r9
   822f6:	e611      	b.n	81f1c <_vfiprintf_r+0x724>
   822f8:	9806      	ldr	r0, [sp, #24]
   822fa:	9902      	ldr	r1, [sp, #8]
   822fc:	aa13      	add	r2, sp, #76	; 0x4c
   822fe:	f7ff fa3f 	bl	81780 <__sprint_r.part.0>
   82302:	2800      	cmp	r0, #0
   82304:	f47f aecb 	bne.w	8209e <_vfiprintf_r+0x8a6>
   82308:	9914      	ldr	r1, [sp, #80]	; 0x50
   8230a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8230c:	3101      	adds	r1, #1
   8230e:	464e      	mov	r6, r9
   82310:	e639      	b.n	81f86 <_vfiprintf_r+0x78e>
   82312:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   82316:	4264      	negs	r4, r4
   82318:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8231c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82320:	f8cd b01c 	str.w	fp, [sp, #28]
   82324:	f8cd c014 	str.w	ip, [sp, #20]
   82328:	2301      	movs	r3, #1
   8232a:	f7ff bb7e 	b.w	81a2a <_vfiprintf_r+0x232>
   8232e:	f01a 0f10 	tst.w	sl, #16
   82332:	d11d      	bne.n	82370 <_vfiprintf_r+0xb78>
   82334:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82338:	d058      	beq.n	823ec <_vfiprintf_r+0xbf4>
   8233a:	9d08      	ldr	r5, [sp, #32]
   8233c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   82340:	682b      	ldr	r3, [r5, #0]
   82342:	3504      	adds	r5, #4
   82344:	9508      	str	r5, [sp, #32]
   82346:	f8a3 b000 	strh.w	fp, [r3]
   8234a:	f7ff ba88 	b.w	8185e <_vfiprintf_r+0x66>
   8234e:	9806      	ldr	r0, [sp, #24]
   82350:	9902      	ldr	r1, [sp, #8]
   82352:	aa13      	add	r2, sp, #76	; 0x4c
   82354:	f8cd c004 	str.w	ip, [sp, #4]
   82358:	f7ff fa12 	bl	81780 <__sprint_r.part.0>
   8235c:	f8dd c004 	ldr.w	ip, [sp, #4]
   82360:	2800      	cmp	r0, #0
   82362:	f47f ae9c 	bne.w	8209e <_vfiprintf_r+0x8a6>
   82366:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82368:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8236a:	1c59      	adds	r1, r3, #1
   8236c:	464e      	mov	r6, r9
   8236e:	e5b1      	b.n	81ed4 <_vfiprintf_r+0x6dc>
   82370:	f8dd b020 	ldr.w	fp, [sp, #32]
   82374:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82376:	f8db 3000 	ldr.w	r3, [fp]
   8237a:	f10b 0b04 	add.w	fp, fp, #4
   8237e:	f8cd b020 	str.w	fp, [sp, #32]
   82382:	601c      	str	r4, [r3, #0]
   82384:	f7ff ba6b 	b.w	8185e <_vfiprintf_r+0x66>
   82388:	9408      	str	r4, [sp, #32]
   8238a:	f001 fc0b 	bl	83ba4 <strlen>
   8238e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   82392:	9005      	str	r0, [sp, #20]
   82394:	9407      	str	r4, [sp, #28]
   82396:	f04f 0c00 	mov.w	ip, #0
   8239a:	f7ff bb61 	b.w	81a60 <_vfiprintf_r+0x268>
   8239e:	9806      	ldr	r0, [sp, #24]
   823a0:	9902      	ldr	r1, [sp, #8]
   823a2:	aa13      	add	r2, sp, #76	; 0x4c
   823a4:	f8cd c004 	str.w	ip, [sp, #4]
   823a8:	f7ff f9ea 	bl	81780 <__sprint_r.part.0>
   823ac:	f8dd c004 	ldr.w	ip, [sp, #4]
   823b0:	2800      	cmp	r0, #0
   823b2:	f47f ae74 	bne.w	8209e <_vfiprintf_r+0x8a6>
   823b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   823b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   823ba:	1c59      	adds	r1, r3, #1
   823bc:	464e      	mov	r6, r9
   823be:	e5ad      	b.n	81f1c <_vfiprintf_r+0x724>
   823c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   823c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   823c4:	3301      	adds	r3, #1
   823c6:	4d02      	ldr	r5, [pc, #8]	; (823d0 <_vfiprintf_r+0xbd8>)
   823c8:	f7ff bb9a 	b.w	81b00 <_vfiprintf_r+0x308>
   823cc:	00083fa8 	.word	0x00083fa8
   823d0:	00083fb8 	.word	0x00083fb8
   823d4:	f1bc 0f06 	cmp.w	ip, #6
   823d8:	bf34      	ite	cc
   823da:	4663      	movcc	r3, ip
   823dc:	2306      	movcs	r3, #6
   823de:	9408      	str	r4, [sp, #32]
   823e0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   823e4:	9305      	str	r3, [sp, #20]
   823e6:	9403      	str	r4, [sp, #12]
   823e8:	4f16      	ldr	r7, [pc, #88]	; (82444 <_vfiprintf_r+0xc4c>)
   823ea:	e472      	b.n	81cd2 <_vfiprintf_r+0x4da>
   823ec:	9c08      	ldr	r4, [sp, #32]
   823ee:	9d09      	ldr	r5, [sp, #36]	; 0x24
   823f0:	6823      	ldr	r3, [r4, #0]
   823f2:	3404      	adds	r4, #4
   823f4:	9408      	str	r4, [sp, #32]
   823f6:	601d      	str	r5, [r3, #0]
   823f8:	f7ff ba31 	b.w	8185e <_vfiprintf_r+0x66>
   823fc:	9814      	ldr	r0, [sp, #80]	; 0x50
   823fe:	4d12      	ldr	r5, [pc, #72]	; (82448 <_vfiprintf_r+0xc50>)
   82400:	3001      	adds	r0, #1
   82402:	e5fc      	b.n	81ffe <_vfiprintf_r+0x806>
   82404:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82408:	f8cd c014 	str.w	ip, [sp, #20]
   8240c:	9507      	str	r5, [sp, #28]
   8240e:	9408      	str	r4, [sp, #32]
   82410:	4684      	mov	ip, r0
   82412:	f7ff bb25 	b.w	81a60 <_vfiprintf_r+0x268>
   82416:	4608      	mov	r0, r1
   82418:	e6b1      	b.n	8217e <_vfiprintf_r+0x986>
   8241a:	46a0      	mov	r8, r4
   8241c:	2500      	movs	r5, #0
   8241e:	f7ff ba5a 	b.w	818d6 <_vfiprintf_r+0xde>
   82422:	f8dd b020 	ldr.w	fp, [sp, #32]
   82426:	f898 3001 	ldrb.w	r3, [r8, #1]
   8242a:	f8db 5000 	ldr.w	r5, [fp]
   8242e:	f10b 0204 	add.w	r2, fp, #4
   82432:	2d00      	cmp	r5, #0
   82434:	9208      	str	r2, [sp, #32]
   82436:	46a0      	mov	r8, r4
   82438:	f6bf aa4b 	bge.w	818d2 <_vfiprintf_r+0xda>
   8243c:	f04f 35ff 	mov.w	r5, #4294967295
   82440:	f7ff ba47 	b.w	818d2 <_vfiprintf_r+0xda>
   82444:	00083fa0 	.word	0x00083fa0
   82448:	00083fb8 	.word	0x00083fb8

0008244c <__sbprintf>:
   8244c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82450:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82452:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82456:	4688      	mov	r8, r1
   82458:	9719      	str	r7, [sp, #100]	; 0x64
   8245a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   8245e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82462:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82466:	9707      	str	r7, [sp, #28]
   82468:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   8246c:	ac1a      	add	r4, sp, #104	; 0x68
   8246e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82472:	f02a 0a02 	bic.w	sl, sl, #2
   82476:	2600      	movs	r6, #0
   82478:	4669      	mov	r1, sp
   8247a:	9400      	str	r4, [sp, #0]
   8247c:	9404      	str	r4, [sp, #16]
   8247e:	9502      	str	r5, [sp, #8]
   82480:	9505      	str	r5, [sp, #20]
   82482:	f8ad a00c 	strh.w	sl, [sp, #12]
   82486:	f8ad 900e 	strh.w	r9, [sp, #14]
   8248a:	9709      	str	r7, [sp, #36]	; 0x24
   8248c:	9606      	str	r6, [sp, #24]
   8248e:	4605      	mov	r5, r0
   82490:	f7ff f9b2 	bl	817f8 <_vfiprintf_r>
   82494:	1e04      	subs	r4, r0, #0
   82496:	db07      	blt.n	824a8 <__sbprintf+0x5c>
   82498:	4628      	mov	r0, r5
   8249a:	4669      	mov	r1, sp
   8249c:	f000 f92a 	bl	826f4 <_fflush_r>
   824a0:	42b0      	cmp	r0, r6
   824a2:	bf18      	it	ne
   824a4:	f04f 34ff 	movne.w	r4, #4294967295
   824a8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   824ac:	065b      	lsls	r3, r3, #25
   824ae:	d505      	bpl.n	824bc <__sbprintf+0x70>
   824b0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   824b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   824b8:	f8a8 300c 	strh.w	r3, [r8, #12]
   824bc:	4620      	mov	r0, r4
   824be:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   824c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   824c6:	bf00      	nop

000824c8 <__swsetup_r>:
   824c8:	4b2f      	ldr	r3, [pc, #188]	; (82588 <__swsetup_r+0xc0>)
   824ca:	b570      	push	{r4, r5, r6, lr}
   824cc:	4606      	mov	r6, r0
   824ce:	6818      	ldr	r0, [r3, #0]
   824d0:	460c      	mov	r4, r1
   824d2:	b110      	cbz	r0, 824da <__swsetup_r+0x12>
   824d4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   824d6:	2a00      	cmp	r2, #0
   824d8:	d036      	beq.n	82548 <__swsetup_r+0x80>
   824da:	89a5      	ldrh	r5, [r4, #12]
   824dc:	b2ab      	uxth	r3, r5
   824de:	0719      	lsls	r1, r3, #28
   824e0:	d50c      	bpl.n	824fc <__swsetup_r+0x34>
   824e2:	6922      	ldr	r2, [r4, #16]
   824e4:	b1aa      	cbz	r2, 82512 <__swsetup_r+0x4a>
   824e6:	f013 0101 	ands.w	r1, r3, #1
   824ea:	d01e      	beq.n	8252a <__swsetup_r+0x62>
   824ec:	6963      	ldr	r3, [r4, #20]
   824ee:	2100      	movs	r1, #0
   824f0:	425b      	negs	r3, r3
   824f2:	61a3      	str	r3, [r4, #24]
   824f4:	60a1      	str	r1, [r4, #8]
   824f6:	b1f2      	cbz	r2, 82536 <__swsetup_r+0x6e>
   824f8:	2000      	movs	r0, #0
   824fa:	bd70      	pop	{r4, r5, r6, pc}
   824fc:	06da      	lsls	r2, r3, #27
   824fe:	d53a      	bpl.n	82576 <__swsetup_r+0xae>
   82500:	075b      	lsls	r3, r3, #29
   82502:	d424      	bmi.n	8254e <__swsetup_r+0x86>
   82504:	6922      	ldr	r2, [r4, #16]
   82506:	f045 0308 	orr.w	r3, r5, #8
   8250a:	81a3      	strh	r3, [r4, #12]
   8250c:	b29b      	uxth	r3, r3
   8250e:	2a00      	cmp	r2, #0
   82510:	d1e9      	bne.n	824e6 <__swsetup_r+0x1e>
   82512:	f403 7120 	and.w	r1, r3, #640	; 0x280
   82516:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8251a:	d0e4      	beq.n	824e6 <__swsetup_r+0x1e>
   8251c:	4630      	mov	r0, r6
   8251e:	4621      	mov	r1, r4
   82520:	f000 fcce 	bl	82ec0 <__smakebuf_r>
   82524:	89a3      	ldrh	r3, [r4, #12]
   82526:	6922      	ldr	r2, [r4, #16]
   82528:	e7dd      	b.n	824e6 <__swsetup_r+0x1e>
   8252a:	0798      	lsls	r0, r3, #30
   8252c:	bf58      	it	pl
   8252e:	6961      	ldrpl	r1, [r4, #20]
   82530:	60a1      	str	r1, [r4, #8]
   82532:	2a00      	cmp	r2, #0
   82534:	d1e0      	bne.n	824f8 <__swsetup_r+0x30>
   82536:	89a3      	ldrh	r3, [r4, #12]
   82538:	061a      	lsls	r2, r3, #24
   8253a:	d5dd      	bpl.n	824f8 <__swsetup_r+0x30>
   8253c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82540:	81a3      	strh	r3, [r4, #12]
   82542:	f04f 30ff 	mov.w	r0, #4294967295
   82546:	bd70      	pop	{r4, r5, r6, pc}
   82548:	f000 f8f0 	bl	8272c <__sinit>
   8254c:	e7c5      	b.n	824da <__swsetup_r+0x12>
   8254e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82550:	b149      	cbz	r1, 82566 <__swsetup_r+0x9e>
   82552:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82556:	4299      	cmp	r1, r3
   82558:	d003      	beq.n	82562 <__swsetup_r+0x9a>
   8255a:	4630      	mov	r0, r6
   8255c:	f000 fa2a 	bl	829b4 <_free_r>
   82560:	89a5      	ldrh	r5, [r4, #12]
   82562:	2300      	movs	r3, #0
   82564:	6323      	str	r3, [r4, #48]	; 0x30
   82566:	6922      	ldr	r2, [r4, #16]
   82568:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   8256c:	2100      	movs	r1, #0
   8256e:	b2ad      	uxth	r5, r5
   82570:	6022      	str	r2, [r4, #0]
   82572:	6061      	str	r1, [r4, #4]
   82574:	e7c7      	b.n	82506 <__swsetup_r+0x3e>
   82576:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   8257a:	2309      	movs	r3, #9
   8257c:	6033      	str	r3, [r6, #0]
   8257e:	f04f 30ff 	mov.w	r0, #4294967295
   82582:	81a5      	strh	r5, [r4, #12]
   82584:	bd70      	pop	{r4, r5, r6, pc}
   82586:	bf00      	nop
   82588:	20070570 	.word	0x20070570

0008258c <register_fini>:
   8258c:	4b02      	ldr	r3, [pc, #8]	; (82598 <register_fini+0xc>)
   8258e:	b113      	cbz	r3, 82596 <register_fini+0xa>
   82590:	4802      	ldr	r0, [pc, #8]	; (8259c <register_fini+0x10>)
   82592:	f000 b805 	b.w	825a0 <atexit>
   82596:	4770      	bx	lr
   82598:	00000000 	.word	0x00000000
   8259c:	00082829 	.word	0x00082829

000825a0 <atexit>:
   825a0:	4601      	mov	r1, r0
   825a2:	2000      	movs	r0, #0
   825a4:	4602      	mov	r2, r0
   825a6:	4603      	mov	r3, r0
   825a8:	f001 bbca 	b.w	83d40 <__register_exitproc>

000825ac <__sflush_r>:
   825ac:	898b      	ldrh	r3, [r1, #12]
   825ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   825b2:	b29a      	uxth	r2, r3
   825b4:	460d      	mov	r5, r1
   825b6:	0711      	lsls	r1, r2, #28
   825b8:	4680      	mov	r8, r0
   825ba:	d43c      	bmi.n	82636 <__sflush_r+0x8a>
   825bc:	686a      	ldr	r2, [r5, #4]
   825be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   825c2:	2a00      	cmp	r2, #0
   825c4:	81ab      	strh	r3, [r5, #12]
   825c6:	dd59      	ble.n	8267c <__sflush_r+0xd0>
   825c8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   825ca:	2c00      	cmp	r4, #0
   825cc:	d04b      	beq.n	82666 <__sflush_r+0xba>
   825ce:	b29b      	uxth	r3, r3
   825d0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   825d4:	2100      	movs	r1, #0
   825d6:	b292      	uxth	r2, r2
   825d8:	f8d8 6000 	ldr.w	r6, [r8]
   825dc:	f8c8 1000 	str.w	r1, [r8]
   825e0:	2a00      	cmp	r2, #0
   825e2:	d04f      	beq.n	82684 <__sflush_r+0xd8>
   825e4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   825e6:	075f      	lsls	r7, r3, #29
   825e8:	d505      	bpl.n	825f6 <__sflush_r+0x4a>
   825ea:	6869      	ldr	r1, [r5, #4]
   825ec:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   825ee:	1a52      	subs	r2, r2, r1
   825f0:	b10b      	cbz	r3, 825f6 <__sflush_r+0x4a>
   825f2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   825f4:	1ad2      	subs	r2, r2, r3
   825f6:	4640      	mov	r0, r8
   825f8:	69e9      	ldr	r1, [r5, #28]
   825fa:	2300      	movs	r3, #0
   825fc:	47a0      	blx	r4
   825fe:	1c44      	adds	r4, r0, #1
   82600:	d04a      	beq.n	82698 <__sflush_r+0xec>
   82602:	89ab      	ldrh	r3, [r5, #12]
   82604:	692a      	ldr	r2, [r5, #16]
   82606:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8260a:	b29b      	uxth	r3, r3
   8260c:	2100      	movs	r1, #0
   8260e:	602a      	str	r2, [r5, #0]
   82610:	04da      	lsls	r2, r3, #19
   82612:	81ab      	strh	r3, [r5, #12]
   82614:	6069      	str	r1, [r5, #4]
   82616:	d44c      	bmi.n	826b2 <__sflush_r+0x106>
   82618:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8261a:	f8c8 6000 	str.w	r6, [r8]
   8261e:	b311      	cbz	r1, 82666 <__sflush_r+0xba>
   82620:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82624:	4299      	cmp	r1, r3
   82626:	d002      	beq.n	8262e <__sflush_r+0x82>
   82628:	4640      	mov	r0, r8
   8262a:	f000 f9c3 	bl	829b4 <_free_r>
   8262e:	2000      	movs	r0, #0
   82630:	6328      	str	r0, [r5, #48]	; 0x30
   82632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82636:	692e      	ldr	r6, [r5, #16]
   82638:	b1ae      	cbz	r6, 82666 <__sflush_r+0xba>
   8263a:	0791      	lsls	r1, r2, #30
   8263c:	682c      	ldr	r4, [r5, #0]
   8263e:	bf0c      	ite	eq
   82640:	696b      	ldreq	r3, [r5, #20]
   82642:	2300      	movne	r3, #0
   82644:	602e      	str	r6, [r5, #0]
   82646:	1ba4      	subs	r4, r4, r6
   82648:	60ab      	str	r3, [r5, #8]
   8264a:	e00a      	b.n	82662 <__sflush_r+0xb6>
   8264c:	4632      	mov	r2, r6
   8264e:	4623      	mov	r3, r4
   82650:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82652:	4640      	mov	r0, r8
   82654:	69e9      	ldr	r1, [r5, #28]
   82656:	47b8      	blx	r7
   82658:	2800      	cmp	r0, #0
   8265a:	ebc0 0404 	rsb	r4, r0, r4
   8265e:	4406      	add	r6, r0
   82660:	dd04      	ble.n	8266c <__sflush_r+0xc0>
   82662:	2c00      	cmp	r4, #0
   82664:	dcf2      	bgt.n	8264c <__sflush_r+0xa0>
   82666:	2000      	movs	r0, #0
   82668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8266c:	89ab      	ldrh	r3, [r5, #12]
   8266e:	f04f 30ff 	mov.w	r0, #4294967295
   82672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82676:	81ab      	strh	r3, [r5, #12]
   82678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8267c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8267e:	2a00      	cmp	r2, #0
   82680:	dca2      	bgt.n	825c8 <__sflush_r+0x1c>
   82682:	e7f0      	b.n	82666 <__sflush_r+0xba>
   82684:	2301      	movs	r3, #1
   82686:	4640      	mov	r0, r8
   82688:	69e9      	ldr	r1, [r5, #28]
   8268a:	47a0      	blx	r4
   8268c:	1c43      	adds	r3, r0, #1
   8268e:	4602      	mov	r2, r0
   82690:	d01e      	beq.n	826d0 <__sflush_r+0x124>
   82692:	89ab      	ldrh	r3, [r5, #12]
   82694:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82696:	e7a6      	b.n	825e6 <__sflush_r+0x3a>
   82698:	f8d8 3000 	ldr.w	r3, [r8]
   8269c:	b95b      	cbnz	r3, 826b6 <__sflush_r+0x10a>
   8269e:	89aa      	ldrh	r2, [r5, #12]
   826a0:	6929      	ldr	r1, [r5, #16]
   826a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   826a6:	b292      	uxth	r2, r2
   826a8:	606b      	str	r3, [r5, #4]
   826aa:	04d3      	lsls	r3, r2, #19
   826ac:	81aa      	strh	r2, [r5, #12]
   826ae:	6029      	str	r1, [r5, #0]
   826b0:	d5b2      	bpl.n	82618 <__sflush_r+0x6c>
   826b2:	6528      	str	r0, [r5, #80]	; 0x50
   826b4:	e7b0      	b.n	82618 <__sflush_r+0x6c>
   826b6:	2b1d      	cmp	r3, #29
   826b8:	d001      	beq.n	826be <__sflush_r+0x112>
   826ba:	2b16      	cmp	r3, #22
   826bc:	d113      	bne.n	826e6 <__sflush_r+0x13a>
   826be:	89a9      	ldrh	r1, [r5, #12]
   826c0:	692b      	ldr	r3, [r5, #16]
   826c2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   826c6:	2200      	movs	r2, #0
   826c8:	81a9      	strh	r1, [r5, #12]
   826ca:	602b      	str	r3, [r5, #0]
   826cc:	606a      	str	r2, [r5, #4]
   826ce:	e7a3      	b.n	82618 <__sflush_r+0x6c>
   826d0:	f8d8 3000 	ldr.w	r3, [r8]
   826d4:	2b00      	cmp	r3, #0
   826d6:	d0dc      	beq.n	82692 <__sflush_r+0xe6>
   826d8:	2b1d      	cmp	r3, #29
   826da:	d001      	beq.n	826e0 <__sflush_r+0x134>
   826dc:	2b16      	cmp	r3, #22
   826de:	d1c5      	bne.n	8266c <__sflush_r+0xc0>
   826e0:	f8c8 6000 	str.w	r6, [r8]
   826e4:	e7bf      	b.n	82666 <__sflush_r+0xba>
   826e6:	89ab      	ldrh	r3, [r5, #12]
   826e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   826ec:	81ab      	strh	r3, [r5, #12]
   826ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   826f2:	bf00      	nop

000826f4 <_fflush_r>:
   826f4:	b510      	push	{r4, lr}
   826f6:	4604      	mov	r4, r0
   826f8:	b082      	sub	sp, #8
   826fa:	b108      	cbz	r0, 82700 <_fflush_r+0xc>
   826fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   826fe:	b153      	cbz	r3, 82716 <_fflush_r+0x22>
   82700:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82704:	b908      	cbnz	r0, 8270a <_fflush_r+0x16>
   82706:	b002      	add	sp, #8
   82708:	bd10      	pop	{r4, pc}
   8270a:	4620      	mov	r0, r4
   8270c:	b002      	add	sp, #8
   8270e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82712:	f7ff bf4b 	b.w	825ac <__sflush_r>
   82716:	9101      	str	r1, [sp, #4]
   82718:	f000 f808 	bl	8272c <__sinit>
   8271c:	9901      	ldr	r1, [sp, #4]
   8271e:	e7ef      	b.n	82700 <_fflush_r+0xc>

00082720 <_cleanup_r>:
   82720:	4901      	ldr	r1, [pc, #4]	; (82728 <_cleanup_r+0x8>)
   82722:	f000 bb9f 	b.w	82e64 <_fwalk>
   82726:	bf00      	nop
   82728:	00083e8d 	.word	0x00083e8d

0008272c <__sinit>:
   8272c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82730:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82732:	b083      	sub	sp, #12
   82734:	4607      	mov	r7, r0
   82736:	2c00      	cmp	r4, #0
   82738:	d165      	bne.n	82806 <__sinit+0xda>
   8273a:	687d      	ldr	r5, [r7, #4]
   8273c:	4833      	ldr	r0, [pc, #204]	; (8280c <__sinit+0xe0>)
   8273e:	2304      	movs	r3, #4
   82740:	2103      	movs	r1, #3
   82742:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82746:	63f8      	str	r0, [r7, #60]	; 0x3c
   82748:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8274c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82750:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82754:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82758:	81ab      	strh	r3, [r5, #12]
   8275a:	602c      	str	r4, [r5, #0]
   8275c:	606c      	str	r4, [r5, #4]
   8275e:	60ac      	str	r4, [r5, #8]
   82760:	666c      	str	r4, [r5, #100]	; 0x64
   82762:	81ec      	strh	r4, [r5, #14]
   82764:	612c      	str	r4, [r5, #16]
   82766:	616c      	str	r4, [r5, #20]
   82768:	61ac      	str	r4, [r5, #24]
   8276a:	4621      	mov	r1, r4
   8276c:	2208      	movs	r2, #8
   8276e:	f7fe ff35 	bl	815dc <memset>
   82772:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82810 <__sinit+0xe4>
   82776:	68be      	ldr	r6, [r7, #8]
   82778:	f8df a098 	ldr.w	sl, [pc, #152]	; 82814 <__sinit+0xe8>
   8277c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82818 <__sinit+0xec>
   82780:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8281c <__sinit+0xf0>
   82784:	2301      	movs	r3, #1
   82786:	2209      	movs	r2, #9
   82788:	61ed      	str	r5, [r5, #28]
   8278a:	f8c5 b020 	str.w	fp, [r5, #32]
   8278e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82792:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82796:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8279a:	4621      	mov	r1, r4
   8279c:	81f3      	strh	r3, [r6, #14]
   8279e:	81b2      	strh	r2, [r6, #12]
   827a0:	6034      	str	r4, [r6, #0]
   827a2:	6074      	str	r4, [r6, #4]
   827a4:	60b4      	str	r4, [r6, #8]
   827a6:	6674      	str	r4, [r6, #100]	; 0x64
   827a8:	6134      	str	r4, [r6, #16]
   827aa:	6174      	str	r4, [r6, #20]
   827ac:	61b4      	str	r4, [r6, #24]
   827ae:	2208      	movs	r2, #8
   827b0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   827b4:	9301      	str	r3, [sp, #4]
   827b6:	f7fe ff11 	bl	815dc <memset>
   827ba:	68fd      	ldr	r5, [r7, #12]
   827bc:	2012      	movs	r0, #18
   827be:	2202      	movs	r2, #2
   827c0:	61f6      	str	r6, [r6, #28]
   827c2:	f8c6 b020 	str.w	fp, [r6, #32]
   827c6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   827ca:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   827ce:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   827d2:	4621      	mov	r1, r4
   827d4:	81a8      	strh	r0, [r5, #12]
   827d6:	81ea      	strh	r2, [r5, #14]
   827d8:	602c      	str	r4, [r5, #0]
   827da:	606c      	str	r4, [r5, #4]
   827dc:	60ac      	str	r4, [r5, #8]
   827de:	666c      	str	r4, [r5, #100]	; 0x64
   827e0:	612c      	str	r4, [r5, #16]
   827e2:	616c      	str	r4, [r5, #20]
   827e4:	61ac      	str	r4, [r5, #24]
   827e6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   827ea:	2208      	movs	r2, #8
   827ec:	f7fe fef6 	bl	815dc <memset>
   827f0:	9b01      	ldr	r3, [sp, #4]
   827f2:	61ed      	str	r5, [r5, #28]
   827f4:	f8c5 b020 	str.w	fp, [r5, #32]
   827f8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   827fc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82800:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82804:	63bb      	str	r3, [r7, #56]	; 0x38
   82806:	b003      	add	sp, #12
   82808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8280c:	00082721 	.word	0x00082721
   82810:	00083b21 	.word	0x00083b21
   82814:	00083b45 	.word	0x00083b45
   82818:	00083b7d 	.word	0x00083b7d
   8281c:	00083b9d 	.word	0x00083b9d

00082820 <__sfp_lock_acquire>:
   82820:	4770      	bx	lr
   82822:	bf00      	nop

00082824 <__sfp_lock_release>:
   82824:	4770      	bx	lr
   82826:	bf00      	nop

00082828 <__libc_fini_array>:
   82828:	b538      	push	{r3, r4, r5, lr}
   8282a:	4d09      	ldr	r5, [pc, #36]	; (82850 <__libc_fini_array+0x28>)
   8282c:	4c09      	ldr	r4, [pc, #36]	; (82854 <__libc_fini_array+0x2c>)
   8282e:	1b64      	subs	r4, r4, r5
   82830:	10a4      	asrs	r4, r4, #2
   82832:	bf18      	it	ne
   82834:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82838:	d005      	beq.n	82846 <__libc_fini_array+0x1e>
   8283a:	3c01      	subs	r4, #1
   8283c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82840:	4798      	blx	r3
   82842:	2c00      	cmp	r4, #0
   82844:	d1f9      	bne.n	8283a <__libc_fini_array+0x12>
   82846:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8284a:	f001 bbc7 	b.w	83fdc <_fini>
   8284e:	bf00      	nop
   82850:	00083fe8 	.word	0x00083fe8
   82854:	00083fec 	.word	0x00083fec

00082858 <_fputwc_r>:
   82858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8285c:	8993      	ldrh	r3, [r2, #12]
   8285e:	460f      	mov	r7, r1
   82860:	0499      	lsls	r1, r3, #18
   82862:	b082      	sub	sp, #8
   82864:	4614      	mov	r4, r2
   82866:	4680      	mov	r8, r0
   82868:	d406      	bmi.n	82878 <_fputwc_r+0x20>
   8286a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   8286c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82874:	81a3      	strh	r3, [r4, #12]
   82876:	6662      	str	r2, [r4, #100]	; 0x64
   82878:	f000 fb1c 	bl	82eb4 <__locale_mb_cur_max>
   8287c:	2801      	cmp	r0, #1
   8287e:	d03e      	beq.n	828fe <_fputwc_r+0xa6>
   82880:	463a      	mov	r2, r7
   82882:	4640      	mov	r0, r8
   82884:	a901      	add	r1, sp, #4
   82886:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8288a:	f001 fa0f 	bl	83cac <_wcrtomb_r>
   8288e:	1c42      	adds	r2, r0, #1
   82890:	4606      	mov	r6, r0
   82892:	d02d      	beq.n	828f0 <_fputwc_r+0x98>
   82894:	2800      	cmp	r0, #0
   82896:	d03a      	beq.n	8290e <_fputwc_r+0xb6>
   82898:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8289c:	2500      	movs	r5, #0
   8289e:	e009      	b.n	828b4 <_fputwc_r+0x5c>
   828a0:	6823      	ldr	r3, [r4, #0]
   828a2:	7019      	strb	r1, [r3, #0]
   828a4:	6823      	ldr	r3, [r4, #0]
   828a6:	3301      	adds	r3, #1
   828a8:	6023      	str	r3, [r4, #0]
   828aa:	3501      	adds	r5, #1
   828ac:	42b5      	cmp	r5, r6
   828ae:	d22e      	bcs.n	8290e <_fputwc_r+0xb6>
   828b0:	ab01      	add	r3, sp, #4
   828b2:	5ce9      	ldrb	r1, [r5, r3]
   828b4:	68a3      	ldr	r3, [r4, #8]
   828b6:	3b01      	subs	r3, #1
   828b8:	2b00      	cmp	r3, #0
   828ba:	60a3      	str	r3, [r4, #8]
   828bc:	daf0      	bge.n	828a0 <_fputwc_r+0x48>
   828be:	69a2      	ldr	r2, [r4, #24]
   828c0:	4293      	cmp	r3, r2
   828c2:	db06      	blt.n	828d2 <_fputwc_r+0x7a>
   828c4:	6823      	ldr	r3, [r4, #0]
   828c6:	7019      	strb	r1, [r3, #0]
   828c8:	6823      	ldr	r3, [r4, #0]
   828ca:	7819      	ldrb	r1, [r3, #0]
   828cc:	3301      	adds	r3, #1
   828ce:	290a      	cmp	r1, #10
   828d0:	d1ea      	bne.n	828a8 <_fputwc_r+0x50>
   828d2:	4640      	mov	r0, r8
   828d4:	4622      	mov	r2, r4
   828d6:	f001 f995 	bl	83c04 <__swbuf_r>
   828da:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   828de:	4258      	negs	r0, r3
   828e0:	4158      	adcs	r0, r3
   828e2:	2800      	cmp	r0, #0
   828e4:	d0e1      	beq.n	828aa <_fputwc_r+0x52>
   828e6:	f04f 30ff 	mov.w	r0, #4294967295
   828ea:	b002      	add	sp, #8
   828ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828f0:	89a3      	ldrh	r3, [r4, #12]
   828f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   828f6:	81a3      	strh	r3, [r4, #12]
   828f8:	b002      	add	sp, #8
   828fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828fe:	1e7b      	subs	r3, r7, #1
   82900:	2bfe      	cmp	r3, #254	; 0xfe
   82902:	d8bd      	bhi.n	82880 <_fputwc_r+0x28>
   82904:	b2f9      	uxtb	r1, r7
   82906:	4606      	mov	r6, r0
   82908:	f88d 1004 	strb.w	r1, [sp, #4]
   8290c:	e7c6      	b.n	8289c <_fputwc_r+0x44>
   8290e:	4638      	mov	r0, r7
   82910:	b002      	add	sp, #8
   82912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82916:	bf00      	nop

00082918 <_malloc_trim_r>:
   82918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8291a:	4d23      	ldr	r5, [pc, #140]	; (829a8 <_malloc_trim_r+0x90>)
   8291c:	460f      	mov	r7, r1
   8291e:	4604      	mov	r4, r0
   82920:	f000 ff08 	bl	83734 <__malloc_lock>
   82924:	68ab      	ldr	r3, [r5, #8]
   82926:	685e      	ldr	r6, [r3, #4]
   82928:	f026 0603 	bic.w	r6, r6, #3
   8292c:	1bf1      	subs	r1, r6, r7
   8292e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82932:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82936:	f021 010f 	bic.w	r1, r1, #15
   8293a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8293e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82942:	db07      	blt.n	82954 <_malloc_trim_r+0x3c>
   82944:	4620      	mov	r0, r4
   82946:	2100      	movs	r1, #0
   82948:	f001 f8d8 	bl	83afc <_sbrk_r>
   8294c:	68ab      	ldr	r3, [r5, #8]
   8294e:	4433      	add	r3, r6
   82950:	4298      	cmp	r0, r3
   82952:	d004      	beq.n	8295e <_malloc_trim_r+0x46>
   82954:	4620      	mov	r0, r4
   82956:	f000 feef 	bl	83738 <__malloc_unlock>
   8295a:	2000      	movs	r0, #0
   8295c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8295e:	4620      	mov	r0, r4
   82960:	4279      	negs	r1, r7
   82962:	f001 f8cb 	bl	83afc <_sbrk_r>
   82966:	3001      	adds	r0, #1
   82968:	d00d      	beq.n	82986 <_malloc_trim_r+0x6e>
   8296a:	4b10      	ldr	r3, [pc, #64]	; (829ac <_malloc_trim_r+0x94>)
   8296c:	68aa      	ldr	r2, [r5, #8]
   8296e:	6819      	ldr	r1, [r3, #0]
   82970:	1bf6      	subs	r6, r6, r7
   82972:	f046 0601 	orr.w	r6, r6, #1
   82976:	4620      	mov	r0, r4
   82978:	1bc9      	subs	r1, r1, r7
   8297a:	6056      	str	r6, [r2, #4]
   8297c:	6019      	str	r1, [r3, #0]
   8297e:	f000 fedb 	bl	83738 <__malloc_unlock>
   82982:	2001      	movs	r0, #1
   82984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82986:	4620      	mov	r0, r4
   82988:	2100      	movs	r1, #0
   8298a:	f001 f8b7 	bl	83afc <_sbrk_r>
   8298e:	68ab      	ldr	r3, [r5, #8]
   82990:	1ac2      	subs	r2, r0, r3
   82992:	2a0f      	cmp	r2, #15
   82994:	ddde      	ble.n	82954 <_malloc_trim_r+0x3c>
   82996:	4d06      	ldr	r5, [pc, #24]	; (829b0 <_malloc_trim_r+0x98>)
   82998:	4904      	ldr	r1, [pc, #16]	; (829ac <_malloc_trim_r+0x94>)
   8299a:	682d      	ldr	r5, [r5, #0]
   8299c:	f042 0201 	orr.w	r2, r2, #1
   829a0:	1b40      	subs	r0, r0, r5
   829a2:	605a      	str	r2, [r3, #4]
   829a4:	6008      	str	r0, [r1, #0]
   829a6:	e7d5      	b.n	82954 <_malloc_trim_r+0x3c>
   829a8:	20070598 	.word	0x20070598
   829ac:	20070af4 	.word	0x20070af4
   829b0:	200709a4 	.word	0x200709a4

000829b4 <_free_r>:
   829b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   829b8:	460d      	mov	r5, r1
   829ba:	4606      	mov	r6, r0
   829bc:	2900      	cmp	r1, #0
   829be:	d055      	beq.n	82a6c <_free_r+0xb8>
   829c0:	f000 feb8 	bl	83734 <__malloc_lock>
   829c4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   829c8:	f8df c170 	ldr.w	ip, [pc, #368]	; 82b3c <_free_r+0x188>
   829cc:	f1a5 0408 	sub.w	r4, r5, #8
   829d0:	f021 0301 	bic.w	r3, r1, #1
   829d4:	18e2      	adds	r2, r4, r3
   829d6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   829da:	6857      	ldr	r7, [r2, #4]
   829dc:	4290      	cmp	r0, r2
   829de:	f027 0703 	bic.w	r7, r7, #3
   829e2:	d068      	beq.n	82ab6 <_free_r+0x102>
   829e4:	f011 0101 	ands.w	r1, r1, #1
   829e8:	6057      	str	r7, [r2, #4]
   829ea:	d032      	beq.n	82a52 <_free_r+0x9e>
   829ec:	2100      	movs	r1, #0
   829ee:	19d0      	adds	r0, r2, r7
   829f0:	6840      	ldr	r0, [r0, #4]
   829f2:	07c0      	lsls	r0, r0, #31
   829f4:	d406      	bmi.n	82a04 <_free_r+0x50>
   829f6:	443b      	add	r3, r7
   829f8:	6890      	ldr	r0, [r2, #8]
   829fa:	2900      	cmp	r1, #0
   829fc:	d04d      	beq.n	82a9a <_free_r+0xe6>
   829fe:	68d2      	ldr	r2, [r2, #12]
   82a00:	60c2      	str	r2, [r0, #12]
   82a02:	6090      	str	r0, [r2, #8]
   82a04:	f043 0201 	orr.w	r2, r3, #1
   82a08:	6062      	str	r2, [r4, #4]
   82a0a:	50e3      	str	r3, [r4, r3]
   82a0c:	b9e1      	cbnz	r1, 82a48 <_free_r+0x94>
   82a0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82a12:	d32d      	bcc.n	82a70 <_free_r+0xbc>
   82a14:	0a5a      	lsrs	r2, r3, #9
   82a16:	2a04      	cmp	r2, #4
   82a18:	d869      	bhi.n	82aee <_free_r+0x13a>
   82a1a:	0998      	lsrs	r0, r3, #6
   82a1c:	3038      	adds	r0, #56	; 0x38
   82a1e:	0041      	lsls	r1, r0, #1
   82a20:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   82a24:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82a28:	4944      	ldr	r1, [pc, #272]	; (82b3c <_free_r+0x188>)
   82a2a:	4562      	cmp	r2, ip
   82a2c:	d065      	beq.n	82afa <_free_r+0x146>
   82a2e:	6851      	ldr	r1, [r2, #4]
   82a30:	f021 0103 	bic.w	r1, r1, #3
   82a34:	428b      	cmp	r3, r1
   82a36:	d202      	bcs.n	82a3e <_free_r+0x8a>
   82a38:	6892      	ldr	r2, [r2, #8]
   82a3a:	4594      	cmp	ip, r2
   82a3c:	d1f7      	bne.n	82a2e <_free_r+0x7a>
   82a3e:	68d3      	ldr	r3, [r2, #12]
   82a40:	60e3      	str	r3, [r4, #12]
   82a42:	60a2      	str	r2, [r4, #8]
   82a44:	609c      	str	r4, [r3, #8]
   82a46:	60d4      	str	r4, [r2, #12]
   82a48:	4630      	mov	r0, r6
   82a4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82a4e:	f000 be73 	b.w	83738 <__malloc_unlock>
   82a52:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82a56:	f10c 0808 	add.w	r8, ip, #8
   82a5a:	1b64      	subs	r4, r4, r5
   82a5c:	68a0      	ldr	r0, [r4, #8]
   82a5e:	442b      	add	r3, r5
   82a60:	4540      	cmp	r0, r8
   82a62:	d042      	beq.n	82aea <_free_r+0x136>
   82a64:	68e5      	ldr	r5, [r4, #12]
   82a66:	60c5      	str	r5, [r0, #12]
   82a68:	60a8      	str	r0, [r5, #8]
   82a6a:	e7c0      	b.n	829ee <_free_r+0x3a>
   82a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82a70:	08db      	lsrs	r3, r3, #3
   82a72:	109a      	asrs	r2, r3, #2
   82a74:	2001      	movs	r0, #1
   82a76:	4090      	lsls	r0, r2
   82a78:	f8dc 1004 	ldr.w	r1, [ip, #4]
   82a7c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   82a80:	689a      	ldr	r2, [r3, #8]
   82a82:	4301      	orrs	r1, r0
   82a84:	60a2      	str	r2, [r4, #8]
   82a86:	60e3      	str	r3, [r4, #12]
   82a88:	f8cc 1004 	str.w	r1, [ip, #4]
   82a8c:	4630      	mov	r0, r6
   82a8e:	609c      	str	r4, [r3, #8]
   82a90:	60d4      	str	r4, [r2, #12]
   82a92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82a96:	f000 be4f 	b.w	83738 <__malloc_unlock>
   82a9a:	4d29      	ldr	r5, [pc, #164]	; (82b40 <_free_r+0x18c>)
   82a9c:	42a8      	cmp	r0, r5
   82a9e:	d1ae      	bne.n	829fe <_free_r+0x4a>
   82aa0:	f043 0201 	orr.w	r2, r3, #1
   82aa4:	f8cc 4014 	str.w	r4, [ip, #20]
   82aa8:	f8cc 4010 	str.w	r4, [ip, #16]
   82aac:	60e0      	str	r0, [r4, #12]
   82aae:	60a0      	str	r0, [r4, #8]
   82ab0:	6062      	str	r2, [r4, #4]
   82ab2:	50e3      	str	r3, [r4, r3]
   82ab4:	e7c8      	b.n	82a48 <_free_r+0x94>
   82ab6:	441f      	add	r7, r3
   82ab8:	07cb      	lsls	r3, r1, #31
   82aba:	d407      	bmi.n	82acc <_free_r+0x118>
   82abc:	f855 1c08 	ldr.w	r1, [r5, #-8]
   82ac0:	1a64      	subs	r4, r4, r1
   82ac2:	68e3      	ldr	r3, [r4, #12]
   82ac4:	68a2      	ldr	r2, [r4, #8]
   82ac6:	440f      	add	r7, r1
   82ac8:	60d3      	str	r3, [r2, #12]
   82aca:	609a      	str	r2, [r3, #8]
   82acc:	4b1d      	ldr	r3, [pc, #116]	; (82b44 <_free_r+0x190>)
   82ace:	f047 0201 	orr.w	r2, r7, #1
   82ad2:	681b      	ldr	r3, [r3, #0]
   82ad4:	6062      	str	r2, [r4, #4]
   82ad6:	429f      	cmp	r7, r3
   82ad8:	f8cc 4008 	str.w	r4, [ip, #8]
   82adc:	d3b4      	bcc.n	82a48 <_free_r+0x94>
   82ade:	4b1a      	ldr	r3, [pc, #104]	; (82b48 <_free_r+0x194>)
   82ae0:	4630      	mov	r0, r6
   82ae2:	6819      	ldr	r1, [r3, #0]
   82ae4:	f7ff ff18 	bl	82918 <_malloc_trim_r>
   82ae8:	e7ae      	b.n	82a48 <_free_r+0x94>
   82aea:	2101      	movs	r1, #1
   82aec:	e77f      	b.n	829ee <_free_r+0x3a>
   82aee:	2a14      	cmp	r2, #20
   82af0:	d80b      	bhi.n	82b0a <_free_r+0x156>
   82af2:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   82af6:	0041      	lsls	r1, r0, #1
   82af8:	e792      	b.n	82a20 <_free_r+0x6c>
   82afa:	1080      	asrs	r0, r0, #2
   82afc:	2501      	movs	r5, #1
   82afe:	4085      	lsls	r5, r0
   82b00:	6848      	ldr	r0, [r1, #4]
   82b02:	4613      	mov	r3, r2
   82b04:	4328      	orrs	r0, r5
   82b06:	6048      	str	r0, [r1, #4]
   82b08:	e79a      	b.n	82a40 <_free_r+0x8c>
   82b0a:	2a54      	cmp	r2, #84	; 0x54
   82b0c:	d803      	bhi.n	82b16 <_free_r+0x162>
   82b0e:	0b18      	lsrs	r0, r3, #12
   82b10:	306e      	adds	r0, #110	; 0x6e
   82b12:	0041      	lsls	r1, r0, #1
   82b14:	e784      	b.n	82a20 <_free_r+0x6c>
   82b16:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82b1a:	d803      	bhi.n	82b24 <_free_r+0x170>
   82b1c:	0bd8      	lsrs	r0, r3, #15
   82b1e:	3077      	adds	r0, #119	; 0x77
   82b20:	0041      	lsls	r1, r0, #1
   82b22:	e77d      	b.n	82a20 <_free_r+0x6c>
   82b24:	f240 5154 	movw	r1, #1364	; 0x554
   82b28:	428a      	cmp	r2, r1
   82b2a:	d803      	bhi.n	82b34 <_free_r+0x180>
   82b2c:	0c98      	lsrs	r0, r3, #18
   82b2e:	307c      	adds	r0, #124	; 0x7c
   82b30:	0041      	lsls	r1, r0, #1
   82b32:	e775      	b.n	82a20 <_free_r+0x6c>
   82b34:	21fc      	movs	r1, #252	; 0xfc
   82b36:	207e      	movs	r0, #126	; 0x7e
   82b38:	e772      	b.n	82a20 <_free_r+0x6c>
   82b3a:	bf00      	nop
   82b3c:	20070598 	.word	0x20070598
   82b40:	200705a0 	.word	0x200705a0
   82b44:	200709a0 	.word	0x200709a0
   82b48:	20070af0 	.word	0x20070af0

00082b4c <__sfvwrite_r>:
   82b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82b50:	6893      	ldr	r3, [r2, #8]
   82b52:	b083      	sub	sp, #12
   82b54:	4616      	mov	r6, r2
   82b56:	4681      	mov	r9, r0
   82b58:	460c      	mov	r4, r1
   82b5a:	b32b      	cbz	r3, 82ba8 <__sfvwrite_r+0x5c>
   82b5c:	898b      	ldrh	r3, [r1, #12]
   82b5e:	0719      	lsls	r1, r3, #28
   82b60:	d526      	bpl.n	82bb0 <__sfvwrite_r+0x64>
   82b62:	6922      	ldr	r2, [r4, #16]
   82b64:	b322      	cbz	r2, 82bb0 <__sfvwrite_r+0x64>
   82b66:	f003 0202 	and.w	r2, r3, #2
   82b6a:	b292      	uxth	r2, r2
   82b6c:	6835      	ldr	r5, [r6, #0]
   82b6e:	2a00      	cmp	r2, #0
   82b70:	d02c      	beq.n	82bcc <__sfvwrite_r+0x80>
   82b72:	f04f 0a00 	mov.w	sl, #0
   82b76:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 82e60 <__sfvwrite_r+0x314>
   82b7a:	46d0      	mov	r8, sl
   82b7c:	45d8      	cmp	r8, fp
   82b7e:	bf34      	ite	cc
   82b80:	4643      	movcc	r3, r8
   82b82:	465b      	movcs	r3, fp
   82b84:	4652      	mov	r2, sl
   82b86:	4648      	mov	r0, r9
   82b88:	f1b8 0f00 	cmp.w	r8, #0
   82b8c:	d04f      	beq.n	82c2e <__sfvwrite_r+0xe2>
   82b8e:	69e1      	ldr	r1, [r4, #28]
   82b90:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82b92:	47b8      	blx	r7
   82b94:	2800      	cmp	r0, #0
   82b96:	dd56      	ble.n	82c46 <__sfvwrite_r+0xfa>
   82b98:	68b3      	ldr	r3, [r6, #8]
   82b9a:	4482      	add	sl, r0
   82b9c:	1a1b      	subs	r3, r3, r0
   82b9e:	ebc0 0808 	rsb	r8, r0, r8
   82ba2:	60b3      	str	r3, [r6, #8]
   82ba4:	2b00      	cmp	r3, #0
   82ba6:	d1e9      	bne.n	82b7c <__sfvwrite_r+0x30>
   82ba8:	2000      	movs	r0, #0
   82baa:	b003      	add	sp, #12
   82bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82bb0:	4648      	mov	r0, r9
   82bb2:	4621      	mov	r1, r4
   82bb4:	f7ff fc88 	bl	824c8 <__swsetup_r>
   82bb8:	2800      	cmp	r0, #0
   82bba:	f040 8148 	bne.w	82e4e <__sfvwrite_r+0x302>
   82bbe:	89a3      	ldrh	r3, [r4, #12]
   82bc0:	6835      	ldr	r5, [r6, #0]
   82bc2:	f003 0202 	and.w	r2, r3, #2
   82bc6:	b292      	uxth	r2, r2
   82bc8:	2a00      	cmp	r2, #0
   82bca:	d1d2      	bne.n	82b72 <__sfvwrite_r+0x26>
   82bcc:	f013 0a01 	ands.w	sl, r3, #1
   82bd0:	d142      	bne.n	82c58 <__sfvwrite_r+0x10c>
   82bd2:	46d0      	mov	r8, sl
   82bd4:	f1b8 0f00 	cmp.w	r8, #0
   82bd8:	d023      	beq.n	82c22 <__sfvwrite_r+0xd6>
   82bda:	059a      	lsls	r2, r3, #22
   82bdc:	68a7      	ldr	r7, [r4, #8]
   82bde:	d576      	bpl.n	82cce <__sfvwrite_r+0x182>
   82be0:	45b8      	cmp	r8, r7
   82be2:	f0c0 80a4 	bcc.w	82d2e <__sfvwrite_r+0x1e2>
   82be6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   82bea:	f040 80b2 	bne.w	82d52 <__sfvwrite_r+0x206>
   82bee:	6820      	ldr	r0, [r4, #0]
   82bf0:	46bb      	mov	fp, r7
   82bf2:	4651      	mov	r1, sl
   82bf4:	465a      	mov	r2, fp
   82bf6:	f000 fd37 	bl	83668 <memmove>
   82bfa:	68a2      	ldr	r2, [r4, #8]
   82bfc:	6821      	ldr	r1, [r4, #0]
   82bfe:	1bd2      	subs	r2, r2, r7
   82c00:	eb01 030b 	add.w	r3, r1, fp
   82c04:	60a2      	str	r2, [r4, #8]
   82c06:	6023      	str	r3, [r4, #0]
   82c08:	4642      	mov	r2, r8
   82c0a:	68b3      	ldr	r3, [r6, #8]
   82c0c:	4492      	add	sl, r2
   82c0e:	1a9b      	subs	r3, r3, r2
   82c10:	ebc2 0808 	rsb	r8, r2, r8
   82c14:	60b3      	str	r3, [r6, #8]
   82c16:	2b00      	cmp	r3, #0
   82c18:	d0c6      	beq.n	82ba8 <__sfvwrite_r+0x5c>
   82c1a:	89a3      	ldrh	r3, [r4, #12]
   82c1c:	f1b8 0f00 	cmp.w	r8, #0
   82c20:	d1db      	bne.n	82bda <__sfvwrite_r+0x8e>
   82c22:	f8d5 a000 	ldr.w	sl, [r5]
   82c26:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82c2a:	3508      	adds	r5, #8
   82c2c:	e7d2      	b.n	82bd4 <__sfvwrite_r+0x88>
   82c2e:	f8d5 a000 	ldr.w	sl, [r5]
   82c32:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82c36:	3508      	adds	r5, #8
   82c38:	e7a0      	b.n	82b7c <__sfvwrite_r+0x30>
   82c3a:	4648      	mov	r0, r9
   82c3c:	4621      	mov	r1, r4
   82c3e:	f7ff fd59 	bl	826f4 <_fflush_r>
   82c42:	2800      	cmp	r0, #0
   82c44:	d059      	beq.n	82cfa <__sfvwrite_r+0x1ae>
   82c46:	89a3      	ldrh	r3, [r4, #12]
   82c48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82c4c:	f04f 30ff 	mov.w	r0, #4294967295
   82c50:	81a3      	strh	r3, [r4, #12]
   82c52:	b003      	add	sp, #12
   82c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82c58:	4692      	mov	sl, r2
   82c5a:	9201      	str	r2, [sp, #4]
   82c5c:	4693      	mov	fp, r2
   82c5e:	4690      	mov	r8, r2
   82c60:	f1b8 0f00 	cmp.w	r8, #0
   82c64:	d02b      	beq.n	82cbe <__sfvwrite_r+0x172>
   82c66:	9f01      	ldr	r7, [sp, #4]
   82c68:	2f00      	cmp	r7, #0
   82c6a:	d064      	beq.n	82d36 <__sfvwrite_r+0x1ea>
   82c6c:	6820      	ldr	r0, [r4, #0]
   82c6e:	6921      	ldr	r1, [r4, #16]
   82c70:	45c2      	cmp	sl, r8
   82c72:	bf34      	ite	cc
   82c74:	4653      	movcc	r3, sl
   82c76:	4643      	movcs	r3, r8
   82c78:	4288      	cmp	r0, r1
   82c7a:	461f      	mov	r7, r3
   82c7c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   82c80:	6962      	ldr	r2, [r4, #20]
   82c82:	d903      	bls.n	82c8c <__sfvwrite_r+0x140>
   82c84:	4494      	add	ip, r2
   82c86:	4563      	cmp	r3, ip
   82c88:	f300 80ae 	bgt.w	82de8 <__sfvwrite_r+0x29c>
   82c8c:	4293      	cmp	r3, r2
   82c8e:	db36      	blt.n	82cfe <__sfvwrite_r+0x1b2>
   82c90:	4613      	mov	r3, r2
   82c92:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82c94:	4648      	mov	r0, r9
   82c96:	69e1      	ldr	r1, [r4, #28]
   82c98:	465a      	mov	r2, fp
   82c9a:	47b8      	blx	r7
   82c9c:	1e07      	subs	r7, r0, #0
   82c9e:	ddd2      	ble.n	82c46 <__sfvwrite_r+0xfa>
   82ca0:	ebba 0a07 	subs.w	sl, sl, r7
   82ca4:	d03a      	beq.n	82d1c <__sfvwrite_r+0x1d0>
   82ca6:	68b3      	ldr	r3, [r6, #8]
   82ca8:	44bb      	add	fp, r7
   82caa:	1bdb      	subs	r3, r3, r7
   82cac:	ebc7 0808 	rsb	r8, r7, r8
   82cb0:	60b3      	str	r3, [r6, #8]
   82cb2:	2b00      	cmp	r3, #0
   82cb4:	f43f af78 	beq.w	82ba8 <__sfvwrite_r+0x5c>
   82cb8:	f1b8 0f00 	cmp.w	r8, #0
   82cbc:	d1d3      	bne.n	82c66 <__sfvwrite_r+0x11a>
   82cbe:	2700      	movs	r7, #0
   82cc0:	f8d5 b000 	ldr.w	fp, [r5]
   82cc4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82cc8:	9701      	str	r7, [sp, #4]
   82cca:	3508      	adds	r5, #8
   82ccc:	e7c8      	b.n	82c60 <__sfvwrite_r+0x114>
   82cce:	6820      	ldr	r0, [r4, #0]
   82cd0:	6923      	ldr	r3, [r4, #16]
   82cd2:	4298      	cmp	r0, r3
   82cd4:	d802      	bhi.n	82cdc <__sfvwrite_r+0x190>
   82cd6:	6963      	ldr	r3, [r4, #20]
   82cd8:	4598      	cmp	r8, r3
   82cda:	d272      	bcs.n	82dc2 <__sfvwrite_r+0x276>
   82cdc:	45b8      	cmp	r8, r7
   82cde:	bf38      	it	cc
   82ce0:	4647      	movcc	r7, r8
   82ce2:	463a      	mov	r2, r7
   82ce4:	4651      	mov	r1, sl
   82ce6:	f000 fcbf 	bl	83668 <memmove>
   82cea:	68a3      	ldr	r3, [r4, #8]
   82cec:	6822      	ldr	r2, [r4, #0]
   82cee:	1bdb      	subs	r3, r3, r7
   82cf0:	443a      	add	r2, r7
   82cf2:	60a3      	str	r3, [r4, #8]
   82cf4:	6022      	str	r2, [r4, #0]
   82cf6:	2b00      	cmp	r3, #0
   82cf8:	d09f      	beq.n	82c3a <__sfvwrite_r+0xee>
   82cfa:	463a      	mov	r2, r7
   82cfc:	e785      	b.n	82c0a <__sfvwrite_r+0xbe>
   82cfe:	461a      	mov	r2, r3
   82d00:	4659      	mov	r1, fp
   82d02:	9300      	str	r3, [sp, #0]
   82d04:	f000 fcb0 	bl	83668 <memmove>
   82d08:	9b00      	ldr	r3, [sp, #0]
   82d0a:	68a1      	ldr	r1, [r4, #8]
   82d0c:	6822      	ldr	r2, [r4, #0]
   82d0e:	1ac9      	subs	r1, r1, r3
   82d10:	ebba 0a07 	subs.w	sl, sl, r7
   82d14:	4413      	add	r3, r2
   82d16:	60a1      	str	r1, [r4, #8]
   82d18:	6023      	str	r3, [r4, #0]
   82d1a:	d1c4      	bne.n	82ca6 <__sfvwrite_r+0x15a>
   82d1c:	4648      	mov	r0, r9
   82d1e:	4621      	mov	r1, r4
   82d20:	f7ff fce8 	bl	826f4 <_fflush_r>
   82d24:	2800      	cmp	r0, #0
   82d26:	d18e      	bne.n	82c46 <__sfvwrite_r+0xfa>
   82d28:	f8cd a004 	str.w	sl, [sp, #4]
   82d2c:	e7bb      	b.n	82ca6 <__sfvwrite_r+0x15a>
   82d2e:	6820      	ldr	r0, [r4, #0]
   82d30:	4647      	mov	r7, r8
   82d32:	46c3      	mov	fp, r8
   82d34:	e75d      	b.n	82bf2 <__sfvwrite_r+0xa6>
   82d36:	4658      	mov	r0, fp
   82d38:	210a      	movs	r1, #10
   82d3a:	4642      	mov	r2, r8
   82d3c:	f000 fbd4 	bl	834e8 <memchr>
   82d40:	2800      	cmp	r0, #0
   82d42:	d07f      	beq.n	82e44 <__sfvwrite_r+0x2f8>
   82d44:	f100 0a01 	add.w	sl, r0, #1
   82d48:	2701      	movs	r7, #1
   82d4a:	ebcb 0a0a 	rsb	sl, fp, sl
   82d4e:	9701      	str	r7, [sp, #4]
   82d50:	e78c      	b.n	82c6c <__sfvwrite_r+0x120>
   82d52:	6822      	ldr	r2, [r4, #0]
   82d54:	6921      	ldr	r1, [r4, #16]
   82d56:	6967      	ldr	r7, [r4, #20]
   82d58:	ebc1 0c02 	rsb	ip, r1, r2
   82d5c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   82d60:	f10c 0201 	add.w	r2, ip, #1
   82d64:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   82d68:	4442      	add	r2, r8
   82d6a:	107f      	asrs	r7, r7, #1
   82d6c:	4297      	cmp	r7, r2
   82d6e:	bf34      	ite	cc
   82d70:	4617      	movcc	r7, r2
   82d72:	463a      	movcs	r2, r7
   82d74:	055b      	lsls	r3, r3, #21
   82d76:	d54f      	bpl.n	82e18 <__sfvwrite_r+0x2cc>
   82d78:	4611      	mov	r1, r2
   82d7a:	4648      	mov	r0, r9
   82d7c:	f8cd c000 	str.w	ip, [sp]
   82d80:	f000 f916 	bl	82fb0 <_malloc_r>
   82d84:	f8dd c000 	ldr.w	ip, [sp]
   82d88:	4683      	mov	fp, r0
   82d8a:	2800      	cmp	r0, #0
   82d8c:	d062      	beq.n	82e54 <__sfvwrite_r+0x308>
   82d8e:	4662      	mov	r2, ip
   82d90:	6921      	ldr	r1, [r4, #16]
   82d92:	f8cd c000 	str.w	ip, [sp]
   82d96:	f000 fbf1 	bl	8357c <memcpy>
   82d9a:	89a2      	ldrh	r2, [r4, #12]
   82d9c:	f8dd c000 	ldr.w	ip, [sp]
   82da0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82da4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82da8:	81a2      	strh	r2, [r4, #12]
   82daa:	eb0b 000c 	add.w	r0, fp, ip
   82dae:	ebcc 0207 	rsb	r2, ip, r7
   82db2:	f8c4 b010 	str.w	fp, [r4, #16]
   82db6:	6167      	str	r7, [r4, #20]
   82db8:	6020      	str	r0, [r4, #0]
   82dba:	60a2      	str	r2, [r4, #8]
   82dbc:	4647      	mov	r7, r8
   82dbe:	46c3      	mov	fp, r8
   82dc0:	e717      	b.n	82bf2 <__sfvwrite_r+0xa6>
   82dc2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   82dc6:	4590      	cmp	r8, r2
   82dc8:	bf38      	it	cc
   82dca:	4642      	movcc	r2, r8
   82dcc:	fb92 f2f3 	sdiv	r2, r2, r3
   82dd0:	fb02 f303 	mul.w	r3, r2, r3
   82dd4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82dd6:	4648      	mov	r0, r9
   82dd8:	69e1      	ldr	r1, [r4, #28]
   82dda:	4652      	mov	r2, sl
   82ddc:	47b8      	blx	r7
   82dde:	2800      	cmp	r0, #0
   82de0:	f77f af31 	ble.w	82c46 <__sfvwrite_r+0xfa>
   82de4:	4602      	mov	r2, r0
   82de6:	e710      	b.n	82c0a <__sfvwrite_r+0xbe>
   82de8:	4662      	mov	r2, ip
   82dea:	4659      	mov	r1, fp
   82dec:	f8cd c000 	str.w	ip, [sp]
   82df0:	f000 fc3a 	bl	83668 <memmove>
   82df4:	f8dd c000 	ldr.w	ip, [sp]
   82df8:	6823      	ldr	r3, [r4, #0]
   82dfa:	4648      	mov	r0, r9
   82dfc:	4463      	add	r3, ip
   82dfe:	6023      	str	r3, [r4, #0]
   82e00:	4621      	mov	r1, r4
   82e02:	f8cd c000 	str.w	ip, [sp]
   82e06:	f7ff fc75 	bl	826f4 <_fflush_r>
   82e0a:	f8dd c000 	ldr.w	ip, [sp]
   82e0e:	2800      	cmp	r0, #0
   82e10:	f47f af19 	bne.w	82c46 <__sfvwrite_r+0xfa>
   82e14:	4667      	mov	r7, ip
   82e16:	e743      	b.n	82ca0 <__sfvwrite_r+0x154>
   82e18:	4648      	mov	r0, r9
   82e1a:	f8cd c000 	str.w	ip, [sp]
   82e1e:	f000 fc8d 	bl	8373c <_realloc_r>
   82e22:	f8dd c000 	ldr.w	ip, [sp]
   82e26:	4683      	mov	fp, r0
   82e28:	2800      	cmp	r0, #0
   82e2a:	d1be      	bne.n	82daa <__sfvwrite_r+0x25e>
   82e2c:	4648      	mov	r0, r9
   82e2e:	6921      	ldr	r1, [r4, #16]
   82e30:	f7ff fdc0 	bl	829b4 <_free_r>
   82e34:	89a3      	ldrh	r3, [r4, #12]
   82e36:	220c      	movs	r2, #12
   82e38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82e3c:	b29b      	uxth	r3, r3
   82e3e:	f8c9 2000 	str.w	r2, [r9]
   82e42:	e701      	b.n	82c48 <__sfvwrite_r+0xfc>
   82e44:	2701      	movs	r7, #1
   82e46:	f108 0a01 	add.w	sl, r8, #1
   82e4a:	9701      	str	r7, [sp, #4]
   82e4c:	e70e      	b.n	82c6c <__sfvwrite_r+0x120>
   82e4e:	f04f 30ff 	mov.w	r0, #4294967295
   82e52:	e6aa      	b.n	82baa <__sfvwrite_r+0x5e>
   82e54:	230c      	movs	r3, #12
   82e56:	f8c9 3000 	str.w	r3, [r9]
   82e5a:	89a3      	ldrh	r3, [r4, #12]
   82e5c:	e6f4      	b.n	82c48 <__sfvwrite_r+0xfc>
   82e5e:	bf00      	nop
   82e60:	7ffffc00 	.word	0x7ffffc00

00082e64 <_fwalk>:
   82e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82e68:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   82e6c:	4688      	mov	r8, r1
   82e6e:	d019      	beq.n	82ea4 <_fwalk+0x40>
   82e70:	2600      	movs	r6, #0
   82e72:	687d      	ldr	r5, [r7, #4]
   82e74:	68bc      	ldr	r4, [r7, #8]
   82e76:	3d01      	subs	r5, #1
   82e78:	d40e      	bmi.n	82e98 <_fwalk+0x34>
   82e7a:	89a3      	ldrh	r3, [r4, #12]
   82e7c:	3d01      	subs	r5, #1
   82e7e:	2b01      	cmp	r3, #1
   82e80:	d906      	bls.n	82e90 <_fwalk+0x2c>
   82e82:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82e86:	4620      	mov	r0, r4
   82e88:	3301      	adds	r3, #1
   82e8a:	d001      	beq.n	82e90 <_fwalk+0x2c>
   82e8c:	47c0      	blx	r8
   82e8e:	4306      	orrs	r6, r0
   82e90:	1c6b      	adds	r3, r5, #1
   82e92:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82e96:	d1f0      	bne.n	82e7a <_fwalk+0x16>
   82e98:	683f      	ldr	r7, [r7, #0]
   82e9a:	2f00      	cmp	r7, #0
   82e9c:	d1e9      	bne.n	82e72 <_fwalk+0xe>
   82e9e:	4630      	mov	r0, r6
   82ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ea4:	463e      	mov	r6, r7
   82ea6:	4630      	mov	r0, r6
   82ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082eac <__locale_charset>:
   82eac:	4800      	ldr	r0, [pc, #0]	; (82eb0 <__locale_charset+0x4>)
   82eae:	4770      	bx	lr
   82eb0:	20070574 	.word	0x20070574

00082eb4 <__locale_mb_cur_max>:
   82eb4:	4b01      	ldr	r3, [pc, #4]	; (82ebc <__locale_mb_cur_max+0x8>)
   82eb6:	6818      	ldr	r0, [r3, #0]
   82eb8:	4770      	bx	lr
   82eba:	bf00      	nop
   82ebc:	20070594 	.word	0x20070594

00082ec0 <__smakebuf_r>:
   82ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
   82ec2:	898b      	ldrh	r3, [r1, #12]
   82ec4:	b091      	sub	sp, #68	; 0x44
   82ec6:	b29a      	uxth	r2, r3
   82ec8:	0796      	lsls	r6, r2, #30
   82eca:	460c      	mov	r4, r1
   82ecc:	4605      	mov	r5, r0
   82ece:	d437      	bmi.n	82f40 <__smakebuf_r+0x80>
   82ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82ed4:	2900      	cmp	r1, #0
   82ed6:	db17      	blt.n	82f08 <__smakebuf_r+0x48>
   82ed8:	aa01      	add	r2, sp, #4
   82eda:	f000 ffdf 	bl	83e9c <_fstat_r>
   82ede:	2800      	cmp	r0, #0
   82ee0:	db10      	blt.n	82f04 <__smakebuf_r+0x44>
   82ee2:	9b02      	ldr	r3, [sp, #8]
   82ee4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   82ee8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   82eec:	424f      	negs	r7, r1
   82eee:	414f      	adcs	r7, r1
   82ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   82ef4:	d02c      	beq.n	82f50 <__smakebuf_r+0x90>
   82ef6:	89a3      	ldrh	r3, [r4, #12]
   82ef8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82efc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82f00:	81a3      	strh	r3, [r4, #12]
   82f02:	e00b      	b.n	82f1c <__smakebuf_r+0x5c>
   82f04:	89a3      	ldrh	r3, [r4, #12]
   82f06:	b29a      	uxth	r2, r3
   82f08:	f012 0f80 	tst.w	r2, #128	; 0x80
   82f0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82f10:	81a3      	strh	r3, [r4, #12]
   82f12:	bf14      	ite	ne
   82f14:	2640      	movne	r6, #64	; 0x40
   82f16:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   82f1a:	2700      	movs	r7, #0
   82f1c:	4628      	mov	r0, r5
   82f1e:	4631      	mov	r1, r6
   82f20:	f000 f846 	bl	82fb0 <_malloc_r>
   82f24:	89a3      	ldrh	r3, [r4, #12]
   82f26:	2800      	cmp	r0, #0
   82f28:	d029      	beq.n	82f7e <__smakebuf_r+0xbe>
   82f2a:	4a1b      	ldr	r2, [pc, #108]	; (82f98 <__smakebuf_r+0xd8>)
   82f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82f30:	63ea      	str	r2, [r5, #60]	; 0x3c
   82f32:	81a3      	strh	r3, [r4, #12]
   82f34:	6020      	str	r0, [r4, #0]
   82f36:	6120      	str	r0, [r4, #16]
   82f38:	6166      	str	r6, [r4, #20]
   82f3a:	b9a7      	cbnz	r7, 82f66 <__smakebuf_r+0xa6>
   82f3c:	b011      	add	sp, #68	; 0x44
   82f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82f40:	f101 0343 	add.w	r3, r1, #67	; 0x43
   82f44:	2201      	movs	r2, #1
   82f46:	600b      	str	r3, [r1, #0]
   82f48:	610b      	str	r3, [r1, #16]
   82f4a:	614a      	str	r2, [r1, #20]
   82f4c:	b011      	add	sp, #68	; 0x44
   82f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82f50:	4a12      	ldr	r2, [pc, #72]	; (82f9c <__smakebuf_r+0xdc>)
   82f52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82f54:	4293      	cmp	r3, r2
   82f56:	d1ce      	bne.n	82ef6 <__smakebuf_r+0x36>
   82f58:	89a3      	ldrh	r3, [r4, #12]
   82f5a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82f5e:	4333      	orrs	r3, r6
   82f60:	81a3      	strh	r3, [r4, #12]
   82f62:	64e6      	str	r6, [r4, #76]	; 0x4c
   82f64:	e7da      	b.n	82f1c <__smakebuf_r+0x5c>
   82f66:	4628      	mov	r0, r5
   82f68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82f6c:	f000 ffaa 	bl	83ec4 <_isatty_r>
   82f70:	2800      	cmp	r0, #0
   82f72:	d0e3      	beq.n	82f3c <__smakebuf_r+0x7c>
   82f74:	89a3      	ldrh	r3, [r4, #12]
   82f76:	f043 0301 	orr.w	r3, r3, #1
   82f7a:	81a3      	strh	r3, [r4, #12]
   82f7c:	e7de      	b.n	82f3c <__smakebuf_r+0x7c>
   82f7e:	059a      	lsls	r2, r3, #22
   82f80:	d4dc      	bmi.n	82f3c <__smakebuf_r+0x7c>
   82f82:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82f86:	f043 0302 	orr.w	r3, r3, #2
   82f8a:	2101      	movs	r1, #1
   82f8c:	81a3      	strh	r3, [r4, #12]
   82f8e:	6022      	str	r2, [r4, #0]
   82f90:	6122      	str	r2, [r4, #16]
   82f92:	6161      	str	r1, [r4, #20]
   82f94:	e7d2      	b.n	82f3c <__smakebuf_r+0x7c>
   82f96:	bf00      	nop
   82f98:	00082721 	.word	0x00082721
   82f9c:	00083b7d 	.word	0x00083b7d

00082fa0 <malloc>:
   82fa0:	4b02      	ldr	r3, [pc, #8]	; (82fac <malloc+0xc>)
   82fa2:	4601      	mov	r1, r0
   82fa4:	6818      	ldr	r0, [r3, #0]
   82fa6:	f000 b803 	b.w	82fb0 <_malloc_r>
   82faa:	bf00      	nop
   82fac:	20070570 	.word	0x20070570

00082fb0 <_malloc_r>:
   82fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82fb4:	f101 050b 	add.w	r5, r1, #11
   82fb8:	2d16      	cmp	r5, #22
   82fba:	b083      	sub	sp, #12
   82fbc:	4606      	mov	r6, r0
   82fbe:	d927      	bls.n	83010 <_malloc_r+0x60>
   82fc0:	f035 0507 	bics.w	r5, r5, #7
   82fc4:	d427      	bmi.n	83016 <_malloc_r+0x66>
   82fc6:	42a9      	cmp	r1, r5
   82fc8:	d825      	bhi.n	83016 <_malloc_r+0x66>
   82fca:	4630      	mov	r0, r6
   82fcc:	f000 fbb2 	bl	83734 <__malloc_lock>
   82fd0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82fd4:	d226      	bcs.n	83024 <_malloc_r+0x74>
   82fd6:	4fc1      	ldr	r7, [pc, #772]	; (832dc <_malloc_r+0x32c>)
   82fd8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   82fdc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   82fe0:	68dc      	ldr	r4, [r3, #12]
   82fe2:	429c      	cmp	r4, r3
   82fe4:	f000 81d2 	beq.w	8338c <_malloc_r+0x3dc>
   82fe8:	6863      	ldr	r3, [r4, #4]
   82fea:	68e2      	ldr	r2, [r4, #12]
   82fec:	f023 0303 	bic.w	r3, r3, #3
   82ff0:	4423      	add	r3, r4
   82ff2:	6858      	ldr	r0, [r3, #4]
   82ff4:	68a1      	ldr	r1, [r4, #8]
   82ff6:	f040 0501 	orr.w	r5, r0, #1
   82ffa:	60ca      	str	r2, [r1, #12]
   82ffc:	4630      	mov	r0, r6
   82ffe:	6091      	str	r1, [r2, #8]
   83000:	605d      	str	r5, [r3, #4]
   83002:	f000 fb99 	bl	83738 <__malloc_unlock>
   83006:	3408      	adds	r4, #8
   83008:	4620      	mov	r0, r4
   8300a:	b003      	add	sp, #12
   8300c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83010:	2510      	movs	r5, #16
   83012:	42a9      	cmp	r1, r5
   83014:	d9d9      	bls.n	82fca <_malloc_r+0x1a>
   83016:	2400      	movs	r4, #0
   83018:	230c      	movs	r3, #12
   8301a:	4620      	mov	r0, r4
   8301c:	6033      	str	r3, [r6, #0]
   8301e:	b003      	add	sp, #12
   83020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83024:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   83028:	f000 8089 	beq.w	8313e <_malloc_r+0x18e>
   8302c:	f1bc 0f04 	cmp.w	ip, #4
   83030:	f200 8160 	bhi.w	832f4 <_malloc_r+0x344>
   83034:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   83038:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8303c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83040:	4fa6      	ldr	r7, [pc, #664]	; (832dc <_malloc_r+0x32c>)
   83042:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   83046:	68cc      	ldr	r4, [r1, #12]
   83048:	42a1      	cmp	r1, r4
   8304a:	d105      	bne.n	83058 <_malloc_r+0xa8>
   8304c:	e00c      	b.n	83068 <_malloc_r+0xb8>
   8304e:	2b00      	cmp	r3, #0
   83050:	da79      	bge.n	83146 <_malloc_r+0x196>
   83052:	68e4      	ldr	r4, [r4, #12]
   83054:	42a1      	cmp	r1, r4
   83056:	d007      	beq.n	83068 <_malloc_r+0xb8>
   83058:	6862      	ldr	r2, [r4, #4]
   8305a:	f022 0203 	bic.w	r2, r2, #3
   8305e:	1b53      	subs	r3, r2, r5
   83060:	2b0f      	cmp	r3, #15
   83062:	ddf4      	ble.n	8304e <_malloc_r+0x9e>
   83064:	f10c 3cff 	add.w	ip, ip, #4294967295
   83068:	f10c 0c01 	add.w	ip, ip, #1
   8306c:	4b9b      	ldr	r3, [pc, #620]	; (832dc <_malloc_r+0x32c>)
   8306e:	693c      	ldr	r4, [r7, #16]
   83070:	f103 0e08 	add.w	lr, r3, #8
   83074:	4574      	cmp	r4, lr
   83076:	f000 817e 	beq.w	83376 <_malloc_r+0x3c6>
   8307a:	6861      	ldr	r1, [r4, #4]
   8307c:	f021 0103 	bic.w	r1, r1, #3
   83080:	1b4a      	subs	r2, r1, r5
   83082:	2a0f      	cmp	r2, #15
   83084:	f300 8164 	bgt.w	83350 <_malloc_r+0x3a0>
   83088:	2a00      	cmp	r2, #0
   8308a:	f8c3 e014 	str.w	lr, [r3, #20]
   8308e:	f8c3 e010 	str.w	lr, [r3, #16]
   83092:	da69      	bge.n	83168 <_malloc_r+0x1b8>
   83094:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   83098:	f080 813a 	bcs.w	83310 <_malloc_r+0x360>
   8309c:	08c9      	lsrs	r1, r1, #3
   8309e:	108a      	asrs	r2, r1, #2
   830a0:	f04f 0801 	mov.w	r8, #1
   830a4:	fa08 f802 	lsl.w	r8, r8, r2
   830a8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   830ac:	685a      	ldr	r2, [r3, #4]
   830ae:	6888      	ldr	r0, [r1, #8]
   830b0:	ea48 0202 	orr.w	r2, r8, r2
   830b4:	60a0      	str	r0, [r4, #8]
   830b6:	60e1      	str	r1, [r4, #12]
   830b8:	605a      	str	r2, [r3, #4]
   830ba:	608c      	str	r4, [r1, #8]
   830bc:	60c4      	str	r4, [r0, #12]
   830be:	ea4f 03ac 	mov.w	r3, ip, asr #2
   830c2:	2001      	movs	r0, #1
   830c4:	4098      	lsls	r0, r3
   830c6:	4290      	cmp	r0, r2
   830c8:	d85b      	bhi.n	83182 <_malloc_r+0x1d2>
   830ca:	4202      	tst	r2, r0
   830cc:	d106      	bne.n	830dc <_malloc_r+0x12c>
   830ce:	f02c 0c03 	bic.w	ip, ip, #3
   830d2:	0040      	lsls	r0, r0, #1
   830d4:	4202      	tst	r2, r0
   830d6:	f10c 0c04 	add.w	ip, ip, #4
   830da:	d0fa      	beq.n	830d2 <_malloc_r+0x122>
   830dc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   830e0:	4644      	mov	r4, r8
   830e2:	46e1      	mov	r9, ip
   830e4:	68e3      	ldr	r3, [r4, #12]
   830e6:	429c      	cmp	r4, r3
   830e8:	d107      	bne.n	830fa <_malloc_r+0x14a>
   830ea:	e146      	b.n	8337a <_malloc_r+0x3ca>
   830ec:	2a00      	cmp	r2, #0
   830ee:	f280 8157 	bge.w	833a0 <_malloc_r+0x3f0>
   830f2:	68db      	ldr	r3, [r3, #12]
   830f4:	429c      	cmp	r4, r3
   830f6:	f000 8140 	beq.w	8337a <_malloc_r+0x3ca>
   830fa:	6859      	ldr	r1, [r3, #4]
   830fc:	f021 0103 	bic.w	r1, r1, #3
   83100:	1b4a      	subs	r2, r1, r5
   83102:	2a0f      	cmp	r2, #15
   83104:	ddf2      	ble.n	830ec <_malloc_r+0x13c>
   83106:	461c      	mov	r4, r3
   83108:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8310c:	68d9      	ldr	r1, [r3, #12]
   8310e:	f045 0901 	orr.w	r9, r5, #1
   83112:	f042 0801 	orr.w	r8, r2, #1
   83116:	441d      	add	r5, r3
   83118:	f8c3 9004 	str.w	r9, [r3, #4]
   8311c:	4630      	mov	r0, r6
   8311e:	f8cc 100c 	str.w	r1, [ip, #12]
   83122:	f8c1 c008 	str.w	ip, [r1, #8]
   83126:	617d      	str	r5, [r7, #20]
   83128:	613d      	str	r5, [r7, #16]
   8312a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8312e:	f8c5 e008 	str.w	lr, [r5, #8]
   83132:	f8c5 8004 	str.w	r8, [r5, #4]
   83136:	50aa      	str	r2, [r5, r2]
   83138:	f000 fafe 	bl	83738 <__malloc_unlock>
   8313c:	e764      	b.n	83008 <_malloc_r+0x58>
   8313e:	217e      	movs	r1, #126	; 0x7e
   83140:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   83144:	e77c      	b.n	83040 <_malloc_r+0x90>
   83146:	4422      	add	r2, r4
   83148:	6850      	ldr	r0, [r2, #4]
   8314a:	68e3      	ldr	r3, [r4, #12]
   8314c:	68a1      	ldr	r1, [r4, #8]
   8314e:	f040 0501 	orr.w	r5, r0, #1
   83152:	60cb      	str	r3, [r1, #12]
   83154:	4630      	mov	r0, r6
   83156:	6099      	str	r1, [r3, #8]
   83158:	6055      	str	r5, [r2, #4]
   8315a:	f000 faed 	bl	83738 <__malloc_unlock>
   8315e:	3408      	adds	r4, #8
   83160:	4620      	mov	r0, r4
   83162:	b003      	add	sp, #12
   83164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83168:	4421      	add	r1, r4
   8316a:	684b      	ldr	r3, [r1, #4]
   8316c:	4630      	mov	r0, r6
   8316e:	f043 0301 	orr.w	r3, r3, #1
   83172:	604b      	str	r3, [r1, #4]
   83174:	f000 fae0 	bl	83738 <__malloc_unlock>
   83178:	3408      	adds	r4, #8
   8317a:	4620      	mov	r0, r4
   8317c:	b003      	add	sp, #12
   8317e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83182:	68bc      	ldr	r4, [r7, #8]
   83184:	6863      	ldr	r3, [r4, #4]
   83186:	f023 0903 	bic.w	r9, r3, #3
   8318a:	45a9      	cmp	r9, r5
   8318c:	d304      	bcc.n	83198 <_malloc_r+0x1e8>
   8318e:	ebc5 0309 	rsb	r3, r5, r9
   83192:	2b0f      	cmp	r3, #15
   83194:	f300 8091 	bgt.w	832ba <_malloc_r+0x30a>
   83198:	4b51      	ldr	r3, [pc, #324]	; (832e0 <_malloc_r+0x330>)
   8319a:	4a52      	ldr	r2, [pc, #328]	; (832e4 <_malloc_r+0x334>)
   8319c:	6819      	ldr	r1, [r3, #0]
   8319e:	6813      	ldr	r3, [r2, #0]
   831a0:	eb05 0a01 	add.w	sl, r5, r1
   831a4:	3301      	adds	r3, #1
   831a6:	eb04 0b09 	add.w	fp, r4, r9
   831aa:	f000 8161 	beq.w	83470 <_malloc_r+0x4c0>
   831ae:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   831b2:	f10a 0a0f 	add.w	sl, sl, #15
   831b6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   831ba:	f02a 0a0f 	bic.w	sl, sl, #15
   831be:	4630      	mov	r0, r6
   831c0:	4651      	mov	r1, sl
   831c2:	9201      	str	r2, [sp, #4]
   831c4:	f000 fc9a 	bl	83afc <_sbrk_r>
   831c8:	f1b0 3fff 	cmp.w	r0, #4294967295
   831cc:	4680      	mov	r8, r0
   831ce:	9a01      	ldr	r2, [sp, #4]
   831d0:	f000 8101 	beq.w	833d6 <_malloc_r+0x426>
   831d4:	4583      	cmp	fp, r0
   831d6:	f200 80fb 	bhi.w	833d0 <_malloc_r+0x420>
   831da:	f8df c114 	ldr.w	ip, [pc, #276]	; 832f0 <_malloc_r+0x340>
   831de:	45c3      	cmp	fp, r8
   831e0:	f8dc 3000 	ldr.w	r3, [ip]
   831e4:	4453      	add	r3, sl
   831e6:	f8cc 3000 	str.w	r3, [ip]
   831ea:	f000 814a 	beq.w	83482 <_malloc_r+0x4d2>
   831ee:	6812      	ldr	r2, [r2, #0]
   831f0:	493c      	ldr	r1, [pc, #240]	; (832e4 <_malloc_r+0x334>)
   831f2:	3201      	adds	r2, #1
   831f4:	bf1b      	ittet	ne
   831f6:	ebcb 0b08 	rsbne	fp, fp, r8
   831fa:	445b      	addne	r3, fp
   831fc:	f8c1 8000 	streq.w	r8, [r1]
   83200:	f8cc 3000 	strne.w	r3, [ip]
   83204:	f018 0307 	ands.w	r3, r8, #7
   83208:	f000 8114 	beq.w	83434 <_malloc_r+0x484>
   8320c:	f1c3 0208 	rsb	r2, r3, #8
   83210:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   83214:	4490      	add	r8, r2
   83216:	3308      	adds	r3, #8
   83218:	44c2      	add	sl, r8
   8321a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8321e:	ebca 0a03 	rsb	sl, sl, r3
   83222:	4651      	mov	r1, sl
   83224:	4630      	mov	r0, r6
   83226:	f8cd c004 	str.w	ip, [sp, #4]
   8322a:	f000 fc67 	bl	83afc <_sbrk_r>
   8322e:	1c43      	adds	r3, r0, #1
   83230:	f8dd c004 	ldr.w	ip, [sp, #4]
   83234:	f000 8135 	beq.w	834a2 <_malloc_r+0x4f2>
   83238:	ebc8 0200 	rsb	r2, r8, r0
   8323c:	4452      	add	r2, sl
   8323e:	f042 0201 	orr.w	r2, r2, #1
   83242:	f8dc 3000 	ldr.w	r3, [ip]
   83246:	42bc      	cmp	r4, r7
   83248:	4453      	add	r3, sl
   8324a:	f8c7 8008 	str.w	r8, [r7, #8]
   8324e:	f8cc 3000 	str.w	r3, [ip]
   83252:	f8c8 2004 	str.w	r2, [r8, #4]
   83256:	f8df a098 	ldr.w	sl, [pc, #152]	; 832f0 <_malloc_r+0x340>
   8325a:	d015      	beq.n	83288 <_malloc_r+0x2d8>
   8325c:	f1b9 0f0f 	cmp.w	r9, #15
   83260:	f240 80eb 	bls.w	8343a <_malloc_r+0x48a>
   83264:	6861      	ldr	r1, [r4, #4]
   83266:	f1a9 020c 	sub.w	r2, r9, #12
   8326a:	f022 0207 	bic.w	r2, r2, #7
   8326e:	f001 0101 	and.w	r1, r1, #1
   83272:	ea42 0e01 	orr.w	lr, r2, r1
   83276:	2005      	movs	r0, #5
   83278:	18a1      	adds	r1, r4, r2
   8327a:	2a0f      	cmp	r2, #15
   8327c:	f8c4 e004 	str.w	lr, [r4, #4]
   83280:	6048      	str	r0, [r1, #4]
   83282:	6088      	str	r0, [r1, #8]
   83284:	f200 8111 	bhi.w	834aa <_malloc_r+0x4fa>
   83288:	4a17      	ldr	r2, [pc, #92]	; (832e8 <_malloc_r+0x338>)
   8328a:	68bc      	ldr	r4, [r7, #8]
   8328c:	6811      	ldr	r1, [r2, #0]
   8328e:	428b      	cmp	r3, r1
   83290:	bf88      	it	hi
   83292:	6013      	strhi	r3, [r2, #0]
   83294:	4a15      	ldr	r2, [pc, #84]	; (832ec <_malloc_r+0x33c>)
   83296:	6811      	ldr	r1, [r2, #0]
   83298:	428b      	cmp	r3, r1
   8329a:	bf88      	it	hi
   8329c:	6013      	strhi	r3, [r2, #0]
   8329e:	6862      	ldr	r2, [r4, #4]
   832a0:	f022 0203 	bic.w	r2, r2, #3
   832a4:	4295      	cmp	r5, r2
   832a6:	ebc5 0302 	rsb	r3, r5, r2
   832aa:	d801      	bhi.n	832b0 <_malloc_r+0x300>
   832ac:	2b0f      	cmp	r3, #15
   832ae:	dc04      	bgt.n	832ba <_malloc_r+0x30a>
   832b0:	4630      	mov	r0, r6
   832b2:	f000 fa41 	bl	83738 <__malloc_unlock>
   832b6:	2400      	movs	r4, #0
   832b8:	e6a6      	b.n	83008 <_malloc_r+0x58>
   832ba:	f045 0201 	orr.w	r2, r5, #1
   832be:	f043 0301 	orr.w	r3, r3, #1
   832c2:	4425      	add	r5, r4
   832c4:	6062      	str	r2, [r4, #4]
   832c6:	4630      	mov	r0, r6
   832c8:	60bd      	str	r5, [r7, #8]
   832ca:	606b      	str	r3, [r5, #4]
   832cc:	f000 fa34 	bl	83738 <__malloc_unlock>
   832d0:	3408      	adds	r4, #8
   832d2:	4620      	mov	r0, r4
   832d4:	b003      	add	sp, #12
   832d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   832da:	bf00      	nop
   832dc:	20070598 	.word	0x20070598
   832e0:	20070af0 	.word	0x20070af0
   832e4:	200709a4 	.word	0x200709a4
   832e8:	20070aec 	.word	0x20070aec
   832ec:	20070ae8 	.word	0x20070ae8
   832f0:	20070af4 	.word	0x20070af4
   832f4:	f1bc 0f14 	cmp.w	ip, #20
   832f8:	d961      	bls.n	833be <_malloc_r+0x40e>
   832fa:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   832fe:	f200 808f 	bhi.w	83420 <_malloc_r+0x470>
   83302:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   83306:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8330a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8330e:	e697      	b.n	83040 <_malloc_r+0x90>
   83310:	0a4b      	lsrs	r3, r1, #9
   83312:	2b04      	cmp	r3, #4
   83314:	d958      	bls.n	833c8 <_malloc_r+0x418>
   83316:	2b14      	cmp	r3, #20
   83318:	f200 80ad 	bhi.w	83476 <_malloc_r+0x4c6>
   8331c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   83320:	0050      	lsls	r0, r2, #1
   83322:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   83326:	6883      	ldr	r3, [r0, #8]
   83328:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 834e4 <_malloc_r+0x534>
   8332c:	4283      	cmp	r3, r0
   8332e:	f000 808a 	beq.w	83446 <_malloc_r+0x496>
   83332:	685a      	ldr	r2, [r3, #4]
   83334:	f022 0203 	bic.w	r2, r2, #3
   83338:	4291      	cmp	r1, r2
   8333a:	d202      	bcs.n	83342 <_malloc_r+0x392>
   8333c:	689b      	ldr	r3, [r3, #8]
   8333e:	4298      	cmp	r0, r3
   83340:	d1f7      	bne.n	83332 <_malloc_r+0x382>
   83342:	68d9      	ldr	r1, [r3, #12]
   83344:	687a      	ldr	r2, [r7, #4]
   83346:	60e1      	str	r1, [r4, #12]
   83348:	60a3      	str	r3, [r4, #8]
   8334a:	608c      	str	r4, [r1, #8]
   8334c:	60dc      	str	r4, [r3, #12]
   8334e:	e6b6      	b.n	830be <_malloc_r+0x10e>
   83350:	f045 0701 	orr.w	r7, r5, #1
   83354:	f042 0101 	orr.w	r1, r2, #1
   83358:	4425      	add	r5, r4
   8335a:	6067      	str	r7, [r4, #4]
   8335c:	4630      	mov	r0, r6
   8335e:	615d      	str	r5, [r3, #20]
   83360:	611d      	str	r5, [r3, #16]
   83362:	f8c5 e00c 	str.w	lr, [r5, #12]
   83366:	f8c5 e008 	str.w	lr, [r5, #8]
   8336a:	6069      	str	r1, [r5, #4]
   8336c:	50aa      	str	r2, [r5, r2]
   8336e:	3408      	adds	r4, #8
   83370:	f000 f9e2 	bl	83738 <__malloc_unlock>
   83374:	e648      	b.n	83008 <_malloc_r+0x58>
   83376:	685a      	ldr	r2, [r3, #4]
   83378:	e6a1      	b.n	830be <_malloc_r+0x10e>
   8337a:	f109 0901 	add.w	r9, r9, #1
   8337e:	f019 0f03 	tst.w	r9, #3
   83382:	f104 0408 	add.w	r4, r4, #8
   83386:	f47f aead 	bne.w	830e4 <_malloc_r+0x134>
   8338a:	e02d      	b.n	833e8 <_malloc_r+0x438>
   8338c:	f104 0308 	add.w	r3, r4, #8
   83390:	6964      	ldr	r4, [r4, #20]
   83392:	42a3      	cmp	r3, r4
   83394:	bf08      	it	eq
   83396:	f10c 0c02 	addeq.w	ip, ip, #2
   8339a:	f43f ae67 	beq.w	8306c <_malloc_r+0xbc>
   8339e:	e623      	b.n	82fe8 <_malloc_r+0x38>
   833a0:	4419      	add	r1, r3
   833a2:	6848      	ldr	r0, [r1, #4]
   833a4:	461c      	mov	r4, r3
   833a6:	f854 2f08 	ldr.w	r2, [r4, #8]!
   833aa:	68db      	ldr	r3, [r3, #12]
   833ac:	f040 0501 	orr.w	r5, r0, #1
   833b0:	604d      	str	r5, [r1, #4]
   833b2:	4630      	mov	r0, r6
   833b4:	60d3      	str	r3, [r2, #12]
   833b6:	609a      	str	r2, [r3, #8]
   833b8:	f000 f9be 	bl	83738 <__malloc_unlock>
   833bc:	e624      	b.n	83008 <_malloc_r+0x58>
   833be:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   833c2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   833c6:	e63b      	b.n	83040 <_malloc_r+0x90>
   833c8:	098a      	lsrs	r2, r1, #6
   833ca:	3238      	adds	r2, #56	; 0x38
   833cc:	0050      	lsls	r0, r2, #1
   833ce:	e7a8      	b.n	83322 <_malloc_r+0x372>
   833d0:	42bc      	cmp	r4, r7
   833d2:	f43f af02 	beq.w	831da <_malloc_r+0x22a>
   833d6:	68bc      	ldr	r4, [r7, #8]
   833d8:	6862      	ldr	r2, [r4, #4]
   833da:	f022 0203 	bic.w	r2, r2, #3
   833de:	e761      	b.n	832a4 <_malloc_r+0x2f4>
   833e0:	f8d8 8000 	ldr.w	r8, [r8]
   833e4:	4598      	cmp	r8, r3
   833e6:	d17a      	bne.n	834de <_malloc_r+0x52e>
   833e8:	f01c 0f03 	tst.w	ip, #3
   833ec:	f1a8 0308 	sub.w	r3, r8, #8
   833f0:	f10c 3cff 	add.w	ip, ip, #4294967295
   833f4:	d1f4      	bne.n	833e0 <_malloc_r+0x430>
   833f6:	687b      	ldr	r3, [r7, #4]
   833f8:	ea23 0300 	bic.w	r3, r3, r0
   833fc:	607b      	str	r3, [r7, #4]
   833fe:	0040      	lsls	r0, r0, #1
   83400:	4298      	cmp	r0, r3
   83402:	f63f aebe 	bhi.w	83182 <_malloc_r+0x1d2>
   83406:	2800      	cmp	r0, #0
   83408:	f43f aebb 	beq.w	83182 <_malloc_r+0x1d2>
   8340c:	4203      	tst	r3, r0
   8340e:	46cc      	mov	ip, r9
   83410:	f47f ae64 	bne.w	830dc <_malloc_r+0x12c>
   83414:	0040      	lsls	r0, r0, #1
   83416:	4203      	tst	r3, r0
   83418:	f10c 0c04 	add.w	ip, ip, #4
   8341c:	d0fa      	beq.n	83414 <_malloc_r+0x464>
   8341e:	e65d      	b.n	830dc <_malloc_r+0x12c>
   83420:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83424:	d819      	bhi.n	8345a <_malloc_r+0x4aa>
   83426:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8342a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8342e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83432:	e605      	b.n	83040 <_malloc_r+0x90>
   83434:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83438:	e6ee      	b.n	83218 <_malloc_r+0x268>
   8343a:	2301      	movs	r3, #1
   8343c:	f8c8 3004 	str.w	r3, [r8, #4]
   83440:	4644      	mov	r4, r8
   83442:	2200      	movs	r2, #0
   83444:	e72e      	b.n	832a4 <_malloc_r+0x2f4>
   83446:	1092      	asrs	r2, r2, #2
   83448:	2001      	movs	r0, #1
   8344a:	4090      	lsls	r0, r2
   8344c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83450:	4619      	mov	r1, r3
   83452:	4302      	orrs	r2, r0
   83454:	f8c8 2004 	str.w	r2, [r8, #4]
   83458:	e775      	b.n	83346 <_malloc_r+0x396>
   8345a:	f240 5354 	movw	r3, #1364	; 0x554
   8345e:	459c      	cmp	ip, r3
   83460:	d81b      	bhi.n	8349a <_malloc_r+0x4ea>
   83462:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83466:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8346a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8346e:	e5e7      	b.n	83040 <_malloc_r+0x90>
   83470:	f10a 0a10 	add.w	sl, sl, #16
   83474:	e6a3      	b.n	831be <_malloc_r+0x20e>
   83476:	2b54      	cmp	r3, #84	; 0x54
   83478:	d81f      	bhi.n	834ba <_malloc_r+0x50a>
   8347a:	0b0a      	lsrs	r2, r1, #12
   8347c:	326e      	adds	r2, #110	; 0x6e
   8347e:	0050      	lsls	r0, r2, #1
   83480:	e74f      	b.n	83322 <_malloc_r+0x372>
   83482:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83486:	2900      	cmp	r1, #0
   83488:	f47f aeb1 	bne.w	831ee <_malloc_r+0x23e>
   8348c:	eb0a 0109 	add.w	r1, sl, r9
   83490:	68ba      	ldr	r2, [r7, #8]
   83492:	f041 0101 	orr.w	r1, r1, #1
   83496:	6051      	str	r1, [r2, #4]
   83498:	e6f6      	b.n	83288 <_malloc_r+0x2d8>
   8349a:	21fc      	movs	r1, #252	; 0xfc
   8349c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   834a0:	e5ce      	b.n	83040 <_malloc_r+0x90>
   834a2:	2201      	movs	r2, #1
   834a4:	f04f 0a00 	mov.w	sl, #0
   834a8:	e6cb      	b.n	83242 <_malloc_r+0x292>
   834aa:	f104 0108 	add.w	r1, r4, #8
   834ae:	4630      	mov	r0, r6
   834b0:	f7ff fa80 	bl	829b4 <_free_r>
   834b4:	f8da 3000 	ldr.w	r3, [sl]
   834b8:	e6e6      	b.n	83288 <_malloc_r+0x2d8>
   834ba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   834be:	d803      	bhi.n	834c8 <_malloc_r+0x518>
   834c0:	0bca      	lsrs	r2, r1, #15
   834c2:	3277      	adds	r2, #119	; 0x77
   834c4:	0050      	lsls	r0, r2, #1
   834c6:	e72c      	b.n	83322 <_malloc_r+0x372>
   834c8:	f240 5254 	movw	r2, #1364	; 0x554
   834cc:	4293      	cmp	r3, r2
   834ce:	d803      	bhi.n	834d8 <_malloc_r+0x528>
   834d0:	0c8a      	lsrs	r2, r1, #18
   834d2:	327c      	adds	r2, #124	; 0x7c
   834d4:	0050      	lsls	r0, r2, #1
   834d6:	e724      	b.n	83322 <_malloc_r+0x372>
   834d8:	20fc      	movs	r0, #252	; 0xfc
   834da:	227e      	movs	r2, #126	; 0x7e
   834dc:	e721      	b.n	83322 <_malloc_r+0x372>
   834de:	687b      	ldr	r3, [r7, #4]
   834e0:	e78d      	b.n	833fe <_malloc_r+0x44e>
   834e2:	bf00      	nop
   834e4:	20070598 	.word	0x20070598

000834e8 <memchr>:
   834e8:	0783      	lsls	r3, r0, #30
   834ea:	b470      	push	{r4, r5, r6}
   834ec:	b2c9      	uxtb	r1, r1
   834ee:	d040      	beq.n	83572 <memchr+0x8a>
   834f0:	1e54      	subs	r4, r2, #1
   834f2:	b32a      	cbz	r2, 83540 <memchr+0x58>
   834f4:	7803      	ldrb	r3, [r0, #0]
   834f6:	428b      	cmp	r3, r1
   834f8:	d023      	beq.n	83542 <memchr+0x5a>
   834fa:	1c43      	adds	r3, r0, #1
   834fc:	e004      	b.n	83508 <memchr+0x20>
   834fe:	b1fc      	cbz	r4, 83540 <memchr+0x58>
   83500:	7805      	ldrb	r5, [r0, #0]
   83502:	4614      	mov	r4, r2
   83504:	428d      	cmp	r5, r1
   83506:	d01c      	beq.n	83542 <memchr+0x5a>
   83508:	f013 0f03 	tst.w	r3, #3
   8350c:	4618      	mov	r0, r3
   8350e:	f104 32ff 	add.w	r2, r4, #4294967295
   83512:	f103 0301 	add.w	r3, r3, #1
   83516:	d1f2      	bne.n	834fe <memchr+0x16>
   83518:	2c03      	cmp	r4, #3
   8351a:	d814      	bhi.n	83546 <memchr+0x5e>
   8351c:	1e65      	subs	r5, r4, #1
   8351e:	b354      	cbz	r4, 83576 <memchr+0x8e>
   83520:	7803      	ldrb	r3, [r0, #0]
   83522:	428b      	cmp	r3, r1
   83524:	d00d      	beq.n	83542 <memchr+0x5a>
   83526:	1c42      	adds	r2, r0, #1
   83528:	2300      	movs	r3, #0
   8352a:	e002      	b.n	83532 <memchr+0x4a>
   8352c:	7804      	ldrb	r4, [r0, #0]
   8352e:	428c      	cmp	r4, r1
   83530:	d007      	beq.n	83542 <memchr+0x5a>
   83532:	42ab      	cmp	r3, r5
   83534:	4610      	mov	r0, r2
   83536:	f103 0301 	add.w	r3, r3, #1
   8353a:	f102 0201 	add.w	r2, r2, #1
   8353e:	d1f5      	bne.n	8352c <memchr+0x44>
   83540:	2000      	movs	r0, #0
   83542:	bc70      	pop	{r4, r5, r6}
   83544:	4770      	bx	lr
   83546:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   8354a:	4603      	mov	r3, r0
   8354c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83550:	681a      	ldr	r2, [r3, #0]
   83552:	4618      	mov	r0, r3
   83554:	4072      	eors	r2, r6
   83556:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   8355a:	ea25 0202 	bic.w	r2, r5, r2
   8355e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83562:	f103 0304 	add.w	r3, r3, #4
   83566:	d1d9      	bne.n	8351c <memchr+0x34>
   83568:	3c04      	subs	r4, #4
   8356a:	2c03      	cmp	r4, #3
   8356c:	4618      	mov	r0, r3
   8356e:	d8ef      	bhi.n	83550 <memchr+0x68>
   83570:	e7d4      	b.n	8351c <memchr+0x34>
   83572:	4614      	mov	r4, r2
   83574:	e7d0      	b.n	83518 <memchr+0x30>
   83576:	4620      	mov	r0, r4
   83578:	e7e3      	b.n	83542 <memchr+0x5a>
   8357a:	bf00      	nop

0008357c <memcpy>:
   8357c:	4684      	mov	ip, r0
   8357e:	ea41 0300 	orr.w	r3, r1, r0
   83582:	f013 0303 	ands.w	r3, r3, #3
   83586:	d149      	bne.n	8361c <memcpy+0xa0>
   83588:	3a40      	subs	r2, #64	; 0x40
   8358a:	d323      	bcc.n	835d4 <memcpy+0x58>
   8358c:	680b      	ldr	r3, [r1, #0]
   8358e:	6003      	str	r3, [r0, #0]
   83590:	684b      	ldr	r3, [r1, #4]
   83592:	6043      	str	r3, [r0, #4]
   83594:	688b      	ldr	r3, [r1, #8]
   83596:	6083      	str	r3, [r0, #8]
   83598:	68cb      	ldr	r3, [r1, #12]
   8359a:	60c3      	str	r3, [r0, #12]
   8359c:	690b      	ldr	r3, [r1, #16]
   8359e:	6103      	str	r3, [r0, #16]
   835a0:	694b      	ldr	r3, [r1, #20]
   835a2:	6143      	str	r3, [r0, #20]
   835a4:	698b      	ldr	r3, [r1, #24]
   835a6:	6183      	str	r3, [r0, #24]
   835a8:	69cb      	ldr	r3, [r1, #28]
   835aa:	61c3      	str	r3, [r0, #28]
   835ac:	6a0b      	ldr	r3, [r1, #32]
   835ae:	6203      	str	r3, [r0, #32]
   835b0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   835b2:	6243      	str	r3, [r0, #36]	; 0x24
   835b4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   835b6:	6283      	str	r3, [r0, #40]	; 0x28
   835b8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   835ba:	62c3      	str	r3, [r0, #44]	; 0x2c
   835bc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   835be:	6303      	str	r3, [r0, #48]	; 0x30
   835c0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   835c2:	6343      	str	r3, [r0, #52]	; 0x34
   835c4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   835c6:	6383      	str	r3, [r0, #56]	; 0x38
   835c8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   835ca:	63c3      	str	r3, [r0, #60]	; 0x3c
   835cc:	3040      	adds	r0, #64	; 0x40
   835ce:	3140      	adds	r1, #64	; 0x40
   835d0:	3a40      	subs	r2, #64	; 0x40
   835d2:	d2db      	bcs.n	8358c <memcpy+0x10>
   835d4:	3230      	adds	r2, #48	; 0x30
   835d6:	d30b      	bcc.n	835f0 <memcpy+0x74>
   835d8:	680b      	ldr	r3, [r1, #0]
   835da:	6003      	str	r3, [r0, #0]
   835dc:	684b      	ldr	r3, [r1, #4]
   835de:	6043      	str	r3, [r0, #4]
   835e0:	688b      	ldr	r3, [r1, #8]
   835e2:	6083      	str	r3, [r0, #8]
   835e4:	68cb      	ldr	r3, [r1, #12]
   835e6:	60c3      	str	r3, [r0, #12]
   835e8:	3010      	adds	r0, #16
   835ea:	3110      	adds	r1, #16
   835ec:	3a10      	subs	r2, #16
   835ee:	d2f3      	bcs.n	835d8 <memcpy+0x5c>
   835f0:	320c      	adds	r2, #12
   835f2:	d305      	bcc.n	83600 <memcpy+0x84>
   835f4:	f851 3b04 	ldr.w	r3, [r1], #4
   835f8:	f840 3b04 	str.w	r3, [r0], #4
   835fc:	3a04      	subs	r2, #4
   835fe:	d2f9      	bcs.n	835f4 <memcpy+0x78>
   83600:	3204      	adds	r2, #4
   83602:	d008      	beq.n	83616 <memcpy+0x9a>
   83604:	07d2      	lsls	r2, r2, #31
   83606:	bf1c      	itt	ne
   83608:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8360c:	f800 3b01 	strbne.w	r3, [r0], #1
   83610:	d301      	bcc.n	83616 <memcpy+0x9a>
   83612:	880b      	ldrh	r3, [r1, #0]
   83614:	8003      	strh	r3, [r0, #0]
   83616:	4660      	mov	r0, ip
   83618:	4770      	bx	lr
   8361a:	bf00      	nop
   8361c:	2a08      	cmp	r2, #8
   8361e:	d313      	bcc.n	83648 <memcpy+0xcc>
   83620:	078b      	lsls	r3, r1, #30
   83622:	d0b1      	beq.n	83588 <memcpy+0xc>
   83624:	f010 0303 	ands.w	r3, r0, #3
   83628:	d0ae      	beq.n	83588 <memcpy+0xc>
   8362a:	f1c3 0304 	rsb	r3, r3, #4
   8362e:	1ad2      	subs	r2, r2, r3
   83630:	07db      	lsls	r3, r3, #31
   83632:	bf1c      	itt	ne
   83634:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83638:	f800 3b01 	strbne.w	r3, [r0], #1
   8363c:	d3a4      	bcc.n	83588 <memcpy+0xc>
   8363e:	f831 3b02 	ldrh.w	r3, [r1], #2
   83642:	f820 3b02 	strh.w	r3, [r0], #2
   83646:	e79f      	b.n	83588 <memcpy+0xc>
   83648:	3a04      	subs	r2, #4
   8364a:	d3d9      	bcc.n	83600 <memcpy+0x84>
   8364c:	3a01      	subs	r2, #1
   8364e:	f811 3b01 	ldrb.w	r3, [r1], #1
   83652:	f800 3b01 	strb.w	r3, [r0], #1
   83656:	d2f9      	bcs.n	8364c <memcpy+0xd0>
   83658:	780b      	ldrb	r3, [r1, #0]
   8365a:	7003      	strb	r3, [r0, #0]
   8365c:	784b      	ldrb	r3, [r1, #1]
   8365e:	7043      	strb	r3, [r0, #1]
   83660:	788b      	ldrb	r3, [r1, #2]
   83662:	7083      	strb	r3, [r0, #2]
   83664:	4660      	mov	r0, ip
   83666:	4770      	bx	lr

00083668 <memmove>:
   83668:	4288      	cmp	r0, r1
   8366a:	b4f0      	push	{r4, r5, r6, r7}
   8366c:	d910      	bls.n	83690 <memmove+0x28>
   8366e:	188c      	adds	r4, r1, r2
   83670:	42a0      	cmp	r0, r4
   83672:	d20d      	bcs.n	83690 <memmove+0x28>
   83674:	1885      	adds	r5, r0, r2
   83676:	1e53      	subs	r3, r2, #1
   83678:	b142      	cbz	r2, 8368c <memmove+0x24>
   8367a:	4621      	mov	r1, r4
   8367c:	462a      	mov	r2, r5
   8367e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83682:	3b01      	subs	r3, #1
   83684:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83688:	1c5c      	adds	r4, r3, #1
   8368a:	d1f8      	bne.n	8367e <memmove+0x16>
   8368c:	bcf0      	pop	{r4, r5, r6, r7}
   8368e:	4770      	bx	lr
   83690:	2a0f      	cmp	r2, #15
   83692:	d944      	bls.n	8371e <memmove+0xb6>
   83694:	ea40 0301 	orr.w	r3, r0, r1
   83698:	079b      	lsls	r3, r3, #30
   8369a:	d144      	bne.n	83726 <memmove+0xbe>
   8369c:	f1a2 0710 	sub.w	r7, r2, #16
   836a0:	093f      	lsrs	r7, r7, #4
   836a2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   836a6:	3610      	adds	r6, #16
   836a8:	460c      	mov	r4, r1
   836aa:	4603      	mov	r3, r0
   836ac:	6825      	ldr	r5, [r4, #0]
   836ae:	3310      	adds	r3, #16
   836b0:	f843 5c10 	str.w	r5, [r3, #-16]
   836b4:	6865      	ldr	r5, [r4, #4]
   836b6:	3410      	adds	r4, #16
   836b8:	f843 5c0c 	str.w	r5, [r3, #-12]
   836bc:	f854 5c08 	ldr.w	r5, [r4, #-8]
   836c0:	f843 5c08 	str.w	r5, [r3, #-8]
   836c4:	f854 5c04 	ldr.w	r5, [r4, #-4]
   836c8:	f843 5c04 	str.w	r5, [r3, #-4]
   836cc:	42b3      	cmp	r3, r6
   836ce:	d1ed      	bne.n	836ac <memmove+0x44>
   836d0:	1c7b      	adds	r3, r7, #1
   836d2:	f002 0c0f 	and.w	ip, r2, #15
   836d6:	011b      	lsls	r3, r3, #4
   836d8:	f1bc 0f03 	cmp.w	ip, #3
   836dc:	4419      	add	r1, r3
   836de:	4403      	add	r3, r0
   836e0:	d923      	bls.n	8372a <memmove+0xc2>
   836e2:	460e      	mov	r6, r1
   836e4:	461d      	mov	r5, r3
   836e6:	4664      	mov	r4, ip
   836e8:	f856 7b04 	ldr.w	r7, [r6], #4
   836ec:	3c04      	subs	r4, #4
   836ee:	2c03      	cmp	r4, #3
   836f0:	f845 7b04 	str.w	r7, [r5], #4
   836f4:	d8f8      	bhi.n	836e8 <memmove+0x80>
   836f6:	f1ac 0404 	sub.w	r4, ip, #4
   836fa:	f024 0403 	bic.w	r4, r4, #3
   836fe:	3404      	adds	r4, #4
   83700:	f002 0203 	and.w	r2, r2, #3
   83704:	4423      	add	r3, r4
   83706:	4421      	add	r1, r4
   83708:	2a00      	cmp	r2, #0
   8370a:	d0bf      	beq.n	8368c <memmove+0x24>
   8370c:	441a      	add	r2, r3
   8370e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83712:	f803 4b01 	strb.w	r4, [r3], #1
   83716:	4293      	cmp	r3, r2
   83718:	d1f9      	bne.n	8370e <memmove+0xa6>
   8371a:	bcf0      	pop	{r4, r5, r6, r7}
   8371c:	4770      	bx	lr
   8371e:	4603      	mov	r3, r0
   83720:	2a00      	cmp	r2, #0
   83722:	d1f3      	bne.n	8370c <memmove+0xa4>
   83724:	e7b2      	b.n	8368c <memmove+0x24>
   83726:	4603      	mov	r3, r0
   83728:	e7f0      	b.n	8370c <memmove+0xa4>
   8372a:	4662      	mov	r2, ip
   8372c:	2a00      	cmp	r2, #0
   8372e:	d1ed      	bne.n	8370c <memmove+0xa4>
   83730:	e7ac      	b.n	8368c <memmove+0x24>
   83732:	bf00      	nop

00083734 <__malloc_lock>:
   83734:	4770      	bx	lr
   83736:	bf00      	nop

00083738 <__malloc_unlock>:
   83738:	4770      	bx	lr
   8373a:	bf00      	nop

0008373c <_realloc_r>:
   8373c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83740:	460c      	mov	r4, r1
   83742:	b083      	sub	sp, #12
   83744:	4690      	mov	r8, r2
   83746:	4681      	mov	r9, r0
   83748:	2900      	cmp	r1, #0
   8374a:	f000 80ba 	beq.w	838c2 <_realloc_r+0x186>
   8374e:	f7ff fff1 	bl	83734 <__malloc_lock>
   83752:	f108 060b 	add.w	r6, r8, #11
   83756:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8375a:	2e16      	cmp	r6, #22
   8375c:	f023 0503 	bic.w	r5, r3, #3
   83760:	f1a4 0708 	sub.w	r7, r4, #8
   83764:	d84b      	bhi.n	837fe <_realloc_r+0xc2>
   83766:	2110      	movs	r1, #16
   83768:	460e      	mov	r6, r1
   8376a:	45b0      	cmp	r8, r6
   8376c:	d84c      	bhi.n	83808 <_realloc_r+0xcc>
   8376e:	428d      	cmp	r5, r1
   83770:	da51      	bge.n	83816 <_realloc_r+0xda>
   83772:	f8df b384 	ldr.w	fp, [pc, #900]	; 83af8 <_realloc_r+0x3bc>
   83776:	1978      	adds	r0, r7, r5
   83778:	f8db e008 	ldr.w	lr, [fp, #8]
   8377c:	4586      	cmp	lr, r0
   8377e:	f000 80a6 	beq.w	838ce <_realloc_r+0x192>
   83782:	6842      	ldr	r2, [r0, #4]
   83784:	f022 0c01 	bic.w	ip, r2, #1
   83788:	4484      	add	ip, r0
   8378a:	f8dc c004 	ldr.w	ip, [ip, #4]
   8378e:	f01c 0f01 	tst.w	ip, #1
   83792:	d054      	beq.n	8383e <_realloc_r+0x102>
   83794:	2200      	movs	r2, #0
   83796:	4610      	mov	r0, r2
   83798:	07db      	lsls	r3, r3, #31
   8379a:	d46f      	bmi.n	8387c <_realloc_r+0x140>
   8379c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   837a0:	ebc3 0a07 	rsb	sl, r3, r7
   837a4:	f8da 3004 	ldr.w	r3, [sl, #4]
   837a8:	f023 0303 	bic.w	r3, r3, #3
   837ac:	442b      	add	r3, r5
   837ae:	2800      	cmp	r0, #0
   837b0:	d062      	beq.n	83878 <_realloc_r+0x13c>
   837b2:	4570      	cmp	r0, lr
   837b4:	f000 80e9 	beq.w	8398a <_realloc_r+0x24e>
   837b8:	eb02 0e03 	add.w	lr, r2, r3
   837bc:	458e      	cmp	lr, r1
   837be:	db5b      	blt.n	83878 <_realloc_r+0x13c>
   837c0:	68c3      	ldr	r3, [r0, #12]
   837c2:	6882      	ldr	r2, [r0, #8]
   837c4:	46d0      	mov	r8, sl
   837c6:	60d3      	str	r3, [r2, #12]
   837c8:	609a      	str	r2, [r3, #8]
   837ca:	f858 1f08 	ldr.w	r1, [r8, #8]!
   837ce:	f8da 300c 	ldr.w	r3, [sl, #12]
   837d2:	1f2a      	subs	r2, r5, #4
   837d4:	2a24      	cmp	r2, #36	; 0x24
   837d6:	60cb      	str	r3, [r1, #12]
   837d8:	6099      	str	r1, [r3, #8]
   837da:	f200 8123 	bhi.w	83a24 <_realloc_r+0x2e8>
   837de:	2a13      	cmp	r2, #19
   837e0:	f240 80b0 	bls.w	83944 <_realloc_r+0x208>
   837e4:	6823      	ldr	r3, [r4, #0]
   837e6:	2a1b      	cmp	r2, #27
   837e8:	f8ca 3008 	str.w	r3, [sl, #8]
   837ec:	6863      	ldr	r3, [r4, #4]
   837ee:	f8ca 300c 	str.w	r3, [sl, #12]
   837f2:	f200 812b 	bhi.w	83a4c <_realloc_r+0x310>
   837f6:	3408      	adds	r4, #8
   837f8:	f10a 0310 	add.w	r3, sl, #16
   837fc:	e0a3      	b.n	83946 <_realloc_r+0x20a>
   837fe:	f026 0607 	bic.w	r6, r6, #7
   83802:	2e00      	cmp	r6, #0
   83804:	4631      	mov	r1, r6
   83806:	dab0      	bge.n	8376a <_realloc_r+0x2e>
   83808:	230c      	movs	r3, #12
   8380a:	2000      	movs	r0, #0
   8380c:	f8c9 3000 	str.w	r3, [r9]
   83810:	b003      	add	sp, #12
   83812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83816:	46a0      	mov	r8, r4
   83818:	1baa      	subs	r2, r5, r6
   8381a:	2a0f      	cmp	r2, #15
   8381c:	f003 0301 	and.w	r3, r3, #1
   83820:	d81a      	bhi.n	83858 <_realloc_r+0x11c>
   83822:	432b      	orrs	r3, r5
   83824:	607b      	str	r3, [r7, #4]
   83826:	443d      	add	r5, r7
   83828:	686b      	ldr	r3, [r5, #4]
   8382a:	f043 0301 	orr.w	r3, r3, #1
   8382e:	606b      	str	r3, [r5, #4]
   83830:	4648      	mov	r0, r9
   83832:	f7ff ff81 	bl	83738 <__malloc_unlock>
   83836:	4640      	mov	r0, r8
   83838:	b003      	add	sp, #12
   8383a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8383e:	f022 0203 	bic.w	r2, r2, #3
   83842:	eb02 0c05 	add.w	ip, r2, r5
   83846:	458c      	cmp	ip, r1
   83848:	dba6      	blt.n	83798 <_realloc_r+0x5c>
   8384a:	68c2      	ldr	r2, [r0, #12]
   8384c:	6881      	ldr	r1, [r0, #8]
   8384e:	46a0      	mov	r8, r4
   83850:	60ca      	str	r2, [r1, #12]
   83852:	4665      	mov	r5, ip
   83854:	6091      	str	r1, [r2, #8]
   83856:	e7df      	b.n	83818 <_realloc_r+0xdc>
   83858:	19b9      	adds	r1, r7, r6
   8385a:	4333      	orrs	r3, r6
   8385c:	f042 0001 	orr.w	r0, r2, #1
   83860:	607b      	str	r3, [r7, #4]
   83862:	440a      	add	r2, r1
   83864:	6048      	str	r0, [r1, #4]
   83866:	6853      	ldr	r3, [r2, #4]
   83868:	3108      	adds	r1, #8
   8386a:	f043 0301 	orr.w	r3, r3, #1
   8386e:	6053      	str	r3, [r2, #4]
   83870:	4648      	mov	r0, r9
   83872:	f7ff f89f 	bl	829b4 <_free_r>
   83876:	e7db      	b.n	83830 <_realloc_r+0xf4>
   83878:	428b      	cmp	r3, r1
   8387a:	da33      	bge.n	838e4 <_realloc_r+0x1a8>
   8387c:	4641      	mov	r1, r8
   8387e:	4648      	mov	r0, r9
   83880:	f7ff fb96 	bl	82fb0 <_malloc_r>
   83884:	4680      	mov	r8, r0
   83886:	2800      	cmp	r0, #0
   83888:	d0d2      	beq.n	83830 <_realloc_r+0xf4>
   8388a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8388e:	f1a0 0108 	sub.w	r1, r0, #8
   83892:	f023 0201 	bic.w	r2, r3, #1
   83896:	443a      	add	r2, r7
   83898:	4291      	cmp	r1, r2
   8389a:	f000 80bc 	beq.w	83a16 <_realloc_r+0x2da>
   8389e:	1f2a      	subs	r2, r5, #4
   838a0:	2a24      	cmp	r2, #36	; 0x24
   838a2:	d86e      	bhi.n	83982 <_realloc_r+0x246>
   838a4:	2a13      	cmp	r2, #19
   838a6:	d842      	bhi.n	8392e <_realloc_r+0x1f2>
   838a8:	4603      	mov	r3, r0
   838aa:	4622      	mov	r2, r4
   838ac:	6811      	ldr	r1, [r2, #0]
   838ae:	6019      	str	r1, [r3, #0]
   838b0:	6851      	ldr	r1, [r2, #4]
   838b2:	6059      	str	r1, [r3, #4]
   838b4:	6892      	ldr	r2, [r2, #8]
   838b6:	609a      	str	r2, [r3, #8]
   838b8:	4621      	mov	r1, r4
   838ba:	4648      	mov	r0, r9
   838bc:	f7ff f87a 	bl	829b4 <_free_r>
   838c0:	e7b6      	b.n	83830 <_realloc_r+0xf4>
   838c2:	4611      	mov	r1, r2
   838c4:	b003      	add	sp, #12
   838c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   838ca:	f7ff bb71 	b.w	82fb0 <_malloc_r>
   838ce:	f8de 2004 	ldr.w	r2, [lr, #4]
   838d2:	f106 0c10 	add.w	ip, r6, #16
   838d6:	f022 0203 	bic.w	r2, r2, #3
   838da:	1950      	adds	r0, r2, r5
   838dc:	4560      	cmp	r0, ip
   838de:	da3d      	bge.n	8395c <_realloc_r+0x220>
   838e0:	4670      	mov	r0, lr
   838e2:	e759      	b.n	83798 <_realloc_r+0x5c>
   838e4:	46d0      	mov	r8, sl
   838e6:	f858 0f08 	ldr.w	r0, [r8, #8]!
   838ea:	f8da 100c 	ldr.w	r1, [sl, #12]
   838ee:	1f2a      	subs	r2, r5, #4
   838f0:	2a24      	cmp	r2, #36	; 0x24
   838f2:	60c1      	str	r1, [r0, #12]
   838f4:	6088      	str	r0, [r1, #8]
   838f6:	f200 80a0 	bhi.w	83a3a <_realloc_r+0x2fe>
   838fa:	2a13      	cmp	r2, #19
   838fc:	f240 809b 	bls.w	83a36 <_realloc_r+0x2fa>
   83900:	6821      	ldr	r1, [r4, #0]
   83902:	2a1b      	cmp	r2, #27
   83904:	f8ca 1008 	str.w	r1, [sl, #8]
   83908:	6861      	ldr	r1, [r4, #4]
   8390a:	f8ca 100c 	str.w	r1, [sl, #12]
   8390e:	f200 80b2 	bhi.w	83a76 <_realloc_r+0x33a>
   83912:	3408      	adds	r4, #8
   83914:	f10a 0210 	add.w	r2, sl, #16
   83918:	6821      	ldr	r1, [r4, #0]
   8391a:	461d      	mov	r5, r3
   8391c:	6011      	str	r1, [r2, #0]
   8391e:	6861      	ldr	r1, [r4, #4]
   83920:	4657      	mov	r7, sl
   83922:	6051      	str	r1, [r2, #4]
   83924:	68a3      	ldr	r3, [r4, #8]
   83926:	6093      	str	r3, [r2, #8]
   83928:	f8da 3004 	ldr.w	r3, [sl, #4]
   8392c:	e774      	b.n	83818 <_realloc_r+0xdc>
   8392e:	6823      	ldr	r3, [r4, #0]
   83930:	2a1b      	cmp	r2, #27
   83932:	6003      	str	r3, [r0, #0]
   83934:	6863      	ldr	r3, [r4, #4]
   83936:	6043      	str	r3, [r0, #4]
   83938:	d862      	bhi.n	83a00 <_realloc_r+0x2c4>
   8393a:	f100 0308 	add.w	r3, r0, #8
   8393e:	f104 0208 	add.w	r2, r4, #8
   83942:	e7b3      	b.n	838ac <_realloc_r+0x170>
   83944:	4643      	mov	r3, r8
   83946:	6822      	ldr	r2, [r4, #0]
   83948:	4675      	mov	r5, lr
   8394a:	601a      	str	r2, [r3, #0]
   8394c:	6862      	ldr	r2, [r4, #4]
   8394e:	4657      	mov	r7, sl
   83950:	605a      	str	r2, [r3, #4]
   83952:	68a2      	ldr	r2, [r4, #8]
   83954:	609a      	str	r2, [r3, #8]
   83956:	f8da 3004 	ldr.w	r3, [sl, #4]
   8395a:	e75d      	b.n	83818 <_realloc_r+0xdc>
   8395c:	1b83      	subs	r3, r0, r6
   8395e:	4437      	add	r7, r6
   83960:	f043 0301 	orr.w	r3, r3, #1
   83964:	f8cb 7008 	str.w	r7, [fp, #8]
   83968:	607b      	str	r3, [r7, #4]
   8396a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8396e:	4648      	mov	r0, r9
   83970:	f003 0301 	and.w	r3, r3, #1
   83974:	431e      	orrs	r6, r3
   83976:	f844 6c04 	str.w	r6, [r4, #-4]
   8397a:	f7ff fedd 	bl	83738 <__malloc_unlock>
   8397e:	4620      	mov	r0, r4
   83980:	e75a      	b.n	83838 <_realloc_r+0xfc>
   83982:	4621      	mov	r1, r4
   83984:	f7ff fe70 	bl	83668 <memmove>
   83988:	e796      	b.n	838b8 <_realloc_r+0x17c>
   8398a:	eb02 0c03 	add.w	ip, r2, r3
   8398e:	f106 0210 	add.w	r2, r6, #16
   83992:	4594      	cmp	ip, r2
   83994:	f6ff af70 	blt.w	83878 <_realloc_r+0x13c>
   83998:	4657      	mov	r7, sl
   8399a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8399e:	f8da 300c 	ldr.w	r3, [sl, #12]
   839a2:	1f2a      	subs	r2, r5, #4
   839a4:	2a24      	cmp	r2, #36	; 0x24
   839a6:	60cb      	str	r3, [r1, #12]
   839a8:	6099      	str	r1, [r3, #8]
   839aa:	f200 8086 	bhi.w	83aba <_realloc_r+0x37e>
   839ae:	2a13      	cmp	r2, #19
   839b0:	d977      	bls.n	83aa2 <_realloc_r+0x366>
   839b2:	6823      	ldr	r3, [r4, #0]
   839b4:	2a1b      	cmp	r2, #27
   839b6:	f8ca 3008 	str.w	r3, [sl, #8]
   839ba:	6863      	ldr	r3, [r4, #4]
   839bc:	f8ca 300c 	str.w	r3, [sl, #12]
   839c0:	f200 8084 	bhi.w	83acc <_realloc_r+0x390>
   839c4:	3408      	adds	r4, #8
   839c6:	f10a 0310 	add.w	r3, sl, #16
   839ca:	6822      	ldr	r2, [r4, #0]
   839cc:	601a      	str	r2, [r3, #0]
   839ce:	6862      	ldr	r2, [r4, #4]
   839d0:	605a      	str	r2, [r3, #4]
   839d2:	68a2      	ldr	r2, [r4, #8]
   839d4:	609a      	str	r2, [r3, #8]
   839d6:	ebc6 020c 	rsb	r2, r6, ip
   839da:	eb0a 0306 	add.w	r3, sl, r6
   839de:	f042 0201 	orr.w	r2, r2, #1
   839e2:	f8cb 3008 	str.w	r3, [fp, #8]
   839e6:	605a      	str	r2, [r3, #4]
   839e8:	f8da 3004 	ldr.w	r3, [sl, #4]
   839ec:	4648      	mov	r0, r9
   839ee:	f003 0301 	and.w	r3, r3, #1
   839f2:	431e      	orrs	r6, r3
   839f4:	f8ca 6004 	str.w	r6, [sl, #4]
   839f8:	f7ff fe9e 	bl	83738 <__malloc_unlock>
   839fc:	4638      	mov	r0, r7
   839fe:	e71b      	b.n	83838 <_realloc_r+0xfc>
   83a00:	68a3      	ldr	r3, [r4, #8]
   83a02:	2a24      	cmp	r2, #36	; 0x24
   83a04:	6083      	str	r3, [r0, #8]
   83a06:	68e3      	ldr	r3, [r4, #12]
   83a08:	60c3      	str	r3, [r0, #12]
   83a0a:	d02b      	beq.n	83a64 <_realloc_r+0x328>
   83a0c:	f100 0310 	add.w	r3, r0, #16
   83a10:	f104 0210 	add.w	r2, r4, #16
   83a14:	e74a      	b.n	838ac <_realloc_r+0x170>
   83a16:	f850 2c04 	ldr.w	r2, [r0, #-4]
   83a1a:	46a0      	mov	r8, r4
   83a1c:	f022 0203 	bic.w	r2, r2, #3
   83a20:	4415      	add	r5, r2
   83a22:	e6f9      	b.n	83818 <_realloc_r+0xdc>
   83a24:	4621      	mov	r1, r4
   83a26:	4640      	mov	r0, r8
   83a28:	4675      	mov	r5, lr
   83a2a:	4657      	mov	r7, sl
   83a2c:	f7ff fe1c 	bl	83668 <memmove>
   83a30:	f8da 3004 	ldr.w	r3, [sl, #4]
   83a34:	e6f0      	b.n	83818 <_realloc_r+0xdc>
   83a36:	4642      	mov	r2, r8
   83a38:	e76e      	b.n	83918 <_realloc_r+0x1dc>
   83a3a:	4621      	mov	r1, r4
   83a3c:	4640      	mov	r0, r8
   83a3e:	461d      	mov	r5, r3
   83a40:	4657      	mov	r7, sl
   83a42:	f7ff fe11 	bl	83668 <memmove>
   83a46:	f8da 3004 	ldr.w	r3, [sl, #4]
   83a4a:	e6e5      	b.n	83818 <_realloc_r+0xdc>
   83a4c:	68a3      	ldr	r3, [r4, #8]
   83a4e:	2a24      	cmp	r2, #36	; 0x24
   83a50:	f8ca 3010 	str.w	r3, [sl, #16]
   83a54:	68e3      	ldr	r3, [r4, #12]
   83a56:	f8ca 3014 	str.w	r3, [sl, #20]
   83a5a:	d018      	beq.n	83a8e <_realloc_r+0x352>
   83a5c:	3410      	adds	r4, #16
   83a5e:	f10a 0318 	add.w	r3, sl, #24
   83a62:	e770      	b.n	83946 <_realloc_r+0x20a>
   83a64:	6922      	ldr	r2, [r4, #16]
   83a66:	f100 0318 	add.w	r3, r0, #24
   83a6a:	6102      	str	r2, [r0, #16]
   83a6c:	6961      	ldr	r1, [r4, #20]
   83a6e:	f104 0218 	add.w	r2, r4, #24
   83a72:	6141      	str	r1, [r0, #20]
   83a74:	e71a      	b.n	838ac <_realloc_r+0x170>
   83a76:	68a1      	ldr	r1, [r4, #8]
   83a78:	2a24      	cmp	r2, #36	; 0x24
   83a7a:	f8ca 1010 	str.w	r1, [sl, #16]
   83a7e:	68e1      	ldr	r1, [r4, #12]
   83a80:	f8ca 1014 	str.w	r1, [sl, #20]
   83a84:	d00f      	beq.n	83aa6 <_realloc_r+0x36a>
   83a86:	3410      	adds	r4, #16
   83a88:	f10a 0218 	add.w	r2, sl, #24
   83a8c:	e744      	b.n	83918 <_realloc_r+0x1dc>
   83a8e:	6922      	ldr	r2, [r4, #16]
   83a90:	f10a 0320 	add.w	r3, sl, #32
   83a94:	f8ca 2018 	str.w	r2, [sl, #24]
   83a98:	6962      	ldr	r2, [r4, #20]
   83a9a:	3418      	adds	r4, #24
   83a9c:	f8ca 201c 	str.w	r2, [sl, #28]
   83aa0:	e751      	b.n	83946 <_realloc_r+0x20a>
   83aa2:	463b      	mov	r3, r7
   83aa4:	e791      	b.n	839ca <_realloc_r+0x28e>
   83aa6:	6921      	ldr	r1, [r4, #16]
   83aa8:	f10a 0220 	add.w	r2, sl, #32
   83aac:	f8ca 1018 	str.w	r1, [sl, #24]
   83ab0:	6961      	ldr	r1, [r4, #20]
   83ab2:	3418      	adds	r4, #24
   83ab4:	f8ca 101c 	str.w	r1, [sl, #28]
   83ab8:	e72e      	b.n	83918 <_realloc_r+0x1dc>
   83aba:	4621      	mov	r1, r4
   83abc:	4638      	mov	r0, r7
   83abe:	f8cd c004 	str.w	ip, [sp, #4]
   83ac2:	f7ff fdd1 	bl	83668 <memmove>
   83ac6:	f8dd c004 	ldr.w	ip, [sp, #4]
   83aca:	e784      	b.n	839d6 <_realloc_r+0x29a>
   83acc:	68a3      	ldr	r3, [r4, #8]
   83ace:	2a24      	cmp	r2, #36	; 0x24
   83ad0:	f8ca 3010 	str.w	r3, [sl, #16]
   83ad4:	68e3      	ldr	r3, [r4, #12]
   83ad6:	f8ca 3014 	str.w	r3, [sl, #20]
   83ada:	d003      	beq.n	83ae4 <_realloc_r+0x3a8>
   83adc:	3410      	adds	r4, #16
   83ade:	f10a 0318 	add.w	r3, sl, #24
   83ae2:	e772      	b.n	839ca <_realloc_r+0x28e>
   83ae4:	6922      	ldr	r2, [r4, #16]
   83ae6:	f10a 0320 	add.w	r3, sl, #32
   83aea:	f8ca 2018 	str.w	r2, [sl, #24]
   83aee:	6962      	ldr	r2, [r4, #20]
   83af0:	3418      	adds	r4, #24
   83af2:	f8ca 201c 	str.w	r2, [sl, #28]
   83af6:	e768      	b.n	839ca <_realloc_r+0x28e>
   83af8:	20070598 	.word	0x20070598

00083afc <_sbrk_r>:
   83afc:	b538      	push	{r3, r4, r5, lr}
   83afe:	4c07      	ldr	r4, [pc, #28]	; (83b1c <_sbrk_r+0x20>)
   83b00:	2300      	movs	r3, #0
   83b02:	4605      	mov	r5, r0
   83b04:	4608      	mov	r0, r1
   83b06:	6023      	str	r3, [r4, #0]
   83b08:	f7fd f8b2 	bl	80c70 <_sbrk>
   83b0c:	1c43      	adds	r3, r0, #1
   83b0e:	d000      	beq.n	83b12 <_sbrk_r+0x16>
   83b10:	bd38      	pop	{r3, r4, r5, pc}
   83b12:	6823      	ldr	r3, [r4, #0]
   83b14:	2b00      	cmp	r3, #0
   83b16:	d0fb      	beq.n	83b10 <_sbrk_r+0x14>
   83b18:	602b      	str	r3, [r5, #0]
   83b1a:	bd38      	pop	{r3, r4, r5, pc}
   83b1c:	20070b28 	.word	0x20070b28

00083b20 <__sread>:
   83b20:	b510      	push	{r4, lr}
   83b22:	460c      	mov	r4, r1
   83b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83b28:	f000 f9f2 	bl	83f10 <_read_r>
   83b2c:	2800      	cmp	r0, #0
   83b2e:	db03      	blt.n	83b38 <__sread+0x18>
   83b30:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83b32:	4403      	add	r3, r0
   83b34:	6523      	str	r3, [r4, #80]	; 0x50
   83b36:	bd10      	pop	{r4, pc}
   83b38:	89a3      	ldrh	r3, [r4, #12]
   83b3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83b3e:	81a3      	strh	r3, [r4, #12]
   83b40:	bd10      	pop	{r4, pc}
   83b42:	bf00      	nop

00083b44 <__swrite>:
   83b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83b48:	460c      	mov	r4, r1
   83b4a:	8989      	ldrh	r1, [r1, #12]
   83b4c:	461d      	mov	r5, r3
   83b4e:	05cb      	lsls	r3, r1, #23
   83b50:	4616      	mov	r6, r2
   83b52:	4607      	mov	r7, r0
   83b54:	d506      	bpl.n	83b64 <__swrite+0x20>
   83b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83b5a:	2200      	movs	r2, #0
   83b5c:	2302      	movs	r3, #2
   83b5e:	f000 f9c3 	bl	83ee8 <_lseek_r>
   83b62:	89a1      	ldrh	r1, [r4, #12]
   83b64:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83b68:	81a1      	strh	r1, [r4, #12]
   83b6a:	4638      	mov	r0, r7
   83b6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83b70:	4632      	mov	r2, r6
   83b72:	462b      	mov	r3, r5
   83b74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83b78:	f000 b8ce 	b.w	83d18 <_write_r>

00083b7c <__sseek>:
   83b7c:	b510      	push	{r4, lr}
   83b7e:	460c      	mov	r4, r1
   83b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83b84:	f000 f9b0 	bl	83ee8 <_lseek_r>
   83b88:	89a3      	ldrh	r3, [r4, #12]
   83b8a:	1c42      	adds	r2, r0, #1
   83b8c:	bf0e      	itee	eq
   83b8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83b92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83b96:	6520      	strne	r0, [r4, #80]	; 0x50
   83b98:	81a3      	strh	r3, [r4, #12]
   83b9a:	bd10      	pop	{r4, pc}

00083b9c <__sclose>:
   83b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83ba0:	f000 b922 	b.w	83de8 <_close_r>

00083ba4 <strlen>:
   83ba4:	f020 0103 	bic.w	r1, r0, #3
   83ba8:	f010 0003 	ands.w	r0, r0, #3
   83bac:	f1c0 0000 	rsb	r0, r0, #0
   83bb0:	f851 3b04 	ldr.w	r3, [r1], #4
   83bb4:	f100 0c04 	add.w	ip, r0, #4
   83bb8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83bbc:	f06f 0200 	mvn.w	r2, #0
   83bc0:	bf1c      	itt	ne
   83bc2:	fa22 f20c 	lsrne.w	r2, r2, ip
   83bc6:	4313      	orrne	r3, r2
   83bc8:	f04f 0c01 	mov.w	ip, #1
   83bcc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83bd0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83bd4:	eba3 020c 	sub.w	r2, r3, ip
   83bd8:	ea22 0203 	bic.w	r2, r2, r3
   83bdc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83be0:	bf04      	itt	eq
   83be2:	f851 3b04 	ldreq.w	r3, [r1], #4
   83be6:	3004      	addeq	r0, #4
   83be8:	d0f4      	beq.n	83bd4 <strlen+0x30>
   83bea:	f013 0fff 	tst.w	r3, #255	; 0xff
   83bee:	bf1f      	itttt	ne
   83bf0:	3001      	addne	r0, #1
   83bf2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   83bf6:	3001      	addne	r0, #1
   83bf8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   83bfc:	bf18      	it	ne
   83bfe:	3001      	addne	r0, #1
   83c00:	4770      	bx	lr
   83c02:	bf00      	nop

00083c04 <__swbuf_r>:
   83c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83c06:	460d      	mov	r5, r1
   83c08:	4614      	mov	r4, r2
   83c0a:	4607      	mov	r7, r0
   83c0c:	b110      	cbz	r0, 83c14 <__swbuf_r+0x10>
   83c0e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83c10:	2b00      	cmp	r3, #0
   83c12:	d048      	beq.n	83ca6 <__swbuf_r+0xa2>
   83c14:	89a2      	ldrh	r2, [r4, #12]
   83c16:	69a0      	ldr	r0, [r4, #24]
   83c18:	b293      	uxth	r3, r2
   83c1a:	60a0      	str	r0, [r4, #8]
   83c1c:	0718      	lsls	r0, r3, #28
   83c1e:	d538      	bpl.n	83c92 <__swbuf_r+0x8e>
   83c20:	6926      	ldr	r6, [r4, #16]
   83c22:	2e00      	cmp	r6, #0
   83c24:	d035      	beq.n	83c92 <__swbuf_r+0x8e>
   83c26:	0499      	lsls	r1, r3, #18
   83c28:	b2ed      	uxtb	r5, r5
   83c2a:	d515      	bpl.n	83c58 <__swbuf_r+0x54>
   83c2c:	6823      	ldr	r3, [r4, #0]
   83c2e:	6962      	ldr	r2, [r4, #20]
   83c30:	1b9e      	subs	r6, r3, r6
   83c32:	4296      	cmp	r6, r2
   83c34:	da1c      	bge.n	83c70 <__swbuf_r+0x6c>
   83c36:	3601      	adds	r6, #1
   83c38:	68a2      	ldr	r2, [r4, #8]
   83c3a:	1c59      	adds	r1, r3, #1
   83c3c:	3a01      	subs	r2, #1
   83c3e:	60a2      	str	r2, [r4, #8]
   83c40:	6021      	str	r1, [r4, #0]
   83c42:	701d      	strb	r5, [r3, #0]
   83c44:	6963      	ldr	r3, [r4, #20]
   83c46:	42b3      	cmp	r3, r6
   83c48:	d01a      	beq.n	83c80 <__swbuf_r+0x7c>
   83c4a:	89a3      	ldrh	r3, [r4, #12]
   83c4c:	07db      	lsls	r3, r3, #31
   83c4e:	d501      	bpl.n	83c54 <__swbuf_r+0x50>
   83c50:	2d0a      	cmp	r5, #10
   83c52:	d015      	beq.n	83c80 <__swbuf_r+0x7c>
   83c54:	4628      	mov	r0, r5
   83c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83c58:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83c5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83c5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83c62:	6663      	str	r3, [r4, #100]	; 0x64
   83c64:	6823      	ldr	r3, [r4, #0]
   83c66:	81a2      	strh	r2, [r4, #12]
   83c68:	6962      	ldr	r2, [r4, #20]
   83c6a:	1b9e      	subs	r6, r3, r6
   83c6c:	4296      	cmp	r6, r2
   83c6e:	dbe2      	blt.n	83c36 <__swbuf_r+0x32>
   83c70:	4638      	mov	r0, r7
   83c72:	4621      	mov	r1, r4
   83c74:	f7fe fd3e 	bl	826f4 <_fflush_r>
   83c78:	b940      	cbnz	r0, 83c8c <__swbuf_r+0x88>
   83c7a:	6823      	ldr	r3, [r4, #0]
   83c7c:	2601      	movs	r6, #1
   83c7e:	e7db      	b.n	83c38 <__swbuf_r+0x34>
   83c80:	4638      	mov	r0, r7
   83c82:	4621      	mov	r1, r4
   83c84:	f7fe fd36 	bl	826f4 <_fflush_r>
   83c88:	2800      	cmp	r0, #0
   83c8a:	d0e3      	beq.n	83c54 <__swbuf_r+0x50>
   83c8c:	f04f 30ff 	mov.w	r0, #4294967295
   83c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83c92:	4638      	mov	r0, r7
   83c94:	4621      	mov	r1, r4
   83c96:	f7fe fc17 	bl	824c8 <__swsetup_r>
   83c9a:	2800      	cmp	r0, #0
   83c9c:	d1f6      	bne.n	83c8c <__swbuf_r+0x88>
   83c9e:	89a2      	ldrh	r2, [r4, #12]
   83ca0:	6926      	ldr	r6, [r4, #16]
   83ca2:	b293      	uxth	r3, r2
   83ca4:	e7bf      	b.n	83c26 <__swbuf_r+0x22>
   83ca6:	f7fe fd41 	bl	8272c <__sinit>
   83caa:	e7b3      	b.n	83c14 <__swbuf_r+0x10>

00083cac <_wcrtomb_r>:
   83cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83cb0:	461e      	mov	r6, r3
   83cb2:	b086      	sub	sp, #24
   83cb4:	460c      	mov	r4, r1
   83cb6:	4605      	mov	r5, r0
   83cb8:	4617      	mov	r7, r2
   83cba:	4b0f      	ldr	r3, [pc, #60]	; (83cf8 <_wcrtomb_r+0x4c>)
   83cbc:	b191      	cbz	r1, 83ce4 <_wcrtomb_r+0x38>
   83cbe:	f8d3 8000 	ldr.w	r8, [r3]
   83cc2:	f7ff f8f3 	bl	82eac <__locale_charset>
   83cc6:	9600      	str	r6, [sp, #0]
   83cc8:	4603      	mov	r3, r0
   83cca:	4621      	mov	r1, r4
   83ccc:	463a      	mov	r2, r7
   83cce:	4628      	mov	r0, r5
   83cd0:	47c0      	blx	r8
   83cd2:	1c43      	adds	r3, r0, #1
   83cd4:	d103      	bne.n	83cde <_wcrtomb_r+0x32>
   83cd6:	2200      	movs	r2, #0
   83cd8:	238a      	movs	r3, #138	; 0x8a
   83cda:	6032      	str	r2, [r6, #0]
   83cdc:	602b      	str	r3, [r5, #0]
   83cde:	b006      	add	sp, #24
   83ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83ce4:	681f      	ldr	r7, [r3, #0]
   83ce6:	f7ff f8e1 	bl	82eac <__locale_charset>
   83cea:	9600      	str	r6, [sp, #0]
   83cec:	4603      	mov	r3, r0
   83cee:	4622      	mov	r2, r4
   83cf0:	4628      	mov	r0, r5
   83cf2:	a903      	add	r1, sp, #12
   83cf4:	47b8      	blx	r7
   83cf6:	e7ec      	b.n	83cd2 <_wcrtomb_r+0x26>
   83cf8:	200709a8 	.word	0x200709a8

00083cfc <__ascii_wctomb>:
   83cfc:	b121      	cbz	r1, 83d08 <__ascii_wctomb+0xc>
   83cfe:	2aff      	cmp	r2, #255	; 0xff
   83d00:	d804      	bhi.n	83d0c <__ascii_wctomb+0x10>
   83d02:	700a      	strb	r2, [r1, #0]
   83d04:	2001      	movs	r0, #1
   83d06:	4770      	bx	lr
   83d08:	4608      	mov	r0, r1
   83d0a:	4770      	bx	lr
   83d0c:	238a      	movs	r3, #138	; 0x8a
   83d0e:	6003      	str	r3, [r0, #0]
   83d10:	f04f 30ff 	mov.w	r0, #4294967295
   83d14:	4770      	bx	lr
   83d16:	bf00      	nop

00083d18 <_write_r>:
   83d18:	b570      	push	{r4, r5, r6, lr}
   83d1a:	4c08      	ldr	r4, [pc, #32]	; (83d3c <_write_r+0x24>)
   83d1c:	4606      	mov	r6, r0
   83d1e:	2500      	movs	r5, #0
   83d20:	4608      	mov	r0, r1
   83d22:	4611      	mov	r1, r2
   83d24:	461a      	mov	r2, r3
   83d26:	6025      	str	r5, [r4, #0]
   83d28:	f7fc fa90 	bl	8024c <_write>
   83d2c:	1c43      	adds	r3, r0, #1
   83d2e:	d000      	beq.n	83d32 <_write_r+0x1a>
   83d30:	bd70      	pop	{r4, r5, r6, pc}
   83d32:	6823      	ldr	r3, [r4, #0]
   83d34:	2b00      	cmp	r3, #0
   83d36:	d0fb      	beq.n	83d30 <_write_r+0x18>
   83d38:	6033      	str	r3, [r6, #0]
   83d3a:	bd70      	pop	{r4, r5, r6, pc}
   83d3c:	20070b28 	.word	0x20070b28

00083d40 <__register_exitproc>:
   83d40:	b5f0      	push	{r4, r5, r6, r7, lr}
   83d42:	4c27      	ldr	r4, [pc, #156]	; (83de0 <__register_exitproc+0xa0>)
   83d44:	b085      	sub	sp, #20
   83d46:	6826      	ldr	r6, [r4, #0]
   83d48:	4607      	mov	r7, r0
   83d4a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   83d4e:	2c00      	cmp	r4, #0
   83d50:	d040      	beq.n	83dd4 <__register_exitproc+0x94>
   83d52:	6865      	ldr	r5, [r4, #4]
   83d54:	2d1f      	cmp	r5, #31
   83d56:	dd1e      	ble.n	83d96 <__register_exitproc+0x56>
   83d58:	4822      	ldr	r0, [pc, #136]	; (83de4 <__register_exitproc+0xa4>)
   83d5a:	b918      	cbnz	r0, 83d64 <__register_exitproc+0x24>
   83d5c:	f04f 30ff 	mov.w	r0, #4294967295
   83d60:	b005      	add	sp, #20
   83d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83d64:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83d68:	9103      	str	r1, [sp, #12]
   83d6a:	9202      	str	r2, [sp, #8]
   83d6c:	9301      	str	r3, [sp, #4]
   83d6e:	f7ff f917 	bl	82fa0 <malloc>
   83d72:	9903      	ldr	r1, [sp, #12]
   83d74:	4604      	mov	r4, r0
   83d76:	9a02      	ldr	r2, [sp, #8]
   83d78:	9b01      	ldr	r3, [sp, #4]
   83d7a:	2800      	cmp	r0, #0
   83d7c:	d0ee      	beq.n	83d5c <__register_exitproc+0x1c>
   83d7e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83d82:	2000      	movs	r0, #0
   83d84:	6025      	str	r5, [r4, #0]
   83d86:	6060      	str	r0, [r4, #4]
   83d88:	4605      	mov	r5, r0
   83d8a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83d8e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83d92:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83d96:	b93f      	cbnz	r7, 83da8 <__register_exitproc+0x68>
   83d98:	1c6b      	adds	r3, r5, #1
   83d9a:	2000      	movs	r0, #0
   83d9c:	3502      	adds	r5, #2
   83d9e:	6063      	str	r3, [r4, #4]
   83da0:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83da4:	b005      	add	sp, #20
   83da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83da8:	2601      	movs	r6, #1
   83daa:	40ae      	lsls	r6, r5
   83dac:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   83db0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   83db4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   83db8:	2f02      	cmp	r7, #2
   83dba:	ea42 0206 	orr.w	r2, r2, r6
   83dbe:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   83dc2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   83dc6:	d1e7      	bne.n	83d98 <__register_exitproc+0x58>
   83dc8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83dcc:	431e      	orrs	r6, r3
   83dce:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   83dd2:	e7e1      	b.n	83d98 <__register_exitproc+0x58>
   83dd4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   83dd8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   83ddc:	e7b9      	b.n	83d52 <__register_exitproc+0x12>
   83dde:	bf00      	nop
   83de0:	00083f74 	.word	0x00083f74
   83de4:	00082fa1 	.word	0x00082fa1

00083de8 <_close_r>:
   83de8:	b538      	push	{r3, r4, r5, lr}
   83dea:	4c07      	ldr	r4, [pc, #28]	; (83e08 <_close_r+0x20>)
   83dec:	2300      	movs	r3, #0
   83dee:	4605      	mov	r5, r0
   83df0:	4608      	mov	r0, r1
   83df2:	6023      	str	r3, [r4, #0]
   83df4:	f7fc ff56 	bl	80ca4 <_close>
   83df8:	1c43      	adds	r3, r0, #1
   83dfa:	d000      	beq.n	83dfe <_close_r+0x16>
   83dfc:	bd38      	pop	{r3, r4, r5, pc}
   83dfe:	6823      	ldr	r3, [r4, #0]
   83e00:	2b00      	cmp	r3, #0
   83e02:	d0fb      	beq.n	83dfc <_close_r+0x14>
   83e04:	602b      	str	r3, [r5, #0]
   83e06:	bd38      	pop	{r3, r4, r5, pc}
   83e08:	20070b28 	.word	0x20070b28

00083e0c <_fclose_r>:
   83e0c:	b570      	push	{r4, r5, r6, lr}
   83e0e:	460c      	mov	r4, r1
   83e10:	4605      	mov	r5, r0
   83e12:	b131      	cbz	r1, 83e22 <_fclose_r+0x16>
   83e14:	b110      	cbz	r0, 83e1c <_fclose_r+0x10>
   83e16:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83e18:	2b00      	cmp	r3, #0
   83e1a:	d02f      	beq.n	83e7c <_fclose_r+0x70>
   83e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83e20:	b90b      	cbnz	r3, 83e26 <_fclose_r+0x1a>
   83e22:	2000      	movs	r0, #0
   83e24:	bd70      	pop	{r4, r5, r6, pc}
   83e26:	4628      	mov	r0, r5
   83e28:	4621      	mov	r1, r4
   83e2a:	f7fe fc63 	bl	826f4 <_fflush_r>
   83e2e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83e30:	4606      	mov	r6, r0
   83e32:	b133      	cbz	r3, 83e42 <_fclose_r+0x36>
   83e34:	4628      	mov	r0, r5
   83e36:	69e1      	ldr	r1, [r4, #28]
   83e38:	4798      	blx	r3
   83e3a:	2800      	cmp	r0, #0
   83e3c:	bfb8      	it	lt
   83e3e:	f04f 36ff 	movlt.w	r6, #4294967295
   83e42:	89a3      	ldrh	r3, [r4, #12]
   83e44:	061b      	lsls	r3, r3, #24
   83e46:	d41c      	bmi.n	83e82 <_fclose_r+0x76>
   83e48:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83e4a:	b141      	cbz	r1, 83e5e <_fclose_r+0x52>
   83e4c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83e50:	4299      	cmp	r1, r3
   83e52:	d002      	beq.n	83e5a <_fclose_r+0x4e>
   83e54:	4628      	mov	r0, r5
   83e56:	f7fe fdad 	bl	829b4 <_free_r>
   83e5a:	2300      	movs	r3, #0
   83e5c:	6323      	str	r3, [r4, #48]	; 0x30
   83e5e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83e60:	b121      	cbz	r1, 83e6c <_fclose_r+0x60>
   83e62:	4628      	mov	r0, r5
   83e64:	f7fe fda6 	bl	829b4 <_free_r>
   83e68:	2300      	movs	r3, #0
   83e6a:	6463      	str	r3, [r4, #68]	; 0x44
   83e6c:	f7fe fcd8 	bl	82820 <__sfp_lock_acquire>
   83e70:	2300      	movs	r3, #0
   83e72:	81a3      	strh	r3, [r4, #12]
   83e74:	f7fe fcd6 	bl	82824 <__sfp_lock_release>
   83e78:	4630      	mov	r0, r6
   83e7a:	bd70      	pop	{r4, r5, r6, pc}
   83e7c:	f7fe fc56 	bl	8272c <__sinit>
   83e80:	e7cc      	b.n	83e1c <_fclose_r+0x10>
   83e82:	4628      	mov	r0, r5
   83e84:	6921      	ldr	r1, [r4, #16]
   83e86:	f7fe fd95 	bl	829b4 <_free_r>
   83e8a:	e7dd      	b.n	83e48 <_fclose_r+0x3c>

00083e8c <fclose>:
   83e8c:	4b02      	ldr	r3, [pc, #8]	; (83e98 <fclose+0xc>)
   83e8e:	4601      	mov	r1, r0
   83e90:	6818      	ldr	r0, [r3, #0]
   83e92:	f7ff bfbb 	b.w	83e0c <_fclose_r>
   83e96:	bf00      	nop
   83e98:	20070570 	.word	0x20070570

00083e9c <_fstat_r>:
   83e9c:	b538      	push	{r3, r4, r5, lr}
   83e9e:	4c08      	ldr	r4, [pc, #32]	; (83ec0 <_fstat_r+0x24>)
   83ea0:	2300      	movs	r3, #0
   83ea2:	4605      	mov	r5, r0
   83ea4:	4608      	mov	r0, r1
   83ea6:	4611      	mov	r1, r2
   83ea8:	6023      	str	r3, [r4, #0]
   83eaa:	f7fc feff 	bl	80cac <_fstat>
   83eae:	1c43      	adds	r3, r0, #1
   83eb0:	d000      	beq.n	83eb4 <_fstat_r+0x18>
   83eb2:	bd38      	pop	{r3, r4, r5, pc}
   83eb4:	6823      	ldr	r3, [r4, #0]
   83eb6:	2b00      	cmp	r3, #0
   83eb8:	d0fb      	beq.n	83eb2 <_fstat_r+0x16>
   83eba:	602b      	str	r3, [r5, #0]
   83ebc:	bd38      	pop	{r3, r4, r5, pc}
   83ebe:	bf00      	nop
   83ec0:	20070b28 	.word	0x20070b28

00083ec4 <_isatty_r>:
   83ec4:	b538      	push	{r3, r4, r5, lr}
   83ec6:	4c07      	ldr	r4, [pc, #28]	; (83ee4 <_isatty_r+0x20>)
   83ec8:	2300      	movs	r3, #0
   83eca:	4605      	mov	r5, r0
   83ecc:	4608      	mov	r0, r1
   83ece:	6023      	str	r3, [r4, #0]
   83ed0:	f7fc fef2 	bl	80cb8 <_isatty>
   83ed4:	1c43      	adds	r3, r0, #1
   83ed6:	d000      	beq.n	83eda <_isatty_r+0x16>
   83ed8:	bd38      	pop	{r3, r4, r5, pc}
   83eda:	6823      	ldr	r3, [r4, #0]
   83edc:	2b00      	cmp	r3, #0
   83ede:	d0fb      	beq.n	83ed8 <_isatty_r+0x14>
   83ee0:	602b      	str	r3, [r5, #0]
   83ee2:	bd38      	pop	{r3, r4, r5, pc}
   83ee4:	20070b28 	.word	0x20070b28

00083ee8 <_lseek_r>:
   83ee8:	b570      	push	{r4, r5, r6, lr}
   83eea:	4c08      	ldr	r4, [pc, #32]	; (83f0c <_lseek_r+0x24>)
   83eec:	4606      	mov	r6, r0
   83eee:	2500      	movs	r5, #0
   83ef0:	4608      	mov	r0, r1
   83ef2:	4611      	mov	r1, r2
   83ef4:	461a      	mov	r2, r3
   83ef6:	6025      	str	r5, [r4, #0]
   83ef8:	f7fc fee0 	bl	80cbc <_lseek>
   83efc:	1c43      	adds	r3, r0, #1
   83efe:	d000      	beq.n	83f02 <_lseek_r+0x1a>
   83f00:	bd70      	pop	{r4, r5, r6, pc}
   83f02:	6823      	ldr	r3, [r4, #0]
   83f04:	2b00      	cmp	r3, #0
   83f06:	d0fb      	beq.n	83f00 <_lseek_r+0x18>
   83f08:	6033      	str	r3, [r6, #0]
   83f0a:	bd70      	pop	{r4, r5, r6, pc}
   83f0c:	20070b28 	.word	0x20070b28

00083f10 <_read_r>:
   83f10:	b570      	push	{r4, r5, r6, lr}
   83f12:	4c08      	ldr	r4, [pc, #32]	; (83f34 <_read_r+0x24>)
   83f14:	4606      	mov	r6, r0
   83f16:	2500      	movs	r5, #0
   83f18:	4608      	mov	r0, r1
   83f1a:	4611      	mov	r1, r2
   83f1c:	461a      	mov	r2, r3
   83f1e:	6025      	str	r5, [r4, #0]
   83f20:	f7fc f974 	bl	8020c <_read>
   83f24:	1c43      	adds	r3, r0, #1
   83f26:	d000      	beq.n	83f2a <_read_r+0x1a>
   83f28:	bd70      	pop	{r4, r5, r6, pc}
   83f2a:	6823      	ldr	r3, [r4, #0]
   83f2c:	2b00      	cmp	r3, #0
   83f2e:	d0fb      	beq.n	83f28 <_read_r+0x18>
   83f30:	6033      	str	r3, [r6, #0]
   83f32:	bd70      	pop	{r4, r5, r6, pc}
   83f34:	20070b28 	.word	0x20070b28
   83f38:	736e6f43 	.word	0x736e6f43
   83f3c:	20656c6f 	.word	0x20656c6f
   83f40:	64616572 	.word	0x64616572
   83f44:	00000a79 	.word	0x00000a79
   83f48:	3d3d3d3d 	.word	0x3d3d3d3d
   83f4c:	3d3d3d3d 	.word	0x3d3d3d3d
   83f50:	3d3d3d3d 	.word	0x3d3d3d3d
   83f54:	00000a3d 	.word	0x00000a3d
   83f58:	65687741 	.word	0x65687741
   83f5c:	203a6c65 	.word	0x203a6c65
   83f60:	000a6425 	.word	0x000a6425
   83f64:	65687742 	.word	0x65687742
   83f68:	203a6c65 	.word	0x203a6c65
   83f6c:	000a6425 	.word	0x000a6425
   83f70:	00000043 	.word	0x00000043

00083f74 <_global_impure_ptr>:
   83f74:	20070148 33323130 37363534 42413938     H.. 0123456789AB
   83f84:	46454443 00000000 33323130 37363534     CDEF....01234567
   83f94:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   83fa4:	0000296c                                l)..

00083fa8 <zeroes.6721>:
   83fa8:	30303030 30303030 30303030 30303030     0000000000000000

00083fb8 <blanks.6720>:
   83fb8:	20202020 20202020 20202020 20202020                     

00083fc8 <_init>:
   83fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83fca:	bf00      	nop
   83fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83fce:	bc08      	pop	{r3}
   83fd0:	469e      	mov	lr, r3
   83fd2:	4770      	bx	lr

00083fd4 <__init_array_start>:
   83fd4:	0008258d 	.word	0x0008258d

00083fd8 <__frame_dummy_init_array_entry>:
   83fd8:	00080119                                ....

00083fdc <_fini>:
   83fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83fde:	bf00      	nop
   83fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83fe2:	bc08      	pop	{r3}
   83fe4:	469e      	mov	lr, r3
   83fe6:	4770      	bx	lr

00083fe8 <__fini_array_start>:
   83fe8:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070140 	.word	0x20070140

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <bSL>:
20070138:	06400640                                         @.

2007013a <bS>:
2007013a:	00010640                                         @.

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900 00000000                       ..=.....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	00083f70 00000000 00000000 00000000     p?..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <lc_ctype_charset>:
20070574:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070594 <__mb_cur_max>:
20070594:	00000001                                ....

20070598 <__malloc_av_>:
	...
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 

200709a0 <__malloc_trim_threshold>:
200709a0:	00020000                                ....

200709a4 <__malloc_sbrk_base>:
200709a4:	ffffffff                                ....

200709a8 <__wctomb>:
200709a8:	00083cfd                                .<..
