SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Wed Dec 14 10:10:12 2022
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : D:\Diamond\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n tcp_recv_ram -lang verilog -synth lse -bus_exp 7 -bb -arch sa5p00 -type ramdps -device LFE5U-25F -raddr_width 12 -rwidth 8 -waddr_width 12 -wwidth 8 -rnum_words 4096 -wnum_words 4096 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -mem_init0 
    Circuit name     : tcp_recv_ram
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
    Inputs       : WrAddress[11:0], RdAddress[11:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
    Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : tcp_recv_ram.edn
    Verilog output   : tcp_recv_ram.v
    Verilog template : tcp_recv_ram_tmpl.v
    Verilog testbench: tb_tcp_recv_ram_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : tcp_recv_ram.srp
    Estimated Resource Usage:
            EBR : 2
  
END   SCUBA Module Synthesis

