// Seed: 3101805394
module module_0 ();
  logic [7:0] id_1;
  logic [7:0] id_2 = id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_6 = 0;
  assign id_1[1] = id_2;
  wire id_3;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wand  id_3,
    output wor   id_4,
    output wire  id_5,
    input  tri0  id_6
    , id_8
);
  timeprecision 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    wire id_9
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
