[
  {
    "date": [
      "1992"
    ],
    "location": [
      "England • Reading, Massachusetts • Menlo Park, California • New York Don Mills, Ontario • Amsterdam • Bonn • Sydney • Singapore • Tokyo • Madrid San Juan • Milan • Paris • Mexico City • Seoul • Taipei"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company Wokingham",
      "Addison-Wesley Publishers Ltd"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "©"
      }
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company Inc"
    ],
    "type": "book"
  },
  {
    "note": [
      "First printed 1991."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "CM.",
        "given": "O.Maunder"
      },
      {
        "family": "R.E",
        "given": "Tulloss"
      }
    ],
    "container-title": [
      "Journal of Electronics Test, Theory, and Applications"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "27–42"
    ],
    "title": [
      "An introduction to the boundary-scan standard: ANSI/IEEE Std 1149.1"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Maunder",
        "given": "C.M."
      }
    ],
    "container-title": [
      "Proc. Concurrent Engineering and Electronic Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Bournemouth, UK, March"
    ],
    "title": [
      "The impact of testability standards on design and EDA"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "than that included in this chapter."
    ],
    "title": [
      "The following is a short list of tutorial texts which contain a more complete discussion of electronic test technology (including test generation and design-for-testability"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "V.D.",
        "given": "Agrawal"
      },
      {
        "family": "S.C",
        "given": "Seth"
      }
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Los Alamitos, Calif"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Test Generation for VLSI Chips"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "R.G",
        "given": "Bennetts"
      }
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New-York & London"
    ],
    "publisher": [
      "Crane-Russak/Edward Arnold"
    ],
    "title": [
      "Introduction to Digital Board Testing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "R.G",
        "given": "Bennetts"
      }
    ],
    "date": [
      "1984"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Design of Testable Logic Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Miczo",
        "given": "A."
      }
    ],
    "date": [
      "1986"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Harper & Row"
    ],
    "title": [
      "Digital Logic Testing and Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "K.P",
        "given": "Parker"
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Los Alamitos, Calif"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Integrating Design and Test— Using CAE Tools for ATE Programming"
    ],
    "type": "book"
  },
  {
    "note": [
      "and boundary-scan (including ANSI/IEEE Std 1149.1)."
    ],
    "title": [
      "Books Readers who intend to design ASICs for use on their board designs should refer to the following books, which contain more detailed discussions of scan design, self-test"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "P.",
        "given": "Bardell"
      },
      {
        "family": "W.H.",
        "given": "McAnney"
      },
      {
        "family": "J",
        "given": "Savir"
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "J. Wiley & Sons"
    ],
    "title": [
      "Built-in Test for VLSI —Pseudorandom Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "R.G",
        "given": "Bennetts"
      }
    ],
    "date": [
      "1984"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The Design of Testable Logic Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "CM.",
        "given": "Maunder"
      },
      {
        "family": "R.E",
        "given": "Tulloss"
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Los Alamitos, Calif"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "The Standard Test Access Port and Boundary-Scan Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ando",
        "given": "H."
      }
    ],
    "container-title": [
      "Proceedings IEEE Compcon"
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Spring"
    ],
    "title": [
      "Testing VLSI with random-access scan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "E.B.",
        "given": "Eichelberger"
      },
      {
        "family": "T.W",
        "given": "Williams"
      }
    ],
    "container-title": [
      "Journal of Design Automation and Fault Tolerant Computing, (May"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "165–178"
    ],
    "title": [
      "A logic design structure for LSI testability"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "R.A",
        "given": "Frohwerk"
      }
    ],
    "container-title": [
      "Hewlett-Packard Journal"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "2–8"
    ],
    "title": [
      "Signature analysis: a new digital field service method"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goel",
        "given": "P."
      }
    ],
    "container-title": [
      "Proc. IEEE Design Automation Conference"
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "pages": [
      "77–82"
    ],
    "title": [
      "Test costs, analysis, and projections"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Konemann"
      },
      {
        "family": "J„",
        "given": "Mucha"
      },
      {
        "family": "G",
        "given": "Zweihoff"
      }
    ],
    "container-title": [
      "Proc. IEEE Test Conference Proceedings, Philadelphia"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "37–41"
    ],
    "title": [
      "Built-in logic block observation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E."
      }
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1984",
      "December"
    ],
    "issue": [
      "39/42/46/48/59/60/61"
    ],
    "title": [
      "A survey of design for testability scan techniques"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "D.G",
        "given": "Reinerstein"
      }
    ],
    "container-title": [
      "Electronic Business"
    ],
    "date": [
      "1983",
      "July"
    ],
    "issue": [
      "APTER 3"
    ],
    "location": [
      "Boundary-Scan"
    ],
    "title": [
      "Whodunit? The search for the new-product killers"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "F.P.M",
        "given": "Beenker"
      }
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Philadelphia PA"
    ],
    "pages": [
      "380–5"
    ],
    "title": [
      "Systematic and structured methods for digital board testing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jong F",
        "particle": "de"
      }
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Washington"
    ],
    "pages": [
      "235–42"
    ],
    "title": [
      "Boundary-scan test used at board level: moving towards reality"
    ],
    "type": "paper-conference",
    "volume": [
      "DC"
    ]
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "VHDL Language Reference Manual (IEEE Std 1076"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Standard Test Access Port and Boundary-Scan Architecture (ANSI/IEEE Std 1149.1"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Jarwala"
      },
      {
        "family": "C.W",
        "given": "Yau"
      }
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Washington"
    ],
    "note": [
      "Reprinted in Maunder and Tulloss (1990)."
    ],
    "pages": [
      "71–77"
    ],
    "title": [
      "A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects"
    ],
    "type": "paper-conference",
    "volume": [
      "DC"
    ]
  },
  {
    "date": [
      "1986"
    ],
    "genre": [
      "(JEDEC Publication 106-A)."
    ],
    "location": [
      "Washington DC"
    ],
    "publisher": [
      "JEDEC"
    ],
    "title": [
      "Joint Electron Device Engineering Council",
      "Standard Manufacturer's Identification Code"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "B.",
        "given": "Konemann"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. IEEE Test Conference Proceedings, Philadelphia PA"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "37–41"
    ],
    "title": [
      "Built-in logic block observation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lefebvre",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Washington"
    ],
    "note": [
      "Reprinted in Maunder and Tulloss (1990)."
    ],
    "pages": [
      "294–303"
    ],
    "title": [
      "Functional test and diagnosis: a proposed jtag sample mode tester"
    ],
    "type": "paper-conference",
    "volume": [
      "DC"
    ]
  },
  {
    "author": [
      {
        "family": "CM.",
        "given": "Maunder"
      },
      {
        "family": "R.E",
        "given": "Tulloss"
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "An Introduction to the Boundary-Scan Standard"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "K.",
        "given": "Parker"
      },
      {
        "family": "S",
        "given": "Oresjo"
      }
    ],
    "container-title": [
      "Journal of Electronics Test: Theory and Applications (JETTA"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "43–76"
    ],
    "title": [
      "A language for describing boundary-scan devices"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "H.N.",
        "given": "Scholtz"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proc. 8th International Custom Microelectronics Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "London"
    ],
    "pages": [
      "43 1–43 9"
    ],
    "title": [
      "ASIC implementations of boundary-scan and BIST"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C.W.",
        "given": "Yau"
      },
      {
        "family": "N",
        "given": "Jarwala"
      }
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Washington"
    ],
    "note": [
      "Reprinted in Maunder and Tulloss (1990)."
    ],
    "pages": [
      "63–70"
    ],
    "title": [
      "A new framework for analyzing test generation and diagnosis algorithms"
    ],
    "type": "paper-conference",
    "volume": [
      "DC"
    ]
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "VHDL Language Reference Manual (IEEE Std 1076"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Standard Test Access Port and Boundary-Scan Architecture (ANSI/IEEE Std 1149.1"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "N.",
        "given": "Nozuyama"
      },
      {
        "family": "A.",
        "given": "Nishimura"
      },
      {
        "family": "J",
        "given": "Iwamura"
      }
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Washington"
    ],
    "pages": [
      "172–182"
    ],
    "title": [
      "Design for testability of a 32-bit microprocessor, the TX1"
    ],
    "type": "paper-conference",
    "volume": [
      "DC"
    ]
  },
  {
    "author": [
      {
        "family": "Bullock",
        "given": "M."
      }
    ],
    "container-title": [
      "Proc. IEEE International Test Conference"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "C"
    ],
    "location": [
      "Washington"
    ],
    "pages": [
      "606–13"
    ],
    "title": [
      "Designing SMT boards for in-circuit testability"
    ],
    "type": "article-journal",
    "volume": [
      "D"
    ]
  },
  {
    "author": [
      {
        "family": "Instruments",
        "given": "Texas"
      }
    ],
    "container-title": [
      "CHAPTER"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Documentation"
    ],
    "title": [
      "Scope DIARY data sheet"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  }
]
