<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2232</identifier><datestamp>2011-12-15T09:11:42Z</datestamp><dc:title>Multiple fault testing of logic resources of SRAM-based FPGAs</dc:title><dc:creator>GOYAL, S</dc:creator><dc:creator>CHOUDHURY, M</dc:creator><dc:creator>RAO, SSSP</dc:creator><dc:creator>KUMAR, K</dc:creator><dc:description>We shall present a simple but useful method which detects all multiple stuck-at faults in the application and configuration inputs of LUTs. A novel method for testing of stuck-at faults at control bits of flip flops has also been proposed. The aim is to integrate testing of LUTs, flip flops and multiplexers which will reduce the number of configurations and hence minimize the testing time.</dc:description><dc:publisher>IEEE COMPUTER SOC</dc:publisher><dc:date>2011-10-24T17:58:41Z</dc:date><dc:date>2011-12-15T09:11:42Z</dc:date><dc:date>2011-10-24T17:58:41Z</dc:date><dc:date>2011-12-15T09:11:42Z</dc:date><dc:date>2005</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS,742-747</dc:identifier><dc:identifier>0-7695-2264-5</dc:identifier><dc:identifier>1063-9667</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/ICVD.2005.122</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15488</dc:identifier><dc:identifier>http://hdl.handle.net/100/2232</dc:identifier><dc:source>18th International Conference on VLSI Design/4th International Conference on Embedded Systems Design,Calcutta, INDIA,JAN 03-07, 2005</dc:source><dc:language>English</dc:language></oai_dc:dc>