Simulator report for LAB_5
Wed Nov 21 20:09:05 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 168 nodes    ;
; Simulation Coverage         ;      37.04 % ;
; Total Number of Transitions ; 474          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      37.04 % ;
; Total nodes checked                                 ; 168          ;
; Total output ports checked                          ; 162          ;
; Total output ports with complete 1/0-value coverage ; 60           ;
; Total output ports with no 1/0-value coverage       ; 52           ;
; Total output ports with no 1-value coverage         ; 72           ;
; Total output ports with no 0-value coverage         ; 82           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+
; |LAB_5|clk                                                                                                             ; |LAB_5|clk                                                                                                                ; out              ;
; |LAB_5|Device:inst3|inst2~0                                                                                            ; |LAB_5|Device:inst3|inst2~0                                                                                               ; out0             ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0    ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0       ; sumout           ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0    ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1    ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1       ; sumout           ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1    ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2    ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2       ; sumout           ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[0]  ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]                ; regout           ;
; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]   ; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0        ; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0           ; out0             ;
; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1        ; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1           ; out0             ;
; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]          ; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |LAB_5|Device:inst2|inst2~0                                                                                            ; |LAB_5|Device:inst2|inst2~0                                                                                               ; out0             ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0    ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0       ; sumout           ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0    ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1    ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1       ; sumout           ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1    ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2    ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2       ; sumout           ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[1]  ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]                ; regout           ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[0]  ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]                ; regout           ;
; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]   ; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]          ; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]             ; out0             ;
; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0        ; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0           ; out0             ;
; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1        ; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1           ; out0             ;
; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]          ; |LAB_5|Device:inst2|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |LAB_5|Device:inst1|inst2~0                                                                                            ; |LAB_5|Device:inst1|inst2~0                                                                                               ; out0             ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0    ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0       ; sumout           ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0    ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1    ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1       ; sumout           ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1    ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2    ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2       ; sumout           ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[0]  ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]                ; regout           ;
; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]   ; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0        ; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0           ; out0             ;
; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1        ; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1           ; out0             ;
; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]          ; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]             ; out0             ;
; |LAB_5|Device:inst|inst2~0                                                                                             ; |LAB_5|Device:inst|inst2~0                                                                                                ; out0             ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0     ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0        ; sumout           ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0     ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1     ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1        ; sumout           ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1     ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita1~COUT   ; cout             ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2     ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_comb_bita2        ; sumout           ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[2]   ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]                 ; regout           ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[1]   ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]                 ; regout           ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[0]   ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]                 ; regout           ;
; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]    ; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]       ; out0             ;
; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]           ; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]              ; out0             ;
; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0         ; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~0            ; out0             ;
; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1         ; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]~1            ; out0             ;
; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]           ; |LAB_5|Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]              ; out0             ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita0   ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita0      ; sumout           ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita0   ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita1   ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita1      ; sumout           ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita1   ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita2   ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_comb_bita2      ; sumout           ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_reg_bit1a[0] ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0]               ; regout           ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]        ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]           ; out0             ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]        ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]           ; out0             ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]        ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]           ; out0             ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]        ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]           ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |LAB_5|enable_device0                                                                                                  ; |LAB_5|enable_device0                                                                                          ; pin_out          ;
; |LAB_5|pause_length0[2]                                                                                                ; |LAB_5|pause_length0[2]                                                                                        ; out              ;
; |LAB_5|pause_length0[1]                                                                                                ; |LAB_5|pause_length0[1]                                                                                        ; out              ;
; |LAB_5|pause_length0[0]                                                                                                ; |LAB_5|pause_length0[0]                                                                                        ; out              ;
; |LAB_5|request_length0[2]                                                                                              ; |LAB_5|request_length0[2]                                                                                      ; out              ;
; |LAB_5|request_length0[1]                                                                                              ; |LAB_5|request_length0[1]                                                                                      ; out              ;
; |LAB_5|request_length0[0]                                                                                              ; |LAB_5|request_length0[0]                                                                                      ; out              ;
; |LAB_5|enable_device1                                                                                                  ; |LAB_5|enable_device1                                                                                          ; pin_out          ;
; |LAB_5|pause_length1[2]                                                                                                ; |LAB_5|pause_length1[2]                                                                                        ; out              ;
; |LAB_5|pause_length1[1]                                                                                                ; |LAB_5|pause_length1[1]                                                                                        ; out              ;
; |LAB_5|pause_length1[0]                                                                                                ; |LAB_5|pause_length1[0]                                                                                        ; out              ;
; |LAB_5|request_length1[2]                                                                                              ; |LAB_5|request_length1[2]                                                                                      ; out              ;
; |LAB_5|request_length1[1]                                                                                              ; |LAB_5|request_length1[1]                                                                                      ; out              ;
; |LAB_5|request_length1[0]                                                                                              ; |LAB_5|request_length1[0]                                                                                      ; out              ;
; |LAB_5|enable_device2                                                                                                  ; |LAB_5|enable_device2                                                                                          ; pin_out          ;
; |LAB_5|pause_length2[2]                                                                                                ; |LAB_5|pause_length2[2]                                                                                        ; out              ;
; |LAB_5|pause_length2[1]                                                                                                ; |LAB_5|pause_length2[1]                                                                                        ; out              ;
; |LAB_5|pause_length2[0]                                                                                                ; |LAB_5|pause_length2[0]                                                                                        ; out              ;
; |LAB_5|request_length2[2]                                                                                              ; |LAB_5|request_length2[2]                                                                                      ; out              ;
; |LAB_5|request_length2[1]                                                                                              ; |LAB_5|request_length2[1]                                                                                      ; out              ;
; |LAB_5|request_length2[0]                                                                                              ; |LAB_5|request_length2[0]                                                                                      ; out              ;
; |LAB_5|pause_length3[2]                                                                                                ; |LAB_5|pause_length3[2]                                                                                        ; out              ;
; |LAB_5|pause_length3[1]                                                                                                ; |LAB_5|pause_length3[1]                                                                                        ; out              ;
; |LAB_5|pause_length3[0]                                                                                                ; |LAB_5|pause_length3[0]                                                                                        ; out              ;
; |LAB_5|request_length3[2]                                                                                              ; |LAB_5|request_length3[2]                                                                                      ; out              ;
; |LAB_5|request_length3[1]                                                                                              ; |LAB_5|request_length3[1]                                                                                      ; out              ;
; |LAB_5|request_length3[0]                                                                                              ; |LAB_5|request_length3[0]                                                                                      ; out              ;
; |LAB_5|enable_device4                                                                                                  ; |LAB_5|enable_device4                                                                                          ; pin_out          ;
; |LAB_5|enable_device5                                                                                                  ; |LAB_5|enable_device5                                                                                          ; pin_out          ;
; |LAB_5|enable_device6                                                                                                  ; |LAB_5|enable_device6                                                                                          ; pin_out          ;
; |LAB_5|enable_device7                                                                                                  ; |LAB_5|enable_device7                                                                                          ; pin_out          ;
; |LAB_5|Device:inst3|inst1                                                                                              ; |LAB_5|Device:inst3|inst1                                                                                      ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0     ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout               ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout       ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8                   ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8           ; out0             ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[2]  ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]     ; regout           ;
; |LAB_5|Device:inst2|inst1                                                                                              ; |LAB_5|Device:inst2|inst1                                                                                      ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0     ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout               ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout       ; out0             ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8                   ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8           ; out0             ;
; |LAB_5|Device:inst1|inst1                                                                                              ; |LAB_5|Device:inst1|inst1                                                                                      ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout               ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout       ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0     ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout               ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout       ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0     ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1     ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout               ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout       ; out0             ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8                   ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8           ; out0             ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[2]  ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]     ; regout           ;
; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]          ; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]  ; out0             ;
; |LAB_5|Device:inst|inst1                                                                                               ; |LAB_5|Device:inst|inst1                                                                                       ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1              ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout                ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1              ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout                ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1              ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout                ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8                    ; |LAB_5|Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~8            ; out0             ;
; |LAB_5|Control:inst13|inst3                                                                                            ; |LAB_5|Control:inst13|inst3                                                                                    ; out0             ;
; |LAB_5|Control:inst13|inst5                                                                                            ; |LAB_5|Control:inst13|inst5                                                                                    ; out0             ;
; |LAB_5|Control:inst13|inst4                                                                                            ; |LAB_5|Control:inst13|inst4                                                                                    ; out0             ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_reg_bit1a[2] ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2]    ; regout           ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]         ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] ; out0             ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]         ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2] ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |LAB_5|enable_device0                                                                                                  ; |LAB_5|enable_device0                                                                                           ; pin_out          ;
; |LAB_5|pause_length0[2]                                                                                                ; |LAB_5|pause_length0[2]                                                                                         ; out              ;
; |LAB_5|pause_length0[1]                                                                                                ; |LAB_5|pause_length0[1]                                                                                         ; out              ;
; |LAB_5|pause_length0[0]                                                                                                ; |LAB_5|pause_length0[0]                                                                                         ; out              ;
; |LAB_5|request_length0[2]                                                                                              ; |LAB_5|request_length0[2]                                                                                       ; out              ;
; |LAB_5|request_length0[1]                                                                                              ; |LAB_5|request_length0[1]                                                                                       ; out              ;
; |LAB_5|request_length0[0]                                                                                              ; |LAB_5|request_length0[0]                                                                                       ; out              ;
; |LAB_5|enable_device1                                                                                                  ; |LAB_5|enable_device1                                                                                           ; pin_out          ;
; |LAB_5|pause_length1[2]                                                                                                ; |LAB_5|pause_length1[2]                                                                                         ; out              ;
; |LAB_5|pause_length1[1]                                                                                                ; |LAB_5|pause_length1[1]                                                                                         ; out              ;
; |LAB_5|pause_length1[0]                                                                                                ; |LAB_5|pause_length1[0]                                                                                         ; out              ;
; |LAB_5|request_length1[2]                                                                                              ; |LAB_5|request_length1[2]                                                                                       ; out              ;
; |LAB_5|request_length1[1]                                                                                              ; |LAB_5|request_length1[1]                                                                                       ; out              ;
; |LAB_5|request_length1[0]                                                                                              ; |LAB_5|request_length1[0]                                                                                       ; out              ;
; |LAB_5|enable_device2                                                                                                  ; |LAB_5|enable_device2                                                                                           ; pin_out          ;
; |LAB_5|pause_length2[2]                                                                                                ; |LAB_5|pause_length2[2]                                                                                         ; out              ;
; |LAB_5|pause_length2[1]                                                                                                ; |LAB_5|pause_length2[1]                                                                                         ; out              ;
; |LAB_5|pause_length2[0]                                                                                                ; |LAB_5|pause_length2[0]                                                                                         ; out              ;
; |LAB_5|request_length2[2]                                                                                              ; |LAB_5|request_length2[2]                                                                                       ; out              ;
; |LAB_5|request_length2[1]                                                                                              ; |LAB_5|request_length2[1]                                                                                       ; out              ;
; |LAB_5|request_length2[0]                                                                                              ; |LAB_5|request_length2[0]                                                                                       ; out              ;
; |LAB_5|pause_length3[2]                                                                                                ; |LAB_5|pause_length3[2]                                                                                         ; out              ;
; |LAB_5|pause_length3[1]                                                                                                ; |LAB_5|pause_length3[1]                                                                                         ; out              ;
; |LAB_5|pause_length3[0]                                                                                                ; |LAB_5|pause_length3[0]                                                                                         ; out              ;
; |LAB_5|request_length3[2]                                                                                              ; |LAB_5|request_length3[2]                                                                                       ; out              ;
; |LAB_5|request_length3[1]                                                                                              ; |LAB_5|request_length3[1]                                                                                       ; out              ;
; |LAB_5|request_length3[0]                                                                                              ; |LAB_5|request_length3[0]                                                                                       ; out              ;
; |LAB_5|enable_device3                                                                                                  ; |LAB_5|enable_device3                                                                                           ; pin_out          ;
; |LAB_5|enable_device4                                                                                                  ; |LAB_5|enable_device4                                                                                           ; pin_out          ;
; |LAB_5|enable_device5                                                                                                  ; |LAB_5|enable_device5                                                                                           ; pin_out          ;
; |LAB_5|enable_device6                                                                                                  ; |LAB_5|enable_device6                                                                                           ; pin_out          ;
; |LAB_5|enable_device7                                                                                                  ; |LAB_5|enable_device7                                                                                           ; pin_out          ;
; |LAB_5|request0                                                                                                        ; |LAB_5|request0                                                                                                 ; pin_out          ;
; |LAB_5|request1                                                                                                        ; |LAB_5|request1                                                                                                 ; pin_out          ;
; |LAB_5|request2                                                                                                        ; |LAB_5|request2                                                                                                 ; pin_out          ;
; |LAB_5|request3                                                                                                        ; |LAB_5|request3                                                                                                 ; pin_out          ;
; |LAB_5|Device:inst3|inst2                                                                                              ; |LAB_5|Device:inst3|inst2                                                                                       ; regout           ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout               ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1             ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout               ; |LAB_5|Device:inst3|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[2]  ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]      ; regout           ;
; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[1]  ; |LAB_5|Device:inst3|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]      ; regout           ;
; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]          ; |LAB_5|Device:inst3|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]   ; out0             ;
; |LAB_5|Device:inst2|inst2                                                                                              ; |LAB_5|Device:inst2|inst2                                                                                       ; regout           ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout               ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout               ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0             ; |LAB_5|Device:inst2|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[2]  ; |LAB_5|Device:inst2|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]      ; regout           ;
; |LAB_5|Device:inst1|inst2                                                                                              ; |LAB_5|Device:inst1|inst2                                                                                       ; regout           ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout               ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0      ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1             ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~1      ; out0             ;
; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout               ; |LAB_5|Device:inst1|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout        ; out0             ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[2]  ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]      ; regout           ;
; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|counter_reg_bit1a[1]  ; |LAB_5|Device:inst1|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]      ; regout           ;
; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]          ; |LAB_5|Device:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[1]   ; out0             ;
; |LAB_5|Device:inst|inst2                                                                                               ; |LAB_5|Device:inst|inst2                                                                                        ; regout           ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0              ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0       ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout                ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout         ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0              ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0       ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout                ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout         ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0              ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0       ; out0             ;
; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout                ; |LAB_5|Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout         ; out0             ;
; |LAB_5|Control:inst13|inst3                                                                                            ; |LAB_5|Control:inst13|inst3                                                                                     ; out0             ;
; |LAB_5|Control:inst13|inst1                                                                                            ; |LAB_5|Control:inst13|inst1                                                                                     ; out0             ;
; |LAB_5|Control:inst13|inst5                                                                                            ; |LAB_5|Control:inst13|inst5                                                                                     ; out0             ;
; |LAB_5|Control:inst13|inst4                                                                                            ; |LAB_5|Control:inst13|inst4                                                                                     ; out0             ;
; |LAB_5|Control:inst13|inst6                                                                                            ; |LAB_5|Control:inst13|inst6                                                                                     ; out0             ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_reg_bit1a[2] ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2]     ; regout           ;
; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|counter_reg_bit1a[1] ; |LAB_5|Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1]     ; regout           ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]        ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] ; out0             ;
; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]        ; |LAB_5|Control:inst13|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2] ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 21 20:09:05 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off LAB_5 -c LAB_5
Info: Using vector source file "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB5/LAB_5.vwf"
Warning: Can't find node "data_bus[3]" for functional simulation. Ignored vector source file node.
Warning: Can't find node "data_bus[2]" for functional simulation. Ignored vector source file node.
Warning: Can't find node "data_bus[1]" for functional simulation. Ignored vector source file node.
Warning: Can't find node "data_bus[0]" for functional simulation. Ignored vector source file node.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 15.0 ns on register "|LAB_5|Device:inst3|inst2"
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|LAB_5|Device:inst1|inst2"
Warning: Found clock-sensitive change during active clock edge at time 35.0 ns on register "|LAB_5|Device:inst2|inst2"
Warning: Found clock-sensitive change during active clock edge at time 65.0 ns on register "|LAB_5|Device:inst|inst2"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      37.04 %
Info: Number of transitions in simulation is 474
Info: Quartus II Simulator was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Wed Nov 21 20:09:05 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


