# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/zynqFFT32_IP/zynqFFT32_IP.srcs/sources_1/bd/ip1/ip/ip1_FFT_0_1/ip1_FFT_0_1.xci
# IP: The module: 'ip1_FFT_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/zynqFFT32_IP/zynqFFT32_IP.srcs/sources_1/bd/ip1/ip/ip1_FFT_0_1/constraints/FFT_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ip1_FFT_0_1'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/zynqFFT32_IP/zynqFFT32_IP.srcs/sources_1/bd/ip1/ip/ip1_FFT_0_1/ip1_FFT_0_1.xci
# IP: The module: 'ip1_FFT_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/teach-fpga/01-fft/build/zynqFFT32_IP/zynqFFT32_IP.srcs/sources_1/bd/ip1/ip/ip1_FFT_0_1/constraints/FFT_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'ip1_FFT_0_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
