{
    "name": "uvm-verfication-for-vs-code",
    "displayName": "UVM Verfication for VS Code",
    "description": "Snippets and syntax highlight for UVM",
    "version": "0.0.3",
    "publisher": "xiaohuyz",
    "engines": {
        "vscode": "^1.57.0"
    },
    "license": "MIT",
    "author": {
        "name": "xiaohuyz",
        "email": "xiaohuyz@163.com"
    },
    "repository": {
		"type": "git",
		"url": "https://github.com/xiaohuyz/uvm-verfication-for-vs-code"
	},
    "categories": [
        "Programming Languages",
        "Snippets"
    ],
    "keywords": [
        "Hardware Verification Language",
        "SystemVerilog",
        "UVM Verfication"
    ],
    "contributes": {
        "languages": [
            {
                "id": "systemverilog",
                "aliases": [
                    "SystemVerilog",
                    "systemverilog"
                ],
                "extensions": [
                    ".sv",
                    ".svh"
                ],
                "configuration": "./language-configuration.json"
            }
        ],
        "grammars": [
            {
                "language": "systemverilog",
                "scopeName": "source.sv",
                "path": "./syntaxes/systemverilog.tmLanguage.json"
            }
        ],
        "snippets": [
            {
                "language": "systemverilog",
                "path": "./snippets/sv_containers.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/sv_language_constructs.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/uvm_containers.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/uvm_macros.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/uvm_phases.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/uvm_keywords.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/uvm_methods.json"
            }
            
        ],
            "icon": "images/icon.jpg",
            "galleryBanner": {
              "color": "#C80000",
              "theme": "dark"
            }
    }
}