Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TrafficControl_behav xil_defaultlib.TrafficControl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-923] index value <8> is out of range [7:0] of array <road_pattern> [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:182]
WARNING: [VRFC 10-923] index value <9> is out of range [7:0] of array <road_pattern> [C:/Users/SIRO/Desktop/repositorios_stm32/Proyecto_SED/carretera/carretera.srcs/sources_1/new/coche.vhd:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.trafficcontrol
Built simulation snapshot TrafficControl_behav
