// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _k2c_sub2idx_HH_
#define _k2c_sub2idx_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct k2c_sub2idx : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > sub_address0;
    sc_out< sc_logic > sub_ce0;
    sc_in< sc_lv<64> > sub_q0;
    sc_out< sc_lv<3> > shape_address0;
    sc_out< sc_logic > shape_ce0;
    sc_in< sc_lv<64> > shape_q0;
    sc_in< sc_lv<64> > ndim;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    k2c_sub2idx(sc_module_name name);
    SC_HAS_PROCESS(k2c_sub2idx);

    ~k2c_sub2idx();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > tmp_1_fu_90_p1;
    sc_signal< sc_lv<4> > tmp_1_reg_143;
    sc_signal< sc_lv<64> > i_cast1_fu_94_p1;
    sc_signal< sc_lv<64> > i_cast1_reg_148;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > i_1_fu_108_p2;
    sc_signal< sc_lv<3> > i_1_reg_156;
    sc_signal< sc_lv<1> > exitcond_fu_103_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > j_fu_114_p2;
    sc_signal< sc_lv<64> > j_reg_171;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_fu_121_p2;
    sc_signal< sc_lv<64> > idx_1_fu_126_p2;
    sc_signal< sc_lv<64> > temp_1_fu_132_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > idx_reg_48;
    sc_signal< sc_lv<3> > i_reg_60;
    sc_signal< sc_lv<64> > temp1_reg_71;
    sc_signal< sc_lv<64> > j_0_in_reg_81;
    sc_signal< sc_lv<4> > i_cast_fu_99_p1;
    sc_signal< sc_lv<64> > temp_1_fu_132_p0;
    sc_signal< sc_lv<64> > ap_return_preg;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_exitcond_fu_103_p2();
    void thread_i_1_fu_108_p2();
    void thread_i_cast1_fu_94_p1();
    void thread_i_cast_fu_99_p1();
    void thread_idx_1_fu_126_p2();
    void thread_j_fu_114_p2();
    void thread_shape_address0();
    void thread_shape_ce0();
    void thread_sub_address0();
    void thread_sub_ce0();
    void thread_temp_1_fu_132_p0();
    void thread_temp_1_fu_132_p2();
    void thread_tmp_1_fu_90_p1();
    void thread_tmp_fu_121_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
