

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             500000000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 730.0:730.0:730.0:950.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 730000000.000000:730000000.000000:730000000.000000:950000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136986301370:0.00000000136986301370:0.00000000136986301370:0.00000000105263157895
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
dc41885788db102298b831a6442dee31  /home/z/Workspace/model_gpu_cache/build/sad_sim
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/z/Workspace/model_gpu_cache/build/sad_sim
Running md5sum using "md5sum /home/z/Workspace/model_gpu_cache/build/sad_sim "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/z/Workspace/model_gpu_cache/build/sad_sim > _cuobjdump_complete_output_0XFRC0"
Parsing file _cuobjdump_complete_output_0XFRC0
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: sad4.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: sad4.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: largerBlocks.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: largerBlocks.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=sad4.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x4041b0, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sad_loc" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "sad_loc_8b" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "frame_loc" from 0x0 to 0x20 (shared memory space)
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11mb_sad_calcPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:76) @%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (_2.ptx:136) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0e8 (_2.ptx:97) @%p2 bra $Lt_0_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_2.ptx:126) mov.u64 %rd1, frame_loc;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_2.ptx:127) bra.uni $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (_2.ptx:136) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x288 (_2.ptx:154) @%p3 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x870 (_2.ptx:377) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x378 (_2.ptx:186) @%p6 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x870 (_2.ptx:377) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7f0 (_2.ptx:351) @%p8 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_2.ptx:353) cvt.u64.u32 %rd13, %r97;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x840 (_2.ptx:365) @%p9 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x858 (_2.ptx:371) add.u32 %r97, %r97, 3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x868 (_2.ptx:373) @%p10 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x870 (_2.ptx:377) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x890 (_2.ptx:381) @%p11 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_2.ptx:451) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x908 (_2.ptx:396) @%p12 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_2.ptx:451) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x930 (_2.ptx:402) @%p13 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_2.ptx:451) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xa78 (_2.ptx:446) @%p14 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_2.ptx:451) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mb_sad_calcPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mPpqYx"
Running: cat _ptx_mPpqYx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_AyE0j5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_AyE0j5 --output-file  /dev/null 2> _ptx_mPpqYxinfo"
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=32, lmem=0, smem=32, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mPpqYx _ptx2_AyE0j5 _ptx_mPpqYxinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=largerBlocks.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x404400, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xaa8 (_3.ptx:67) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:108) cvt.s32.u32 %r27, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbf0 (_3.ptx:112) @%p2 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_3.ptx:200) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe40 (_3.ptx:197) @%p3 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_3.ptx:200) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z18larger_sad_calc_16Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe70 (_3.ptx:219) @%p1 bra $Lt_1_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_3.ptx:300) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1088 (_3.ptx:297) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_3.ptx:300) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18larger_sad_calc_16Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_sXUFLC"
Running: cat _ptx_sXUFLC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GFPmda
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GFPmda --output-file  /dev/null 2> _ptx_sXUFLCinfo"
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_sXUFLC _ptx2_GFPmda _ptx_sXUFLCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x404480, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -2147432960
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x60e220 0x1cd2aa0
GPGPU-Sim PTX:   devPtr32 = 8000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x8000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x4041b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11mb_sad_calcPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
####  CUstream_st::push: Start pushing kernel: mb_sad_calc  ####
kernel '_Z11mb_sad_calcPtS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (38635,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(38636,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38683,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38684,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38718,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38719,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38724,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(38725,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38727,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38728,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38732,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38733,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (38793,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(38794,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38802,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38802,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38803,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38803,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (38803,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(38804,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38807,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38808,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38810,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38811,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (38821,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(38822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38822,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38823,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38828,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (38870,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(38871,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38883,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38884,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (38899,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(38900,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38900,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38901,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (38901,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(38902,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38902,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (38904,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38904,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(38905,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38905,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38910,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38911,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38912,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38913,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38920,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(38921,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38927,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38928,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (38940,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(38941,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38950,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38951,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38951,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38952,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38968,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(38969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38977,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38978,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38992,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38993,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38996,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38997,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38997,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38998,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39019,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39020,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39024,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39025,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39033,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39034,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (39039,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(39040,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39040,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(39041,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39043,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(39044,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (39044,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(39045,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39046,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39047,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (39047,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(39048,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39055,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39056,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39058,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39059,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39062,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39063,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39071,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39072,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39072,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39073,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39076,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39077,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (39080,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(39081,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (39082,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(39083,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39091,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39092,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39092,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39093,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39094,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39095,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39098,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39099,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (39108,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(39109,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39114,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39115,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39116,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(39117,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (39118,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39118,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39119,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(39119,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (39123,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(39124,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39129,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39130,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39135,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39136,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39137,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (39137,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39138,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(39138,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39144,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39145,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39146,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39146,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39147,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39147,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (39149,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(39150,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39154,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39155,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39157,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39158,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39163,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39164,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39169,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39170,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39171,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39178,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(39179,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39179,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39180,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39180,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39180,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39181,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(39181,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (39182,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(39183,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39183,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39183,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39184,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39184,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39184,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39185,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39191,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39192,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39193,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (39193,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(39194,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(39194,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39197,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39197,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39198,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39198,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (39199,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(39200,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39204,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39205,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39207,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (39207,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (39207,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(39208,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(39208,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(39208,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39210,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39211,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (39214,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(39215,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39221,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39222,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39224,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39225,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39228,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39229,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39246,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39247,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39250,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39250,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39250,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39251,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39251,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39251,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (39254,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(39255,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39256,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39256,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39257,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39257,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (39258,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(39259,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39263,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39264,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (39266,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (39266,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39266,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(39267,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(39267,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(39267,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39269,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39270,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (39271,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(39272,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (39276,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(39277,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (39278,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(39279,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39282,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39283,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39292,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(39293,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39293,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39294,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39297,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39298,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39298,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (39343,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(39344,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (74613,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(74614,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (74638,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(74639,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (74641,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(74642,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (74644,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(74645,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (74659,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(74660,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74705,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(74706,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (74737,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(74738,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (74740,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(74741,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75283,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(75284,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (75286,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(75287,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (75289,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(75290,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (75343,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(75344,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (75346,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(75347,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (75350,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(75351,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75355,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(75356,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (75366,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(75367,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (75711,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(75712,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75823,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75824,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75826,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(75827,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (75859,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(75860,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (75905,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(75906,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (75919,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(75920,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (75927,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(75928,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (75928,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(75929,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (75957,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(75958,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (76028,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(76029,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (76056,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(76057,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (76057,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(76058,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (76064,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(76065,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (76070,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(76071,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (76077,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(76078,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (76084,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(76085,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (76093,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(76094,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (76130,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(76131,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (76133,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(76134,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (76144,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(76145,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (76147,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(76148,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (76148,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76148,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(76149,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(76149,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (76170,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(76171,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (76183,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(76184,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (76193,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(76194,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (76218,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(76219,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (76239,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(76240,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (76243,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(76244,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (76256,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(76257,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (76326,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(76327,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (76336,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(76337,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76868,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(76869,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (76883,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(76884,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (76974,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(76975,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (77018,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(77019,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (77032,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(77033,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77053,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(77054,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (77084,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(77085,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (77102,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(77103,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (77165,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(77166,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (77170,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(77171,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (77176,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(77177,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (77197,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(77198,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (77204,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(77205,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (77205,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(77206,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (77248,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(77249,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (77269,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(77270,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (77272,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(77273,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (77277,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(77278,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (77303,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(77304,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (77309,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(77310,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (77326,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(77327,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (77327,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(77328,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (77332,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(77333,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (77333,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(77334,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (77371,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(77372,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (77390,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(77391,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (77426,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(77427,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (77429,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(77430,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (77436,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(77437,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (77462,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(77463,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (77474,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(77475,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (77482,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(77483,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (77494,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(77495,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (77528,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(77529,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (77530,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(77531,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (77532,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(77533,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (77533,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(77534,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (77559,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(77560,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77572,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77573,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (77578,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(77579,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (77584,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (77584,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(77585,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(77585,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (77595,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(77596,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (77598,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(77599,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (77616,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(77617,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (77626,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(77627,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (77652,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(77653,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (77653,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(77654,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (77669,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(77670,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (77753,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(77754,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (77769,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(77770,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (77801,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(77802,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (77866,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(77867,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (77878,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(77879,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (77889,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(77890,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77903,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77904,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (77957,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(77958,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (77960,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(77961,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (77985,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(77986,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (77995,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(77996,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (77998,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(77999,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (78003,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(78004,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (78013,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(78014,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (78020,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(78021,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (78022,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(78023,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (78041,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(78042,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (78044,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(78045,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (78050,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(78051,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (78057,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(78058,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (78074,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(78075,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78077,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(78078,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78082,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(78083,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (113156,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(113157,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (113239,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(113240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (113269,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(113270,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (113302,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(113303,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113309,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(113310,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (113329,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(113330,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (113333,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (113333,0), 6 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(113334,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(113335,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (113959,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(113960,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (113977,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(113978,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113996,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(113997,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (114019,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(114020,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (114022,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(114023,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (114027,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(114028,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (114030,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(114031,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (114069,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(114070,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (114118,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(114119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (114167,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(114168,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (114217,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(114218,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (114235,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(114236,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (114238,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(114239,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (114243,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(114244,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (114247,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(114248,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (114309,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(114310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (114396,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(114397,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (114514,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(114515,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (114521,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(114522,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114556,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(114557,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (114570,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(114571,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (114584,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(114585,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (114603,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (114603,0), 6 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(114604,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(114605,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114722,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(114723,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (114746,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(114747,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (114763,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(114764,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (114766,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(114767,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (114833,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(114834,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (114861,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(114862,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (114901,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(114902,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (114926,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(114927,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (114929,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(114930,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (114948,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(114949,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (114952,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(114953,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (114957,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(114958,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (114965,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(114966,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (115033,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(115034,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (115080,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(115081,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (115099,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(115100,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (115272,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(115273,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115273,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(115274,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (115275,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(115276,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (115276,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(115277,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (115279,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(115280,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (115280,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(115281,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115283,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(115284,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (115296,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(115297,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (115312,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(115313,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (115357,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(115358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (115363,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(115364,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (115375,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(115376,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (115387,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(115388,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (115438,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(115439,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115444,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(115445,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115460,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(115461,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (115461,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(115462,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (115520,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(115521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (115535,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(115536,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (115661,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(115662,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (115667,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(115668,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115737,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(115738,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (115740,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(115741,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (115767,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(115768,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (115833,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(115834,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115883,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(115884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (115887,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(115888,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (115931,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(115932,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (115941,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(115942,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (115945,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(115946,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (115965,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(115966,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (115967,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(115968,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (115989,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(115990,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116007,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(116008,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (116030,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(116031,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (116042,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(116043,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (116046,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(116047,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (116072,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(116073,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (116123,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(116124,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116126,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(116127,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (116129,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(116130,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (116132,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(116133,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116133,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(116134,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (116169,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(116170,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116191,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(116192,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (116194,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(116195,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (116196,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(116197,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (116202,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(116203,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (116209,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(116210,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (116239,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(116240,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (116246,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (116246,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(116247,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(116247,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (116249,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(116250,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116258,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(116259,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (116297,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(116298,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (116313,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(116314,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (116354,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(116355,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (116364,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(116365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (116367,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(116368,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116372,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(116373,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (116391,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(116392,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (116410,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(116411,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (116413,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(116414,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (116436,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(116437,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (116688,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(116689,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (116699,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(116700,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (116713,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(116714,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (116718,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(116719,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (116729,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(116730,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116736,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(116737,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (116746,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(116747,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (116756,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(116757,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (151723,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(151724,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (151740,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(151741,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (151747,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(151748,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (151756,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(151757,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (151773,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(151774,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (151795,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(151796,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (151798,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(151799,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (151806,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(151807,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (152072,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(152073,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (152095,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(152096,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (152130,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(152131,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (152133,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(152134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (152136,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(152137,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (152139,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(152140,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (152160,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(152161,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (152192,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(152193,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (152847,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(152848,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (152862,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(152863,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (152996,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(152997,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (153000,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(153001,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (153085,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(153086,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (153172,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(153173,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (153181,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(153182,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (153251,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(153252,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (153659,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(153660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (153743,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(153744,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (153761,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(153762,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (153788,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(153789,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (153821,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(153822,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (153862,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(153863,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (153919,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(153920,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (154007,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(154008,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (154119,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(154120,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (154156,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(154157,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (154169,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(154170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (154191,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(154192,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (154205,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(154206,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (154263,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(154264,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (154272,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(154273,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (154279,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(154280,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (154285,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(154286,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (154378,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(154379,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (154384,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(154385,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (154408,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(154409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (154413,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(154414,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (154451,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(154452,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (154455,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(154456,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (154478,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(154479,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (154504,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(154505,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (154514,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(154515,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (154533,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(154534,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (154561,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(154562,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (154572,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(154573,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (154583,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(154584,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (154584,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(154585,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (154608,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (154608,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(154609,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(154609,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154610,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (154610,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(154611,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(154611,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (154661,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(154662,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154663,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(154664,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (154666,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(154667,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (154667,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(154668,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (154684,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(154685,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (154685,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(154686,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (154696,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(154697,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (154717,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(154718,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (154723,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(154724,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (154725,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(154726,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (154728,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(154729,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (154733,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(154734,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (154734,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(154735,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (154739,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(154740,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (154740,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(154741,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (154743,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(154744,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (154746,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(154747,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (154748,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(154749,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (154749,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(154750,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (154782,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(154783,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (154787,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(154788,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (154796,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(154797,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (154805,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(154806,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (154809,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(154810,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (154816,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(154817,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (154834,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(154835,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (154882,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(154883,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (154889,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(154890,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (154909,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(154910,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (155226,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(155227,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (155257,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(155258,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (155294,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(155295,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (155297,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(155298,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (155304,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(155305,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (155357,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(155358,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (155389,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(155390,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (155412,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(155413,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (155436,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(155437,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (155444,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(155445,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (155453,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(155454,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (155456,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(155457,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (155469,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(155470,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (155479,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(155480,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (155480,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(155481,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (155487,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(155488,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (155584,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(155585,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (155590,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(155591,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (155594,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(155595,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (155606,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(155607,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (155618,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(155619,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (155626,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(155627,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (155675,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(155676,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (155679,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(155680,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (155869,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(155870,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (155885,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(155886,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (155890,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(155891,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (155927,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(155928,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (155934,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(155935,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (155937,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(155938,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (155944,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(155945,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (155954,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(155955,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (188437,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(188438,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (188445,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(188446,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (188452,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(188453,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (188455,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(188456,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (188462,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(188463,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (188470,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(188471,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (188482,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(188483,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (188490,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(188491,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (191269,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(191270,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (191286,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(191287,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (191296,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(191297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (191299,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(191300,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (191322,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(191323,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (191328,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(191329,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (191389,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(191390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (191396,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(191397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (191806,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(191807,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (191865,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(191866,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (191892,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(191893,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (191962,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(191963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (191977,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(191978,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (191998,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(191999,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (192005,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(192006,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (192045,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(192046,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (192048,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(192049,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (192055,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(192056,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (192061,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (192061,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(192062,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(192062,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (192083,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(192084,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (192120,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(192121,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (192136,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(192137,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (192140,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(192141,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (192142,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(192143,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (192148,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(192149,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (192156,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(192157,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (192159,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(192160,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (192179,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(192180,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (192185,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(192186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (192189,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(192190,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (192203,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(192204,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (192219,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(192220,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (192234,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(192235,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (192239,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(192240,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (192264,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(192265,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (192312,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(192313,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (192319,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(192320,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (192335,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(192336,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (192336,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(192337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (192574,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(192575,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (192651,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(192652,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (192655,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(192656,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (192680,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(192681,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (192725,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(192726,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (192729,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(192730,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (192769,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(192770,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (192775,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(192776,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (192782,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(192783,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (192797,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(192798,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (192816,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(192817,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (192819,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(192820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (192832,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(192833,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (192836,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(192837,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (192844,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(192845,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (192902,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(192903,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (193312,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(193313,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (193325,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(193326,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (193336,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(193337,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (193371,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(193372,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (193428,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(193429,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (193436,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(193437,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (193483,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(193484,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (193511,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(193512,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (193556,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(193557,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (193569,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(193570,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (193584,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(193585,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (193590,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(193591,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (193595,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(193596,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (193614,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(193615,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (193616,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(193617,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (193624,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(193625,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (193673,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(193674,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (193685,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(193686,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (193688,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(193689,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (193707,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(193708,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (193710,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(193711,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (193712,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(193713,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (193721,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(193722,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (193727,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(193728,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (193756,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(193757,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (193836,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(193837,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (193859,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(193860,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (193862,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (193862,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(193863,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(193863,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (193911,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(193912,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (193914,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(193915,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (193919,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(193920,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (193947,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(193948,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (193982,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(193983,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (194009,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(194010,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (194027,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(194028,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (194054,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(194055,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (194058,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(194059,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (194062,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(194063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (194097,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(194098,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (194609,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(194610,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (194612,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(194613,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (194635,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(194636,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (194641,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(194642,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (194647,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(194648,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (194671,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(194672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (194679,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(194680,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (194682,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(194683,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (194686,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(194687,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (194704,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(194705,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (194714,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(194715,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (194724,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(194725,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (194733,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(194734,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (194736,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(194737,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (194739,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(194740,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (194744,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(194745,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (227004,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(227005,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (227008,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(227009,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (227011,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(227012,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (227028,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(227029,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (227032,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(227033,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (227039,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(227040,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (227042,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(227043,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (227067,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(227068,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (228591,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(228592,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (228674,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(228675,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (228681,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(228682,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (228717,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(228718,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (228726,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(228727,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (228748,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(228749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (228764,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (228764,0), 6 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(228765,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(228766,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (229079,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(229080,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (229122,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(229123,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (229152,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(229153,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (229157,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(229158,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (229160,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(229161,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (229163,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(229164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (229241,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(229242,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (229247,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(229248,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (229820,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(229821,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (229821,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(229822,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (229829,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(229830,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (229839,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(229840,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (229857,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(229858,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (229870,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(229871,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (229874,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(229875,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (229883,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(229884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (229894,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(229895,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (229932,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(229933,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (229943,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(229944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (229984,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(229985,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (229989,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(229990,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (230037,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(230038,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (230064,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(230065,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (230128,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(230129,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (230991,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(230992,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (231020,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(231021,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (231104,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(231105,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (231121,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(231122,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (231141,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(231142,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (231147,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(231148,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (231150,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(231151,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (231157,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(231158,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (231170,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(231171,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (231171,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(231172,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (231174,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(231175,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (231181,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(231182,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (231184,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(231185,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (231185,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (231185,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(231186,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(231186,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (231190,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(231191,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (231192,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(231193,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (231193,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(231194,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (231197,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(231198,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (231202,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(231203,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (231208,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(231209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (231211,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(231212,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (231215,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(231216,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (231219,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(231220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (231297,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(231298,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (231396,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(231397,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (231416,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(231417,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (231431,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(231432,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (231445,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(231446,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (231454,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(231455,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (231462,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(231463,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (231464,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(231465,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (232363,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(232364,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (232397,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(232398,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (232400,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(232401,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (232409,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(232410,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (232432,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(232433,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (232464,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (232464,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(232465,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(232465,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (232473,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(232474,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (232476,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(232477,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (232483,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(232484,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (232486,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(232487,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (232488,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(232489,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (232503,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(232504,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (232513,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(232514,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (232533,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(232534,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (232534,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(232535,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (232552,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(232553,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (232555,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(232556,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (232557,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(232558,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (232563,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(232564,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (232570,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(232571,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (232582,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(232583,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (232614,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(232615,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (232682,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(232683,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (232691,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(232692,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (232760,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(232761,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (232772,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(232773,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (232803,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(232804,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (232818,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(232819,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (232822,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(232823,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (232836,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(232837,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (232844,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(232845,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (232853,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(232854,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (232860,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(232861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (232863,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(232864,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (232866,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(232867,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (232867,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(232868,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (232872,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(232873,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (232889,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(232890,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (232892,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(232893,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (233379,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(233380,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (233510,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(233511,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (233545,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(233546,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (233548,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(233549,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (233557,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(233558,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (233571,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(233572,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (233587,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(233588,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (233593,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(233594,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (266052,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(266053,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (266165,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(266166,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (266184,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(266185,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (266190,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(266191,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (266205,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(266206,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (266217,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(266218,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (266225,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(266226,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (266251,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(266252,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (266388,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(266389,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (266403,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(266404,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (266410,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(266411,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (266418,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(266419,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (266421,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(266422,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (266422,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(266423,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (266432,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(266433,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (266463,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(266464,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (267502,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(267503,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (267638,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(267639,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (267650,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(267651,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (267661,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(267662,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (267671,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(267672,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (267677,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(267678,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (267688,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(267689,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (267708,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(267709,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (267907,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(267908,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (267989,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(267990,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (268004,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(268005,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (268036,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(268037,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (268059,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(268060,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (268073,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(268074,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (268082,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(268083,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (268101,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(268102,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (268606,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(268607,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (268623,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(268624,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (268654,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(268655,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (268657,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(268658,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (268662,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(268663,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (268681,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(268682,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (268689,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(268690,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (268716,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(268717,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (269127,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(269128,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (269142,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(269143,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (269155,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(269156,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (269203,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(269204,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (269234,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(269235,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (269241,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(269242,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (269360,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(269361,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (269369,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(269370,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (269863,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(269864,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (269884,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(269885,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (269899,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(269900,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (269960,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(269961,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (270006,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(270007,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (270010,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(270011,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (270013,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(270014,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (270015,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(270016,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (270016,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(270017,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (270061,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(270062,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (270072,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(270073,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (270076,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(270077,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (270077,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(270078,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (270129,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(270130,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (270134,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(270135,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (270141,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(270142,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (270151,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(270152,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (270165,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(270166,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (270192,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(270193,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (270196,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(270197,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (270199,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(270200,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (270202,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(270203,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (270210,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(270211,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (270229,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(270230,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (270239,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(270240,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (270245,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(270246,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (270251,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(270252,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (270269,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(270270,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (270275,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(270276,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (270290,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(270291,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (270297,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(270298,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (270302,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (270302,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(270303,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(270303,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (270305,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (270305,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(270306,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(270306,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (270310,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(270311,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (270320,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(270321,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (270337,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(270338,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (270341,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(270342,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (270415,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(270416,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (270901,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(270902,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (270914,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(270915,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (270921,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(270922,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (271015,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(271016,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (271018,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(271019,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (271039,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(271040,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (271047,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(271048,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (271050,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(271051,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (271051,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(271052,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (271066,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (271066,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(271067,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(271067,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (271091,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(271092,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (271112,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(271113,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (271118,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(271119,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (271119,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(271120,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (271125,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(271126,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (271437,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(271438,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (271524,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(271525,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (271544,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(271545,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (271548,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(271549,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (271560,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(271561,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (271572,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(271573,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (271593,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(271594,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (271607,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(271608,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (271902,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(271903,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (271913,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(271914,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (271931,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(271932,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (271940,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(271941,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (271943,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(271944,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (271944,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(271945,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (271951,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(271952,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (271961,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(271962,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (304631,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(304632,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (304740,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(304741,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (304753,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(304754,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (304756,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(304757,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (304761,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(304762,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (304777,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(304778,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (304787,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(304788,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (304797,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(304798,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (305292,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(305293,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (305314,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(305315,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (305343,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(305344,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (305346,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(305347,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (305351,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(305352,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (305365,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(305366,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (305375,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(305376,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (305413,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(305414,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (306008,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(306009,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (306084,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(306085,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (306092,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(306093,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (306108,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(306109,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (306120,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(306121,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (306130,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(306131,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (306154,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(306155,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (306165,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(306166,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (306166,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(306167,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (306237,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(306238,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (306257,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(306258,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (306276,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(306277,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (306285,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(306286,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (306293,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(306294,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (306311,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(306312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (306340,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(306341,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (306405,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(306406,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (306506,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(306507,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (306538,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(306539,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (306551,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(306552,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (306580,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (306580,0), 6 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(306581,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(306582,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (306600,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(306601,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (306604,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(306605,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (306782,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(306783,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (306809,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(306810,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (306813,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(306814,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (306819,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(306820,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (306828,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(306829,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (306837,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(306838,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (306847,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(306848,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (306856,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(306857,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (307914,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(307915,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (307919,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(307920,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (307948,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(307949,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (307960,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(307961,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (307965,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(307966,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (307977,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(307978,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (307981,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(307982,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (307986,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(307987,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (308037,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(308038,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (308040,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(308041,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (308043,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(308044,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (308046,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(308047,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (308060,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(308061,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (308063,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(308064,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (308066,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(308067,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (308082,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(308083,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (308634,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(308635,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (308637,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(308638,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (308644,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(308645,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (308655,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(308656,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (308690,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(308691,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (308696,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(308697,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (308712,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(308713,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (308737,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (308737,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(308738,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(308738,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (308834,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(308835,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (308840,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(308841,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (308855,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(308856,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (308864,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(308865,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (308886,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(308887,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (308894,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(308895,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (308927,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(308928,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (309089,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(309090,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (309274,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(309275,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (309290,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(309291,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (309294,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(309295,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (309314,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(309315,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (309364,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(309365,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (309384,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(309385,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (309387,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(309388,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (309735,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(309736,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (309784,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(309785,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (309806,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(309807,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (309827,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(309828,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (309841,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(309842,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (309849,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(309850,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (309920,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(309921,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (309934,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(309935,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (310041,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(310042,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (310067,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(310068,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (310070,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(310071,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (310076,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(310077,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (310085,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(310086,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (310088,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(310089,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (310104,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(310105,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (310117,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(310118,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (310130,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(310131,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (310135,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(310136,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (310156,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(310157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (310161,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(310162,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (310198,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(310199,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (310208,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(310209,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (310211,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(310212,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (310214,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(310215,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (310686,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(310687,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (310697,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(310698,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (310715,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(310716,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (310721,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(310722,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (310724,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(310725,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (310739,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(310740,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (310743,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(310744,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (310751,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(310752,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (342296,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(342297,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (342393,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(342394,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (342414,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(342415,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (342421,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(342422,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (342442,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(342443,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (342448,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(342449,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (342475,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(342476,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (342476,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(342477,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (342866,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(342867,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (342985,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(342986,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (343001,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(343002,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (343014,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(343015,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (343016,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(343017,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (343026,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(343027,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (343035,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(343036,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (343063,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(343064,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (344410,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(344411,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (344445,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(344446,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (344466,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(344467,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (344480,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(344481,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (344483,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(344484,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (344490,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(344491,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (344494,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(344495,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (344501,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(344502,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (344514,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(344515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (344520,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(344521,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (344534,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(344535,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (344541,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(344542,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (344555,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(344556,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (344558,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(344559,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (344563,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(344564,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (344591,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(344592,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (344599,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(344600,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (344603,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(344604,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (344635,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(344636,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (344642,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(344643,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (344645,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(344646,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (344731,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(344732,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (344782,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(344783,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (344822,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(344823,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (345323,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(345324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (345341,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(345342,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (345344,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(345345,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (345352,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(345353,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (345382,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(345383,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (345385,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(345386,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (345389,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(345390,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (345398,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(345399,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (345538,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(345539,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (345655,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(345656,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (345665,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(345666,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (345691,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(345692,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (345715,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (345715,0), 6 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(345716,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(345717,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (345733,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (345733,0), 6 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(345734,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(345735,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (346868,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(346869,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (346886,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(346887,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (346913,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(346914,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (346938,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(346939,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (346954,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(346955,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (346957,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(346958,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (347008,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(347009,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (347023,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(347024,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (347528,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(347529,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (347539,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(347540,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (347548,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(347549,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (347558,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(347559,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (347566,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(347567,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (347574,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(347575,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (347597,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(347598,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (347601,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(347602,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (347602,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(347603,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (347612,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(347613,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (347626,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(347627,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (347629,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(347630,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (347635,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(347636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (347655,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(347656,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (347661,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(347662,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (347667,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(347668,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (347671,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(347672,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (347689,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(347690,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (347699,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(347700,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (347705,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(347706,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (347711,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(347712,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (347725,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(347726,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (347728,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(347729,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (347749,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(347750,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (347763,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(347764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (347781,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(347782,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (347784,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(347785,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (347794,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(347795,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (347797,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(347798,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (347801,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(347802,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (347821,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(347822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (347829,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(347830,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (348034,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(348035,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (348043,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(348044,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (348069,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(348070,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (348090,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(348091,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (348100,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(348101,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (348110,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(348111,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (348120,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(348121,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (348130,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(348131,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (349383,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(349384,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (349387,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(349388,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (349394,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(349395,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (349411,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(349412,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (349414,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(349415,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (349426,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(349427,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (349443,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(349444,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (349446,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(349447,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (349493,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(349494,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (349603,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(349604,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (349613,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(349614,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (349626,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(349627,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349645,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (349645,0), 6 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(349646,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(349647,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (349650,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(349651,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (349664,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(349665,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (380889,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(380890,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (381020,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(381021,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (381037,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(381038,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (381045,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(381046,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (381063,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(381064,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (381067,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(381068,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (381080,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(381081,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (381113,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(381114,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (381306,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(381307,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (381320,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(381321,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (381348,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(381349,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (381351,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(381352,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (381352,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(381353,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (381356,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(381357,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (381359,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(381360,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (381405,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(381406,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (381792,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(381793,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (381809,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(381810,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (381813,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(381814,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (381820,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(381821,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (381830,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(381831,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (381852,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(381853,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (381870,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(381871,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (381909,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(381910,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (382689,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(382690,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (382697,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(382698,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (382700,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (382700,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(382701,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(382701,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (382706,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(382707,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (382707,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(382708,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (382710,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(382711,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (382730,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(382731,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (382735,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(382736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (382737,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(382738,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (382740,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(382741,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (382741,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(382742,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (382748,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(382749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (382751,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(382752,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (382778,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(382779,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (382781,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(382782,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (384119,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(384120,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (384123,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(384124,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (384126,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(384127,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (384156,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(384157,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (384159,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(384160,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (384162,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(384163,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (384173,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(384174,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (384176,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(384177,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (384178,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(384179,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (384191,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(384192,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (384192,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(384193,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (384200,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(384201,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (384205,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(384206,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (384209,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(384210,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (384211,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(384212,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (384233,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(384234,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (384252,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(384253,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (384271,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(384272,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (384274,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(384275,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (384277,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(384278,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (384284,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(384285,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (384298,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(384299,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (384308,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(384309,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (384331,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(384332,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (385331,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(385332,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (385334,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(385335,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (385406,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(385407,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (385443,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(385444,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (385450,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(385451,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (385459,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(385460,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (385483,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(385484,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (385528,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(385529,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (385605,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(385606,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (385636,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(385637,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (385639,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(385640,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (385644,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(385645,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (385662,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(385663,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (385668,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(385669,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (385671,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(385672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (385695,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(385696,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (386198,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(386199,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (386332,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(386333,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (386384,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(386385,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (386392,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(386393,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (386405,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386406,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (386425,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(386426,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (386438,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(386439,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (386453,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(386454,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (386708,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(386709,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (386737,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(386738,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (386750,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(386751,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (386757,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386758,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (386760,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(386761,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (386763,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(386764,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (386777,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(386778,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (386780,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(386781,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (387067,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(387068,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (387128,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(387129,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (387131,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(387132,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (387142,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(387143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (387171,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(387172,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (387174,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(387175,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (387177,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(387178,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (387186,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(387187,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387189,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(387190,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (387195,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(387196,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (387200,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(387201,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (387202,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(387203,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (387215,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(387216,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (387217,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(387218,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (387223,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(387224,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (387237,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(387238,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (388359,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(388360,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (388365,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(388366,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (388373,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(388374,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (388376,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(388377,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (388394,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(388395,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (388399,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(388400,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (388405,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(388406,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (388414,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(388415,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (419767,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(419768,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (419784,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(419785,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (419792,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(419793,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (419808,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(419809,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (419814,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(419815,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (419824,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(419825,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (419854,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(419855,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (419889,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(419890,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (419893,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(419894,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (419896,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(419897,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (419904,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(419905,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (419913,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(419914,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (419919,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(419920,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (419938,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(419939,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (419963,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(419964,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (419995,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(419996,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (420141,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(420142,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (420154,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(420155,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (420166,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(420167,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (420169,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(420170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (420189,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(420190,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (420197,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(420198,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (420202,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(420203,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (420205,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(420206,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (420400,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(420401,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (420431,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(420432,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (420450,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(420451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (420459,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(420460,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (420462,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(420463,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (420483,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(420484,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420535,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(420536,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (420538,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(420539,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (420655,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(420656,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (420677,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(420678,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (420700,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(420701,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (420713,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(420714,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (420718,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(420719,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (420728,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(420729,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (420738,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(420739,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (420747,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(420748,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (421935,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(421936,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (422059,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(422060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (422086,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(422087,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (422105,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(422106,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (422113,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(422114,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (422123,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (422123,0), 6 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(422124,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(422125,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422151,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(422152,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (422887,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(422888,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (422967,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(422968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (423008,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(423009,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (423038,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(423039,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (423056,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (423056,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(423057,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(423057,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (423071,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(423072,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (423074,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(423075,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (423076,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(423077,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (423095,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(423096,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (423096,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(423097,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (423103,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(423104,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (423113,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(423114,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (423121,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(423122,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (423123,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (423123,0), 6 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(423124,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(423125,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (423322,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(423323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (423332,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(423333,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (423340,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(423341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (423358,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(423359,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (423363,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(423364,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (423370,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(423371,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (423383,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(423384,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (423390,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(423391,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (424433,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424434,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (424436,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(424437,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (424451,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(424452,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (424457,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(424458,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (424465,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(424466,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (424489,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(424490,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (424492,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(424493,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (424495,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(424496,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (424724,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(424725,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (424767,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(424768,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (424784,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(424785,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (424806,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(424807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (424818,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(424819,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (424837,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(424838,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (424902,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(424903,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (424916,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(424917,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (425567,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(425568,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (425595,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(425596,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (425607,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(425608,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (425663,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425664,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (425672,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(425673,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (425678,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(425679,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (425682,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(425683,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (425685,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(425686,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (425722,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(425723,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (425728,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(425729,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (425729,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(425730,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (425732,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(425733,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (425737,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425738,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (425738,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(425739,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (425740,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (425740,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(425741,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(425741,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (425779,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (425779,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(425780,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(425780,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (425811,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(425812,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (425816,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(425817,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (425822,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(425823,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (425837,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(425838,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (425882,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(425883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (425888,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(425889,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (426189,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(426190,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (426210,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(426211,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (426215,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(426216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (426225,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(426226,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (426233,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(426234,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (426243,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(426244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (426249,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(426250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (426270,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(426271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (457430,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(457431,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (457524,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(457525,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (457593,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(457594,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (457606,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(457607,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (457614,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(457615,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (457629,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (457629,0), 6 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(457630,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(457631,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (457642,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(457643,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (458051,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(458052,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (458077,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(458078,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (458096,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(458097,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (458138,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(458139,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (458215,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(458216,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (458223,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(458224,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (458256,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(458257,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (458262,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(458263,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (458375,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(458376,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (458454,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458455,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (458464,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(458465,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (458478,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(458479,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (458503,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(458504,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (458513,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(458514,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (458530,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(458531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (458553,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(458554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (458899,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(458900,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (458910,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(458911,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (458926,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(458927,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (458933,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(458934,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (458951,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(458952,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (458959,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(458960,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (458968,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(458969,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (459026,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(459027,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (459367,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(459368,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (459389,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(459390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (459414,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(459415,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (459418,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(459419,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (459428,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(459429,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (459438,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(459439,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (459445,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(459446,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (459448,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(459449,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (459455,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(459456,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (459527,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(459528,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (459545,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(459546,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (459556,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(459557,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (459569,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459570,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (459579,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (459579,0), 6 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(459580,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(459581,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (459587,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(459588,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (461221,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(461222,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (461271,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(461272,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (461283,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(461284,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (461306,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(461307,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (461318,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(461319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (461353,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(461354,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (461356,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(461357,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (461375,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(461376,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (461951,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(461952,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (461983,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(461984,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (461986,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(461987,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (461993,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(461994,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (462028,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462029,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (462031,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(462032,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (462034,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(462035,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (462041,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(462042,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (462171,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(462172,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (462174,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(462175,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (462184,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(462185,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (462200,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(462201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (462206,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(462207,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (462229,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(462230,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (462232,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(462233,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (462262,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(462263,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (462717,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(462718,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (462743,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462744,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (462799,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(462800,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (462824,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(462825,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (462829,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(462830,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (462873,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(462874,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (462879,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(462880,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (462889,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(462890,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (463135,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(463136,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (463138,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(463139,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (463153,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(463154,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (463185,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(463186,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (463204,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(463205,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (463224,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463225,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (463228,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(463229,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (463232,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(463233,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (463269,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(463270,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (463283,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (463283,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(463284,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(463284,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (463284,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(463285,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (463286,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(463287,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (463287,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(463288,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (463289,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(463290,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (463291,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(463292,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (463331,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(463332,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (463360,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(463361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (463410,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(463411,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (463414,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(463415,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (463434,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(463435,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (463444,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(463445,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (463456,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(463457,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (463478,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(463479,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (463523,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(463524,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (463527,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(463528,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (463540,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(463541,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (463551,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(463552,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463554,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(463555,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (463558,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(463559,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (463567,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(463568,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (463593,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(463594,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (463803,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(463804,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (463922,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(463923,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (463928,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(463929,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (463938,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(463939,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (463955,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(463956,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (463967,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(463968,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (463975,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(463976,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (463989,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(463990,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (493162,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(493163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (493184,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(493185,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (493187,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(493188,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (493206,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(493207,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (493215,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(493216,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (493224,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(493225,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (493245,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(493246,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (493252,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(493253,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (494717,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(494718,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (494720,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(494721,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (494744,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(494745,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (494747,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(494748,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (494760,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(494761,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (494763,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(494764,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (494799,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(494800,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (494809,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(494810,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (494928,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(494929,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (494956,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(494957,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (494959,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(494960,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (494969,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(494970,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (494973,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(494974,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (495052,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(495053,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (495080,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(495081,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (495106,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(495107,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (495162,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (495168,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (495185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (495209,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (495222,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (495240,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (495282,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (495294,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #6 (495446,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (495450,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (495452,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (495469,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (495473,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (495475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (495486,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (495502,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #6 (495599,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (495620,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (495623,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (495635,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (495646,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (495649,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (495651,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (495669,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (496809,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (496824,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (496832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (496859,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (496873,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (496881,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (496881,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (496894,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (496907,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (496928,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (496931,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (496933,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (496937,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (496950,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (496954,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (496954,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (496956,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (496958,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (496960,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (497008,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (497010,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (497090,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (497092,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (497123,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (497345,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (497489,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (497538,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (497569,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (497578,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (497580,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (497637,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (497641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (498161,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (498164,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (498168,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (498182,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (498187,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (498208,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (498239,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (498258,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (498272,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (498277,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (498327,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (498331,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (498350,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (498354,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (498369,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (498374,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #7 (498375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (498384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (498400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (498415,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (498437,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (498439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (498441,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #6 (498442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (498502,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (498550,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (498568,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (498573,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (498583,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (498595,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (498608,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (498612,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (498724,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (498812,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (498832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (498854,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (498861,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (498863,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (498872,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (498882,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (527966,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (527972,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (527975,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (527984,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (527994,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (528003,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (528012,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (528022,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (528897,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (528986,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (528988,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (528992,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (528997,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (528999,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (529027,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (529039,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #6 (529676,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (529689,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (529694,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (529703,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (529714,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (529723,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (529732,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (529741,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11mb_sad_calcPtS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z11mb_sad_calcPtS_ii' finished on shader 9.
kernel_name = _Z11mb_sad_calcPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 529742
gpu_sim_insn = 273840336
gpu_ipc =     516.9315
gpu_tot_sim_cycle = 529742
gpu_tot_sim_insn = 273840336
gpu_tot_ipc =     516.9315
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19050
gpu_stall_icnt2sh    = 11131
gpu_total_sim_rate=560000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4696783
	L1I_total_cache_misses = 49327
	L1I_total_cache_miss_rate = 0.0105
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3000, Miss = 2712, Miss_rate = 0.904, Pending_hits = 288, Reservation_fails = 11367
	L1D_cache_core[1]: Access = 3016, Miss = 2730, Miss_rate = 0.905, Pending_hits = 285, Reservation_fails = 11668
	L1D_cache_core[2]: Access = 3016, Miss = 2703, Miss_rate = 0.896, Pending_hits = 304, Reservation_fails = 9905
	L1D_cache_core[3]: Access = 3008, Miss = 2702, Miss_rate = 0.898, Pending_hits = 305, Reservation_fails = 11138
	L1D_cache_core[4]: Access = 3048, Miss = 2755, Miss_rate = 0.904, Pending_hits = 293, Reservation_fails = 11307
	L1D_cache_core[5]: Access = 3016, Miss = 2710, Miss_rate = 0.899, Pending_hits = 306, Reservation_fails = 11521
	L1D_cache_core[6]: Access = 3016, Miss = 2734, Miss_rate = 0.906, Pending_hits = 280, Reservation_fails = 11093
	L1D_cache_core[7]: Access = 3040, Miss = 2754, Miss_rate = 0.906, Pending_hits = 286, Reservation_fails = 12214
	L1D_cache_core[8]: Access = 3008, Miss = 2706, Miss_rate = 0.900, Pending_hits = 302, Reservation_fails = 11043
	L1D_cache_core[9]: Access = 3240, Miss = 2907, Miss_rate = 0.897, Pending_hits = 333, Reservation_fails = 11403
	L1D_cache_core[10]: Access = 3240, Miss = 2932, Miss_rate = 0.905, Pending_hits = 308, Reservation_fails = 11530
	L1D_cache_core[11]: Access = 2992, Miss = 2694, Miss_rate = 0.900, Pending_hits = 294, Reservation_fails = 11306
	L1D_cache_core[12]: Access = 3016, Miss = 2728, Miss_rate = 0.905, Pending_hits = 288, Reservation_fails = 12150
	L1D_cache_core[13]: Access = 3048, Miss = 2763, Miss_rate = 0.906, Pending_hits = 283, Reservation_fails = 11535
	L1D_cache_core[14]: Access = 3232, Miss = 2911, Miss_rate = 0.901, Pending_hits = 321, Reservation_fails = 11023
	L1D_total_cache_accesses = 45936
	L1D_total_cache_misses = 41441
	L1D_total_cache_miss_rate = 0.9021
	L1D_total_cache_pending_hits = 4476
	L1D_total_cache_reservation_fails = 170203
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9504
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0505
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 2855
	L1T_total_cache_miss_rate = 0.0007
	L1T_total_cache_pending_hits = 4072502
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1841
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9024
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4072502
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 170203
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4647456
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
38792, 36426, 38792, 36426, 38792, 36426, 38792, 36426, 38792, 36426, 38792, 36426, 38792, 36426, 38792, 36426, 
gpgpu_n_tot_thrd_icount = 293280768
gpgpu_n_tot_w_icount = 9165024
gpgpu_n_stall_shd_mem = 3834041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1841
gpgpu_n_mem_write_global = 39600
gpgpu_n_mem_texture = 2855
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 25344
gpgpu_n_store_insn = 434016
gpgpu_n_shmem_insn = 11384208
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 269280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2073641	W0_Idle:1576423	W0_Scoreboard:2294400	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:85536	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4607856
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14728 {8:1841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4245120 {40:7128,72:7128,136:25344,}
traffic_breakdown_coretomem[INST_ACC_R] = 34848 {8:4356,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22840 {8:2855,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250376 {136:1841,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 316800 {8:39600,}
traffic_breakdown_memtocore[INST_ACC_R] = 592416 {136:4356,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 388280 {136:2855,}
maxmrqlatency = 1139 
maxdqlatency = 0 
maxmflatency = 1155 
max_icnt2mem_latency = 476 
max_icnt2sh_latency = 529741 
mrq_lat_table:23277 	4112 	2881 	5481 	10246 	10231 	7151 	2585 	177 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1081 	899 	145 	6087 	32274 	3823 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8035 	1386 	8411 	28755 	1486 	594 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1685 	2038 	882 	106 	0 	0 	0 	0 	0 	0 	0 	0 	3032 	5976 	9008 	21008 	576 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        65        57        61        54        74        60        57        62        70        56        68        77        65        74        65 
dram[1]:        63        53        61        61        62        42        64        58        58        67        50        71        73        62        69        65 
dram[2]:        58        75        56        64        59        65        62        66        66        71        59        69        75        67        67        66 
dram[3]:        64        52        57        60        58        55        66        53        63        72        62        64        65        72        73        75 
dram[4]:        66        56        58        62        69        52        50        55        66        68        65        61        68        70        58        75 
dram[5]:        62        58        57        67        57        55        54        54        64        67        67        64        62        67        71        75 
maximum service time to same row:
dram[0]:     74054     40442     39299     40100     34958     36105     39035     39243     39624     75625     38464     75186     75131     74388     76259     39680 
dram[1]:     70787     38407     39057     40276     35380     35894     39033     39248     74564     39344     74178     74776     39841     39662     39762     75850 
dram[2]:     39393     39823     39116     39004     36958     37528     39049     38625     73691     75270     73887     42542     40672     39878     76375     75172 
dram[3]:     39565     38771     39395     38911     37192     38646     38756     36800     38804     75379     38599     74301     39818     74650     74644     76527 
dram[4]:     40160     38866     39656     38943     36354     34807     36629     35739     74100     39210     75301     74196     39226     40215     40572     76776 
dram[5]:     40192     39032     39892     40121     37716     38427     39082     36456     74068     75005     75189     74835     39268     39667     42029     76255 
average row accesses per activate:
dram[0]:  7.100000  9.985507  7.895349  8.986667  7.542169  8.698630  6.120690  6.330435  7.897727  7.183673  9.736111  9.722222 12.051724  9.131579 10.071428  8.238095 
dram[1]: 12.375000  8.282353 10.656250  8.231708  7.227273  8.077922  5.716536  7.877778  7.030000  8.397591  8.654321  9.873240  9.690141  9.440000 10.703125  8.282353 
dram[2]:  7.681319 10.738461  8.628205  8.035295  8.746479  8.407895  6.672897  6.460177  9.630137  7.494624  9.155844  7.820225 10.522388 10.734375  8.258823 10.984127 
dram[3]:  8.703704  8.784810  8.419753  9.040541  6.902174  9.028986  6.298245  7.210000  7.425532  8.974684 10.132353 10.492537 12.250000  9.547945 12.563637  8.297619 
dram[4]:  8.858974  8.034091  9.695652  7.873563 11.290909  7.279070  6.885714  6.252174  8.440476  7.677778  8.282353 10.298508  8.700000 11.466666  9.746479 11.949153 
dram[5]:  8.542169  9.052631  7.093750  8.866667  7.646341  7.670732  5.796748  6.961905  7.786517  7.489362  9.200000  8.247059  8.011495  9.405405  9.445946 10.469697 
average row locality = 66166/7842 = 8.437388
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       290       280       280       266       266       316       316       296       294       288       288       288       288       288       288 
dram[1]:       290       290       280       280       266       266       316       316       296       294       288       288       288       288       288       288 
dram[2]:       290       290       280       280       266       268       316       318       296       294       288       288       288       288       288       288 
dram[3]:       290       290       280       280       266       268       316       318       296       294       288       288       288       288       288       288 
dram[4]:       290       290       280       280       266       268       316       318       296       294       288       288       288       288       288       288 
dram[5]:       290       288       280       279       266       268       316       318       295       294       288       288       288       288       288       288 
total reads: 27745
bank skew: 318/266 = 1.20
chip skew: 4626/4622 = 1.00
number of total write accesses:
dram[0]:       419       399       399       394       360       369       394       412       399       410       413       412       411       406       417       404 
dram[1]:       403       414       402       395       370       356       410       393       407       403       413       413       400       420       397       416 
dram[2]:       409       408       393       403       355       371       398       412       407       403       417       408       417       399       414       404 
dram[3]:       415       404       402       389       369       355       402       403       402       415       401       415       398       409       403       409 
dram[4]:       401       417       389       405       355       358       407       401       413       397       416       402       408       400       404       417 
dram[5]:       419       400       401       386       361       361       397       413       398       410       402       413       409       408       411       403 
total reads: 38421
bank skew: 420/355 = 1.18
chip skew: 6418/6390 = 1.00
average mf latency per bank:
dram[0]:        208       211       203       206       235       233       240       251       213       216       218       219       224       222       217       216
dram[1]:        210       213       207       202       240       240       236       262       216       215       219       220       219       222       223       216
dram[2]:        208       215       209       204       234       252       263       244       221       217       222       221       223       223       223       225
dram[3]:        210       208       207       203       231       260       261       248       215       219       219       224       218       223       225       220
dram[4]:        209       209       204       207       240       257       262       250       217       217       215       222       221       223       217       223
dram[5]:        206       208       200       204       229       261       257       246       217       212       208       220       218       221       215       221
maximum mf latency per bank:
dram[0]:        734       775       798       897       779       826       834       772       920       955       767       839       761      1016       941       823
dram[1]:        713       852       826       774       715       716       695       847       788       798       730       848       847       825       964       860
dram[2]:        775      1002       831       757       814       726       962       837       949       828       863       883       919       842       987       879
dram[3]:        876       796       774       823       808       722      1001       794       889       879       833       889       913       835       859       841
dram[4]:        760       869       759       880      1155       795       801       871       909       902       864       884       913       958       880       909
dram[5]:        775       856       674       851       757       791       750       922      1009       823       765       801       884       883       719       955
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689389 n_nop=666531 n_act=1335 n_pre=1319 n_req=11041 n_rd=9246 n_write=10958 bw_util=0.05861
n_activity=89393 dram_eff=0.452
bk0: 582a 670213i bk1: 580a 671311i bk2: 560a 672059i bk3: 560a 671706i bk4: 532a 672231i bk5: 532a 672838i bk6: 632a 669945i bk7: 632a 667999i bk8: 592a 670881i bk9: 588a 669874i bk10: 576a 668999i bk11: 576a 668524i bk12: 576a 668926i bk13: 576a 668649i bk14: 576a 669154i bk15: 576a 668805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.609147
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689389 n_nop=666631 n_act=1299 n_pre=1283 n_req=11034 n_rd=9244 n_write=10932 bw_util=0.05853
n_activity=89607 dram_eff=0.4503
bk0: 580a 671100i bk1: 580a 670827i bk2: 560a 672094i bk3: 560a 672378i bk4: 532a 672367i bk5: 532a 671791i bk6: 632a 669542i bk7: 632a 668952i bk8: 592a 670874i bk9: 588a 671193i bk10: 576a 669277i bk11: 576a 668728i bk12: 576a 669986i bk13: 576a 669285i bk14: 576a 669578i bk15: 576a 668615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.603758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x8087a280, atomic=0 1 entries : 0x7f9665781ab0 :  mf: uid=9036525, sid09:w10, part=2, addr=0x8087a280, load , size=128, unknown  status = IN_PARTITION_DRAM (529738), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689389 n_nop=666604 n_act=1297 n_pre=1281 n_req=11044 n_rd=9252 n_write=10955 bw_util=0.05862
n_activity=90002 dram_eff=0.449
bk0: 580a 671063i bk1: 580a 671380i bk2: 560a 672294i bk3: 560a 672406i bk4: 532a 673329i bk5: 536a 672098i bk6: 632a 669794i bk7: 636a 669333i bk8: 592a 671345i bk9: 588a 670341i bk10: 576a 669857i bk11: 576a 668310i bk12: 576a 669846i bk13: 576a 669511i bk14: 576a 668839i bk15: 576a 668863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.591908
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689389 n_nop=666718 n_act=1266 n_pre=1250 n_req=11017 n_rd=9252 n_write=10903 bw_util=0.05847
n_activity=90118 dram_eff=0.4473
bk0: 580a 671684i bk1: 580a 671282i bk2: 560a 672212i bk3: 560a 672428i bk4: 532a 673070i bk5: 536a 672514i bk6: 632a 669251i bk7: 636a 669252i bk8: 592a 670962i bk9: 588a 670524i bk10: 576a 669475i bk11: 576a 669110i bk12: 576a 670117i bk13: 576a 668938i bk14: 576a 668992i bk15: 576a 668955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.594516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689389 n_nop=666685 n_act=1279 n_pre=1263 n_req=11016 n_rd=9252 n_write=10910 bw_util=0.05849
n_activity=90033 dram_eff=0.4479
bk0: 580a 672133i bk1: 580a 671169i bk2: 560a 672652i bk3: 560a 672166i bk4: 532a 673834i bk5: 536a 672513i bk6: 632a 669631i bk7: 636a 669666i bk8: 592a 670717i bk9: 588a 670903i bk10: 576a 669703i bk11: 576a 668626i bk12: 576a 669814i bk13: 576a 670219i bk14: 576a 669856i bk15: 576a 669631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.585466
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689389 n_nop=666488 n_act=1366 n_pre=1350 n_req=11014 n_rd=9244 n_write=10941 bw_util=0.05856
n_activity=89443 dram_eff=0.4513
bk0: 580a 671476i bk1: 576a 671465i bk2: 560a 672344i bk3: 558a 672519i bk4: 532a 672791i bk5: 536a 672515i bk6: 632a 670122i bk7: 636a 669442i bk8: 590a 670336i bk9: 588a 670663i bk10: 576a 669876i bk11: 576a 668110i bk12: 576a 669478i bk13: 576a 668827i bk14: 576a 669852i bk15: 576a 669761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.591327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4086, Miss = 2313, Miss_rate = 0.566, Pending_hits = 638, Reservation_fails = 511
L2_cache_bank[1]: Access = 4070, Miss = 2310, Miss_rate = 0.568, Pending_hits = 642, Reservation_fails = 363
L2_cache_bank[2]: Access = 4076, Miss = 2312, Miss_rate = 0.567, Pending_hits = 645, Reservation_fails = 344
L2_cache_bank[3]: Access = 4082, Miss = 2310, Miss_rate = 0.566, Pending_hits = 666, Reservation_fails = 408
L2_cache_bank[4]: Access = 4101, Miss = 2312, Miss_rate = 0.564, Pending_hits = 646, Reservation_fails = 397
L2_cache_bank[5]: Access = 4078, Miss = 2314, Miss_rate = 0.567, Pending_hits = 646, Reservation_fails = 190
L2_cache_bank[6]: Access = 4101, Miss = 2312, Miss_rate = 0.564, Pending_hits = 639, Reservation_fails = 390
L2_cache_bank[7]: Access = 4102, Miss = 2314, Miss_rate = 0.564, Pending_hits = 651, Reservation_fails = 280
L2_cache_bank[8]: Access = 4108, Miss = 2312, Miss_rate = 0.563, Pending_hits = 635, Reservation_fails = 382
L2_cache_bank[9]: Access = 4098, Miss = 2314, Miss_rate = 0.565, Pending_hits = 655, Reservation_fails = 235
L2_cache_bank[10]: Access = 4074, Miss = 2311, Miss_rate = 0.567, Pending_hits = 599, Reservation_fails = 379
L2_cache_bank[11]: Access = 3691, Miss = 2311, Miss_rate = 0.626, Pending_hits = 619, Reservation_fails = 174
L2_total_cache_accesses = 48667
L2_total_cache_misses = 27745
L2_total_cache_miss_rate = 0.5701
L2_total_cache_pending_hits = 7681
L2_total_cache_reservation_fails = 4053
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1040
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2476
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4270
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 64
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1700
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=84905
icnt_total_pkts_simt_to_mem=171427
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.9862
	minimum = 6
	maximum = 433
Network latency average = 12.3605
	minimum = 6
	maximum = 391
Slowest packet = 1654
Flit latency average = 11.8778
	minimum = 6
	maximum = 391
Slowest flit = 4072
Fragmentation average = 0.0468695
	minimum = 0
	maximum = 232
Injected packet rate average = 0.00680513
	minimum = 0.00598782 (at node 11)
	maximum = 0.00775472 (at node 23)
Accepted packet rate average = 0.00680513
	minimum = 0.00598782 (at node 11)
	maximum = 0.00775472 (at node 23)
Injected flit rate average = 0.0179215
	minimum = 0.00992747 (at node 26)
	maximum = 0.0228677 (at node 9)
Accepted flit rate average= 0.0179215
	minimum = 0.0103503 (at node 2)
	maximum = 0.0270773 (at node 22)
Injected packet length average = 2.63353
Accepted packet length average = 2.63353
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9862 (1 samples)
	minimum = 6 (1 samples)
	maximum = 433 (1 samples)
Network latency average = 12.3605 (1 samples)
	minimum = 6 (1 samples)
	maximum = 391 (1 samples)
Flit latency average = 11.8778 (1 samples)
	minimum = 6 (1 samples)
	maximum = 391 (1 samples)
Fragmentation average = 0.0468695 (1 samples)
	minimum = 0 (1 samples)
	maximum = 232 (1 samples)
Injected packet rate average = 0.00680513 (1 samples)
	minimum = 0.00598782 (1 samples)
	maximum = 0.00775472 (1 samples)
Accepted packet rate average = 0.00680513 (1 samples)
	minimum = 0.00598782 (1 samples)
	maximum = 0.00775472 (1 samples)
Injected flit rate average = 0.0179215 (1 samples)
	minimum = 0.00992747 (1 samples)
	maximum = 0.0228677 (1 samples)
Accepted flit rate average = 0.0179215 (1 samples)
	minimum = 0.0103503 (1 samples)
	maximum = 0.0270773 (1 samples)
Injected packet size average = 2.63353 (1 samples)
Accepted packet size average = 2.63353 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 9 sec (489 sec)
gpgpu_simulation_rate = 560000 (inst/sec)
gpgpu_simulation_rate = 1083 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404480 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17larger_sad_calc_8Ptii' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
####  CUstream_st::push: Start pushing kernel: larger_sad_calc_8  ####
kernel '_Z17larger_sad_calc_8Ptii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,529742)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,529742)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,529742)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,529742)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,529742)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,529742)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,529742)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (82389,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (83431,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (83460,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (83584,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (83663,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (83670,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (83686,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (83692,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (83710,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83867,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (83961,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (84120,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (84162,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (84584,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (84845,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (84993,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (85072,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (85084,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (85140,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85514,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (85647,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (85720,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (85987,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (86696,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (86755,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (86758,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (86870,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (87001,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (87165,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (87479,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (87612,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (87614,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (87900,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (87921,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (88009,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (88065,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (93940,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (93952,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (94161,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (94372,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (94401,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (94410,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (94491,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (94604,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (94701,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (94809,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (94821,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (94833,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (94856,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (94906,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (94907,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (94916,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (94999,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (95001,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95052,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (95068,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (95138,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (95145,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (95258,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (95316,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (95491,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (95506,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (95510,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (95516,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (95542,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (95573,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (95578,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (95588,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (95591,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (95594,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (95598,529742), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (95610,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (95624,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (95639,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (95655,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (95657,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (95671,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (95676,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (95706,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (95708,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (95714,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (95764,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (95792,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (95801,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (95805,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (95813,529742), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (95815,529742), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (95815,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (95827,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (95856,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (95885,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (95892,529742), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (95905,529742), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (95956,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (95986,529742), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (96024,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (96116,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (96255,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (96350,529742), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17larger_sad_calc_8Ptii').
GPGPU-Sim uArch: GPU detected kernel '_Z17larger_sad_calc_8Ptii' finished on shader 14.
kernel_name = _Z17larger_sad_calc_8Ptii 
kernel_launch_uid = 2 
gpu_sim_cycle = 96351
gpu_sim_insn = 5964552
gpu_ipc =      61.9044
gpu_tot_sim_cycle = 626093
gpu_tot_sim_insn = 279804888
gpu_tot_ipc =     446.9063
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 290390
gpu_stall_icnt2sh    = 22803
gpu_total_sim_rate=526939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4804145
	L1I_total_cache_misses = 51749
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11276, Miss = 9675, Miss_rate = 0.858, Pending_hits = 288, Reservation_fails = 95797
	L1D_cache_core[1]: Access = 11309, Miss = 9698, Miss_rate = 0.858, Pending_hits = 285, Reservation_fails = 95690
	L1D_cache_core[2]: Access = 11292, Miss = 9687, Miss_rate = 0.858, Pending_hits = 304, Reservation_fails = 93179
	L1D_cache_core[3]: Access = 11301, Miss = 9729, Miss_rate = 0.861, Pending_hits = 305, Reservation_fails = 95267
	L1D_cache_core[4]: Access = 11324, Miss = 9781, Miss_rate = 0.864, Pending_hits = 293, Reservation_fails = 94229
	L1D_cache_core[5]: Access = 10117, Miss = 8601, Miss_rate = 0.850, Pending_hits = 306, Reservation_fails = 85657
	L1D_cache_core[6]: Access = 10117, Miss = 8646, Miss_rate = 0.855, Pending_hits = 280, Reservation_fails = 86763
	L1D_cache_core[7]: Access = 10141, Miss = 8594, Miss_rate = 0.847, Pending_hits = 286, Reservation_fails = 85581
	L1D_cache_core[8]: Access = 10109, Miss = 8595, Miss_rate = 0.850, Pending_hits = 302, Reservation_fails = 84351
	L1D_cache_core[9]: Access = 10341, Miss = 8799, Miss_rate = 0.851, Pending_hits = 333, Reservation_fails = 87841
	L1D_cache_core[10]: Access = 10341, Miss = 8798, Miss_rate = 0.851, Pending_hits = 308, Reservation_fails = 88804
	L1D_cache_core[11]: Access = 11268, Miss = 9777, Miss_rate = 0.868, Pending_hits = 294, Reservation_fails = 95437
	L1D_cache_core[12]: Access = 11309, Miss = 9790, Miss_rate = 0.866, Pending_hits = 288, Reservation_fails = 95305
	L1D_cache_core[13]: Access = 11324, Miss = 9808, Miss_rate = 0.866, Pending_hits = 283, Reservation_fails = 95613
	L1D_cache_core[14]: Access = 11525, Miss = 9955, Miss_rate = 0.864, Pending_hits = 321, Reservation_fails = 95187
	L1D_total_cache_accesses = 163094
	L1D_total_cache_misses = 139933
	L1D_total_cache_miss_rate = 0.8580
	L1D_total_cache_pending_hits = 4476
	L1D_total_cache_reservation_fails = 1374701
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 11880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0404
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 2855
	L1T_total_cache_miss_rate = 0.0007
	L1T_total_cache_pending_hits = 4072502
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 582980
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4072502
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 791721
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4752396
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51749
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 
distro:
39287, 36921, 39287, 36921, 39287, 36921, 39287, 36921, 39287, 36921, 39287, 36921, 39287, 36921, 39287, 36921, 495, 495, 495, 495, 495, 495, 495, 495, 495, 495, 495, 495, 
gpgpu_n_tot_thrd_icount = 299553408
gpgpu_n_tot_w_icount = 9361044
gpgpu_n_stall_shd_mem = 5091545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35249
gpgpu_n_mem_write_global = 104684
gpgpu_n_mem_texture = 2855
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 888624
gpgpu_n_store_insn = 1513116
gpgpu_n_shmem_insn = 11384208
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 345312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1457803
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3965239	W0_Idle:2223361	W0_Scoreboard:2318404	W1:8712	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:85536	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4795164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 281992 {8:35249,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10214208 {40:25955,72:23924,136:54805,}
traffic_breakdown_coretomem[INST_ACC_R] = 35688 {8:4461,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22840 {8:2855,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4793864 {136:35249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 837472 {8:104684,}
traffic_breakdown_memtocore[INST_ACC_R] = 606696 {136:4461,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 388280 {136:2855,}
maxmrqlatency = 1139 
maxdqlatency = 0 
maxmflatency = 1637 
averagemflatency = 333 
max_icnt2mem_latency = 1065 
max_icnt2sh_latency = 626092 
mrq_lat_table:55893 	5244 	4815 	9897 	23698 	32449 	35259 	22031 	3969 	49 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1081 	899 	145 	14233 	63126 	60768 	2551 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10308 	2688 	14839 	63761 	25898 	28333 	1436 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24910 	11261 	1823 	125 	0 	0 	0 	0 	0 	0 	0 	0 	3032 	5976 	9008 	21008 	65660 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        65        57        61        54        74        60        57        62        70        56        68        77        65        74        65 
dram[1]:        63        53        61        61        62        42        64        58        58        67        50        71        73        62        69        65 
dram[2]:        58        75        56        64        59        65        62        66        66        71        59        69        75        67        67        66 
dram[3]:        64        60        57        60        58        55        66        53        63        72        62        64        65        72        73        75 
dram[4]:        66        56        58        62        69        52        50        55        66        68        65        61        68        70        58        75 
dram[5]:        62        58        57        67        57        55        54        54        64        67        67        64        62        67        71        75 
maximum service time to same row:
dram[0]:     74054     40442     39299     40100     34958     36105     39035     39243     39624     75625     38464     75186     75131     74388     76259     39680 
dram[1]:     70787     38407     39057     40276     35380     35894     39033     39248     74564     39344     74178     74776     39841     39662     39762     75850 
dram[2]:     39393     39823     39116     39004     36958     37528     39049     38625     73691     75270     73887     42542     40672     39878     76375     75172 
dram[3]:     39565     38771     39395     38911     37192     38646     38756     36800     38804     75379     38599     74301     39818     74650     74644     76527 
dram[4]:     40160     38866     39656     38943     36354     34807     36629     35739     74100     39210     75301     74196     39226     40215     40572     76776 
dram[5]:     40192     39032     39892     40121     37716     38427     39082     36456     74068     75005     75189     74835     39268     39667     42029     76255 
average row accesses per activate:
dram[0]:  2.094845  2.114017  2.114286  2.130712  2.060833  2.125967  2.096016  2.107362  2.100207  2.084275  2.116719  2.168984  2.174757  2.195440  2.149523  2.148462 
dram[1]:  2.137566  2.095975  2.186123  2.106428  2.054083  2.104575  2.026706  2.128364  2.063765  2.099585  2.117277  2.177681  2.097308  2.153029  2.146186  2.118201 
dram[2]:  2.085567  2.167026  2.106428  2.107481  2.087097  2.120350  2.113872  2.087310  2.143460  2.083759  2.135881  2.117155  2.162220  2.183585  2.087179  2.207650 
dram[3]:  2.137712  2.083419  2.121148  2.101266  2.029289  2.138920  2.076690  2.109958  2.079592  2.130753  2.114017  2.157614  2.199346  2.140592  2.211623  2.096174 
dram[4]:  2.102484  2.096473  2.140407  2.089770  2.141750  2.073248  2.142259  2.089431  2.135504  2.077081  2.105809  2.139388  2.137858  2.155983  2.131441  2.189599 
dram[5]:  2.106736  2.132632  2.078920  2.121535  2.086207  2.093074  2.072581  2.130705  2.094845  2.088387  2.130159  2.071648  2.132135  2.143007  2.186956  2.153846 
average row locality = 193305/91220 = 2.119108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       970       962       957       950       913       899       995       990       972       969       953       971       953       966       963       970 
dram[1]:       964       973       938       950       911       919       988       993       977       963       964       956       969       958       963       962 
dram[2]:       967       961       952       944       919       912       984       996       964       974       953       968       961       967       968       958 
dram[3]:       957       971       942       949       917       915       996       982       977       963       965       960       961       966       954       967 
dram[4]:       972       960       951       949       909       920       988      1001       964       968       965       962       964       957       967       952 
dram[5]:       966       971       949       945       917       910       999       993       971       971       955       960       957       972       950       964 
total reads: 92090
bank skew: 1001/899 = 1.11
chip skew: 15353/15342 = 1.00
number of total write accesses:
dram[0]:      1062      1059      1041      1055      1018      1025      1057      1071      1061      1059      1060      1057      1063      1056      1064      1056 
dram[1]:      1056      1058      1047      1049      1026      1013      1061      1063      1062      1061      1058      1054      1057      1068      1063      1063 
dram[2]:      1056      1050      1047      1056      1022      1026      1058      1060      1068      1066      1059      1056      1065      1055      1067      1062 
dram[3]:      1061      1052      1054      1043      1023      1025      1062      1052      1061      1074      1056      1066      1058      1059      1063      1060 
dram[4]:      1059      1061      1046      1053      1025      1033      1060      1055      1069      1053      1065      1064      1052      1061      1060      1069 
dram[5]:      1067      1055      1053      1045      1019      1024      1057      1061      1061      1061      1058      1064      1060      1066      1062      1052 
total reads: 101215
bank skew: 1074/1013 = 1.06
chip skew: 16885/16859 = 1.00
average mf latency per bank:
dram[0]:        361       359       361       363       376       372       388       379       364       364       369       360       376       377       383       378
dram[1]:        351       358       353       352       363       366       369       384       350       360       358       365       364       368       364       365
dram[2]:        363       358       372       351       381       379       391       380       369       355       376       360       376       362       390       379
dram[3]:        350       357       348       357       359       384       367       376       351       361       355       362       359       366       367       375
dram[4]:        368       363       367       364       376       386       397       386       372       373       371       375       379       376       384       386
dram[5]:        351       369       365       371       382       390       384       388       361       367       360       372       374       380       372       383
maximum mf latency per bank:
dram[0]:       1275      1251      1153      1398      1497      1325      1428      1250      1513      1480      1333      1327      1231      1560      1441      1374
dram[1]:       1390      1317      1252      1378      1175      1213      1302      1232      1202      1335      1223      1319      1276      1348      1183      1292
dram[2]:       1299      1242      1324      1217      1478      1342      1366      1339      1319      1365      1397      1187      1373      1322      1615      1283
dram[3]:       1253      1393      1265      1404      1214      1408      1440      1285      1338      1248      1155      1367      1162      1596      1360      1369
dram[4]:       1450      1576      1305      1544      1309      1427      1637      1456      1341      1418      1270      1464      1401      1533      1329      1358
dram[5]:       1175      1367      1339      1340      1500      1408      1239      1399      1390      1212      1381      1292      1374      1359      1377      1317
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814776 n_nop=724926 n_act=15172 n_pre=15156 n_req=32217 n_rd=30706 n_write=28816 bw_util=0.1461
n_activity=210563 dram_eff=0.5654
bk0: 1940a 726018i bk1: 1924a 724436i bk2: 1914a 725367i bk3: 1900a 721648i bk4: 1826a 720432i bk5: 1798a 722106i bk6: 1990a 716949i bk7: 1980a 713172i bk8: 1944a 726533i bk9: 1938a 723344i bk10: 1906a 721903i bk11: 1942a 719331i bk12: 1906a 716945i bk13: 1932a 717862i bk14: 1926a 714010i bk15: 1940a 713129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.79781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814776 n_nop=724800 n_act=15246 n_pre=15230 n_req=32207 n_rd=30696 n_write=28804 bw_util=0.1461
n_activity=210805 dram_eff=0.5645
bk0: 1928a 725715i bk1: 1946a 724690i bk2: 1876a 724643i bk3: 1900a 721840i bk4: 1822a 723926i bk5: 1838a 721679i bk6: 1976a 714904i bk7: 1986a 711553i bk8: 1954a 727485i bk9: 1926a 725400i bk10: 1928a 721494i bk11: 1912a 720197i bk12: 1938a 717567i bk13: 1916a 715049i bk14: 1926a 713447i bk15: 1924a 715054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.77037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814776 n_nop=724921 n_act=15169 n_pre=15153 n_req=32221 n_rd=30696 n_write=28837 bw_util=0.1461
n_activity=211167 dram_eff=0.5638
bk0: 1934a 727049i bk1: 1922a 724865i bk2: 1904a 725340i bk3: 1888a 722700i bk4: 1838a 723493i bk5: 1824a 721350i bk6: 1968a 717302i bk7: 1992a 713780i bk8: 1928a 727601i bk9: 1948a 723491i bk10: 1906a 722992i bk11: 1936a 718988i bk12: 1922a 718017i bk13: 1934a 719380i bk14: 1936a 713378i bk15: 1916a 712812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.77333
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814776 n_nop=724877 n_act=15196 n_pre=15180 n_req=32211 n_rd=30684 n_write=28839 bw_util=0.1461
n_activity=211340 dram_eff=0.5633
bk0: 1914a 728549i bk1: 1942a 724194i bk2: 1884a 723152i bk3: 1898a 722710i bk4: 1834a 722333i bk5: 1830a 721258i bk6: 1992a 716100i bk7: 1964a 713523i bk8: 1954a 727274i bk9: 1926a 724591i bk10: 1930a 720654i bk11: 1920a 720552i bk12: 1922a 716738i bk13: 1932a 715936i bk14: 1908a 714019i bk15: 1934a 712736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.76687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814776 n_nop=724839 n_act=15195 n_pre=15179 n_req=32234 n_rd=30698 n_write=28865 bw_util=0.1462
n_activity=211354 dram_eff=0.5636
bk0: 1944a 728661i bk1: 1920a 725817i bk2: 1902a 724921i bk3: 1898a 722971i bk4: 1818a 724526i bk5: 1840a 721355i bk6: 1976a 715445i bk7: 2002a 714372i bk8: 1928a 725432i bk9: 1936a 725210i bk10: 1930a 722299i bk11: 1924a 718552i bk12: 1928a 718559i bk13: 1914a 718446i bk14: 1934a 715212i bk15: 1904a 713217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.77497
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814776 n_nop=724749 n_act=15242 n_pre=15226 n_req=32215 n_rd=30700 n_write=28859 bw_util=0.1462
n_activity=210719 dram_eff=0.5653
bk0: 1932a 728178i bk1: 1942a 725531i bk2: 1898a 722869i bk3: 1890a 722239i bk4: 1834a 722689i bk5: 1820a 721623i bk6: 1998a 716072i bk7: 1986a 713113i bk8: 1942a 725407i bk9: 1942a 724125i bk10: 1910a 722142i bk11: 1920a 717665i bk12: 1914a 717188i bk13: 1944a 715164i bk14: 1900a 716545i bk15: 1928a 713917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.78893

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12307, Miss = 7676, Miss_rate = 0.624, Pending_hits = 671, Reservation_fails = 852
L2_cache_bank[1]: Access = 12285, Miss = 7677, Miss_rate = 0.625, Pending_hits = 674, Reservation_fails = 490
L2_cache_bank[2]: Access = 12337, Miss = 7674, Miss_rate = 0.622, Pending_hits = 673, Reservation_fails = 854
L2_cache_bank[3]: Access = 12295, Miss = 7674, Miss_rate = 0.624, Pending_hits = 693, Reservation_fails = 666
L2_cache_bank[4]: Access = 12320, Miss = 7668, Miss_rate = 0.622, Pending_hits = 673, Reservation_fails = 1950
L2_cache_bank[5]: Access = 12275, Miss = 7680, Miss_rate = 0.626, Pending_hits = 677, Reservation_fails = 974
L2_cache_bank[6]: Access = 12322, Miss = 7669, Miss_rate = 0.622, Pending_hits = 661, Reservation_fails = 632
L2_cache_bank[7]: Access = 12298, Miss = 7673, Miss_rate = 0.624, Pending_hits = 674, Reservation_fails = 527
L2_cache_bank[8]: Access = 12326, Miss = 7680, Miss_rate = 0.623, Pending_hits = 664, Reservation_fails = 682
L2_cache_bank[9]: Access = 12313, Miss = 7669, Miss_rate = 0.623, Pending_hits = 689, Reservation_fails = 372
L2_cache_bank[10]: Access = 12277, Miss = 7664, Miss_rate = 0.624, Pending_hits = 631, Reservation_fails = 953
L2_cache_bank[11]: Access = 11909, Miss = 7686, Miss_rate = 0.645, Pending_hits = 653, Reservation_fails = 922
L2_total_cache_accesses = 147264
L2_total_cache_misses = 92090
L2_total_cache_miss_rate = 0.6253
L2_total_cache_pending_hits = 8033
L2_total_cache_reservation_fails = 9874
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2476
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3005
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4347
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 85
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2499
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=317554
icnt_total_pkts_simt_to_mem=440287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.3173
	minimum = 6
	maximum = 711
Network latency average = 29.5766
	minimum = 6
	maximum = 621
Slowest packet = 100498
Flit latency average = 26.5564
	minimum = 6
	maximum = 620
Slowest flit = 510007
Fragmentation average = 0.415535
	minimum = 0
	maximum = 490
Injected packet rate average = 0.0758008
	minimum = 0.0606844 (at node 7)
	maximum = 0.0857386 (at node 17)
Accepted packet rate average = 0.0758008
	minimum = 0.0606844 (at node 7)
	maximum = 0.0857386 (at node 17)
Injected flit rate average = 0.192779
	minimum = 0.167793 (at node 7)
	maximum = 0.203433 (at node 17)
Accepted flit rate average= 0.192779
	minimum = 0.139646 (at node 7)
	maximum = 0.233013 (at node 17)
Injected packet length average = 2.54323
Accepted packet length average = 2.54323
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1517 (2 samples)
	minimum = 6 (2 samples)
	maximum = 572 (2 samples)
Network latency average = 20.9686 (2 samples)
	minimum = 6 (2 samples)
	maximum = 506 (2 samples)
Flit latency average = 19.2171 (2 samples)
	minimum = 6 (2 samples)
	maximum = 505.5 (2 samples)
Fragmentation average = 0.231202 (2 samples)
	minimum = 0 (2 samples)
	maximum = 361 (2 samples)
Injected packet rate average = 0.041303 (2 samples)
	minimum = 0.0333361 (2 samples)
	maximum = 0.0467467 (2 samples)
Accepted packet rate average = 0.041303 (2 samples)
	minimum = 0.0333361 (2 samples)
	maximum = 0.0467467 (2 samples)
Injected flit rate average = 0.10535 (2 samples)
	minimum = 0.0888601 (2 samples)
	maximum = 0.113151 (2 samples)
Accepted flit rate average = 0.10535 (2 samples)
	minimum = 0.074998 (2 samples)
	maximum = 0.130045 (2 samples)
Injected packet size average = 2.55067 (2 samples)
Accepted packet size average = 2.55067 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 51 sec (531 sec)
gpgpu_simulation_rate = 526939 (inst/sec)
gpgpu_simulation_rate = 1179 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404400 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18larger_sad_calc_16Ptii' to stream 0, gridDim= (11,9,1) blockDim = (32,1,1) 
####  CUstream_st::push: Start pushing kernel: larger_sad_calc_16  ####
kernel '_Z18larger_sad_calc_16Ptii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z18larger_sad_calc_16Ptii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,626093)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,626093)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,626093)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,626093)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,626093)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,626093)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,626093)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20255,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20376,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20561,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (20619,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20801,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20995,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21014,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21018,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21084,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21108,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21120,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (21147,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21160,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21196,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21197,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21249,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21290,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21537,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21553,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21574,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21630,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21639,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21642,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (21653,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21675,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21730,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21748,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21757,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21840,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21897,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21920,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21936,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21964,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (21966,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21978,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21978,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21988,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (22041,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22178,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22180,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (22215,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22221,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22229,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22233,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22242,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22316,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22318,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22522,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22534,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22590,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22622,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22626,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22631,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22650,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22717,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22845,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22871,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22890,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22902,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22914,626093), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22960,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (22975,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23014,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23031,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23040,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23099,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23109,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23163,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23169,626093), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23177,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (23197,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23223,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23257,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23259,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23298,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (23347,626093), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23353,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23497,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23506,626093), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23512,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23599,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23670,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23917,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23924,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23977,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23991,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24081,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24137,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24163,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24277,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24280,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24294,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24320,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24349,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24500,626093), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24592,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24637,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24832,626093), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24835,626093), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z18larger_sad_calc_16Ptii').
GPGPU-Sim uArch: GPU detected kernel '_Z18larger_sad_calc_16Ptii' finished on shader 5.
kernel_name = _Z18larger_sad_calc_16Ptii 
kernel_launch_uid = 3 
gpu_sim_cycle = 24836
gpu_sim_insn = 1342242
gpu_ipc =      54.0442
gpu_tot_sim_cycle = 650929
gpu_tot_sim_insn = 281147130
gpu_tot_ipc =     431.9167
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 357563
gpu_stall_icnt2sh    = 24888
gpu_total_sim_rate=520642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4828477
	L1I_total_cache_misses = 52222
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13047, Miss = 11090, Miss_rate = 0.850, Pending_hits = 288, Reservation_fails = 108139
	L1D_cache_core[1]: Access = 13063, Miss = 11095, Miss_rate = 0.849, Pending_hits = 285, Reservation_fails = 106992
	L1D_cache_core[2]: Access = 13063, Miss = 11101, Miss_rate = 0.850, Pending_hits = 304, Reservation_fails = 106357
	L1D_cache_core[3]: Access = 13089, Miss = 11160, Miss_rate = 0.853, Pending_hits = 305, Reservation_fails = 107106
	L1D_cache_core[4]: Access = 13112, Miss = 11212, Miss_rate = 0.855, Pending_hits = 293, Reservation_fails = 107248
	L1D_cache_core[5]: Access = 12169, Miss = 10247, Miss_rate = 0.842, Pending_hits = 306, Reservation_fails = 101768
	L1D_cache_core[6]: Access = 12203, Miss = 10307, Miss_rate = 0.845, Pending_hits = 280, Reservation_fails = 100231
	L1D_cache_core[7]: Access = 12210, Miss = 10257, Miss_rate = 0.840, Pending_hits = 286, Reservation_fails = 99933
	L1D_cache_core[8]: Access = 12178, Miss = 10241, Miss_rate = 0.841, Pending_hits = 302, Reservation_fails = 98339
	L1D_cache_core[9]: Access = 12393, Miss = 10443, Miss_rate = 0.843, Pending_hits = 333, Reservation_fails = 102465
	L1D_cache_core[10]: Access = 12427, Miss = 10461, Miss_rate = 0.842, Pending_hits = 308, Reservation_fails = 103654
	L1D_cache_core[11]: Access = 13337, Miss = 11438, Miss_rate = 0.858, Pending_hits = 294, Reservation_fails = 110831
	L1D_cache_core[12]: Access = 13395, Miss = 11451, Miss_rate = 0.855, Pending_hits = 288, Reservation_fails = 108365
	L1D_cache_core[13]: Access = 13376, Miss = 11454, Miss_rate = 0.856, Pending_hits = 283, Reservation_fails = 109322
	L1D_cache_core[14]: Access = 13313, Miss = 11386, Miss_rate = 0.855, Pending_hits = 321, Reservation_fails = 108124
	L1D_total_cache_accesses = 192375
	L1D_total_cache_misses = 163343
	L1D_total_cache_miss_rate = 0.8491
	L1D_total_cache_pending_hits = 4476
	L1D_total_cache_reservation_fails = 1578874
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 12177
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0394
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 2855
	L1T_total_cache_miss_rate = 0.0007
	L1T_total_cache_pending_hits = 4072502
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 680532
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11697
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4072502
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 898342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4776255
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 
distro:
39734, 37368, 39734, 37368, 39734, 37368, 39287, 36921, 39287, 36921, 39287, 36921, 39287, 36921, 39287, 36921, 495, 495, 495, 495, 495, 495, 495, 495, 495, 495, 495, 495, 
gpgpu_n_tot_thrd_icount = 300969504
gpgpu_n_tot_w_icount = 9405297
gpgpu_n_stall_shd_mem = 5308961
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42388
gpgpu_n_mem_write_global = 120955
gpgpu_n_mem_texture = 2855
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1104444
gpgpu_n_store_insn = 1782891
gpgpu_n_shmem_insn = 11384208
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 354816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1675219
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4225006	W0_Idle:2291968	W0_Scoreboard:2655015	W1:10890	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:85536	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4837239
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 339104 {8:42388,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11706616 {40:30649,72:28140,136:62166,}
traffic_breakdown_coretomem[INST_ACC_R] = 36288 {8:4536,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22840 {8:2855,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5764768 {136:42388,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967640 {8:120955,}
traffic_breakdown_memtocore[INST_ACC_R] = 616896 {136:4536,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 388280 {136:2855,}
maxmrqlatency = 1139 
maxdqlatency = 0 
maxmflatency = 1898 
averagemflatency = 500 
max_icnt2mem_latency = 1349 
max_icnt2sh_latency = 650928 
mrq_lat_table:64487 	5636 	5475 	11164 	27239 	38121 	42005 	26291 	4932 	76 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1081 	899 	145 	16620 	70844 	73455 	3169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12033 	4113 	16846 	70808 	31524 	33623 	1798 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30122 	13076 	1933 	127 	0 	0 	0 	0 	0 	0 	0 	0 	3032 	5976 	9008 	21008 	81931 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        65        57        61        54        74        60        57        62        70        56        68        77        65        74        65 
dram[1]:        63        53        61        61        62        42        64        58        58        67        50        71        73        62        69        65 
dram[2]:        58        75        56        64        59        65        62        66        66        71        59        69        75        67        67        66 
dram[3]:        64        60        57        60        58        55        66        53        63        72        62        64        65        72        73        75 
dram[4]:        66        56        58        62        69        52        50        55        66        68        65        61        68        70        58        75 
dram[5]:        62        58        57        67        57        55        54        54        64        67        67        64        62        67        71        75 
maximum service time to same row:
dram[0]:     74054     40442     39299     40100     34958     36105     39035     39243     39624     75625     38464     75186     75131     74388     76259     39680 
dram[1]:     70787     38407     39057     40276     35380     35894     39033     39248     74564     39344     74178     74776     39841     39662     39762     75850 
dram[2]:     39393     39823     39116     39004     36958     37528     39049     38625     73691     75270     73887     42542     40672     39878     76375     75172 
dram[3]:     39565     38771     39395     38911     37192     38646     38756     36800     38804     75379     38599     74301     39818     74650     74644     76527 
dram[4]:     40160     38866     39656     38943     36354     34807     36629     35739     74100     39210     75301     74196     39226     40215     40572     76776 
dram[5]:     40192     39032     39892     40121     37716     38427     39082     36456     74068     75005     75189     74835     39268     39667     42029     76255 
average row accesses per activate:
dram[0]:  2.046392  2.060367  2.079086  2.069911  2.028470  2.106145  2.038261  2.025795  2.043937  2.014680  2.078901  2.098246  2.122980  2.175069  2.102113  2.085463 
dram[1]:  2.083112  2.079199  2.135531  2.089618  1.998250  2.066303  1.990686  2.055409  2.032929  2.026247  2.096120  2.113292  2.061029  2.114082  2.105169  2.059637 
dram[2]:  2.049011  2.084806  2.084295  2.075088  2.031194  2.081056  2.039439  2.026609  2.078924  2.044425  2.079895  2.086268  2.108252  2.130199  2.077459  2.158715 
dram[3]:  2.077261  2.029838  2.105735  2.051800  2.005263  2.067395  2.017065  2.027899  2.011188  2.062665  2.057341  2.116548  2.139217  2.105217  2.163904  2.078329 
dram[4]:  2.041237  2.066030  2.087500  2.055798  2.083948  2.041815  2.070671  2.038860  2.081033  2.024390  2.087642  2.095745  2.108060  2.112309  2.103357  2.160698 
dram[5]:  2.077526  2.082892  2.044232  2.055556  2.072398  2.031446  2.007679  2.049522  2.018245  2.031196  2.082593  2.034247  2.086726  2.129118  2.149091  2.108734 
average row locality = 225427/108803 = 2.071882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1141      1123      1128      1110      1086      1065      1157      1157      1125      1129      1114      1143      1120      1134      1134      1134 
dram[1]:      1124      1145      1102      1121      1079      1086      1157      1154      1139      1113      1136      1122      1132      1127      1125      1136 
dram[2]:      1140      1123      1118      1111      1084      1081      1144      1167      1118      1137      1121      1136      1132      1128      1140      1118 
dram[3]:      1124      1139      1113      1113      1088      1076      1167      1142      1137      1120      1130      1131      1121      1138      1115      1140 
dram[4]:      1139      1130      1112      1120      1069      1095      1150      1169      1126      1127      1137      1123      1136      1117      1138      1116 
dram[5]:      1136      1133      1121      1105      1089      1071      1165      1160      1125      1133      1115      1133      1119      1141      1119      1134 
total reads: 107993
bank skew: 1169/1065 = 1.10
chip skew: 18004/17994 = 1.00
number of total write accesses:
dram[0]:      1241      1232      1238      1229      1194      1197      1187      1199      1201      1204      1231      1249      1245      1239      1254      1233 
dram[1]:      1232      1244      1230      1234      1205      1189      1194      1183      1207      1203      1241      1247      1232      1245      1237      1247 
dram[2]:      1243      1237      1231      1238      1195      1204      1183      1194      1200      1210      1248      1234      1244      1228      1247      1235 
dram[3]:      1242      1242      1237      1224      1198      1194      1197      1184      1200      1217      1238      1248      1230      1243      1235      1248 
dram[4]:      1237      1248      1226      1238      1190      1200      1194      1192      1211      1197      1245      1241      1244      1234      1243      1237 
dram[5]:      1249      1229      1236      1226      1201      1190      1188      1199      1198      1211      1230      1243      1239      1250      1245      1232 
total reads: 117434
bank skew: 1254/1183 = 1.06
chip skew: 19577/19566 = 1.00
average mf latency per bank:
dram[0]:        365       364       365       368       380       379       390       385       369       372       371       365       379       380       385       382
dram[1]:        349       357       352       352       360       365       369       385       352       360       358       363       362       368       365       364
dram[2]:        371       364       379       361       390       389       400       389       381       365       384       367       384       371       402       386
dram[3]:        356       363       358       370       368       392       377       386       358       372       361       372       365       376       375       386
dram[4]:        370       363       371       366       380       387       401       385       375       376       377       375       382       376       386       389
dram[5]:        360       373       372       377       387       393       388       395       369       375       369       379       376       385       379       388
maximum mf latency per bank:
dram[0]:       1706      1453      1349      1398      1497      1325      1428      1335      1513      1480      1377      1327      1324      1560      1441      1374
dram[1]:       1390      1657      1252      1378      1175      1278      1302      1536      1282      1335      1310      1453      1276      1348      1190      1292
dram[2]:       1585      1242      1324      1217      1478      1342      1510      1430      1319      1365      1485      1441      1604      1322      1615      1299
dram[3]:       1545      1393      1265      1672      1214      1408      1440      1386      1338      1248      1303      1543      1407      1596      1360      1439
dram[4]:       1450      1576      1372      1544      1309      1427      1898      1456      1499      1418      1622      1464      1605      1533      1329      1358
dram[5]:       1325      1491      1339      1345      1500      1408      1239      1798      1390      1330      1381      1292      1374      1609      1377      1320
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847096 n_nop=741416 n_act=18126 n_pre=18110 n_req=37573 n_rd=36000 n_write=33444 bw_util=0.164
n_activity=240677 dram_eff=0.5771
bk0: 2282a 740398i bk1: 2246a 739318i bk2: 2256a 737639i bk3: 2220a 735715i bk4: 2172a 733732i bk5: 2130a 735754i bk6: 2314a 733007i bk7: 2314a 728297i bk8: 2250a 744501i bk9: 2258a 739523i bk10: 2228a 736384i bk11: 2286a 731680i bk12: 2240a 730323i bk13: 2268a 730169i bk14: 2268a 725843i bk15: 2268a 725100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.2162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847096 n_nop=741359 n_act=18161 n_pre=18145 n_req=37568 n_rd=35996 n_write=33435 bw_util=0.1639
n_activity=240814 dram_eff=0.5766
bk0: 2248a 740764i bk1: 2290a 738789i bk2: 2204a 737743i bk3: 2242a 735508i bk4: 2158a 737216i bk5: 2172a 734924i bk6: 2314a 730045i bk7: 2308a 727662i bk8: 2278a 744798i bk9: 2226a 742809i bk10: 2272a 735561i bk11: 2244a 732830i bk12: 2264a 731620i bk13: 2254a 728837i bk14: 2250a 726074i bk15: 2272a 727168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.17871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847096 n_nop=741499 n_act=18090 n_pre=18074 n_req=37569 n_rd=35996 n_write=33437 bw_util=0.1639
n_activity=241196 dram_eff=0.5757
bk0: 2280a 741588i bk1: 2246a 738122i bk2: 2236a 739283i bk3: 2222a 736063i bk4: 2168a 736435i bk5: 2162a 733357i bk6: 2288a 733025i bk7: 2334a 728629i bk8: 2236a 745569i bk9: 2274a 739569i bk10: 2242a 736184i bk11: 2272a 732222i bk12: 2264a 731221i bk13: 2256a 733089i bk14: 2280a 725637i bk15: 2236a 725534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.19463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847096 n_nop=741342 n_act=18159 n_pre=18143 n_req=37571 n_rd=35988 n_write=33464 bw_util=0.164
n_activity=241564 dram_eff=0.575
bk0: 2248a 742970i bk1: 2278a 737938i bk2: 2226a 736397i bk3: 2226a 736305i bk4: 2176a 734680i bk5: 2152a 735547i bk6: 2334a 730924i bk7: 2284a 728357i bk8: 2274a 744985i bk9: 2240a 740798i bk10: 2260a 734811i bk11: 2262a 734581i bk12: 2242a 729951i bk13: 2276a 728060i bk14: 2230a 726511i bk15: 2280a 723234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.18068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847096 n_nop=741481 n_act=18083 n_pre=18067 n_req=37581 n_rd=36008 n_write=33457 bw_util=0.164
n_activity=241384 dram_eff=0.5756
bk0: 2278a 743653i bk1: 2260a 740696i bk2: 2224a 739574i bk3: 2240a 735290i bk4: 2138a 737857i bk5: 2190a 734575i bk6: 2300a 730049i bk7: 2338a 729172i bk8: 2252a 743187i bk9: 2254a 742058i bk10: 2274a 736676i bk11: 2246a 733230i bk12: 2272a 731326i bk13: 2234a 731738i bk14: 2276a 728396i bk15: 2232a 726310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.18715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847096 n_nop=741281 n_act=18184 n_pre=18168 n_req=37565 n_rd=35998 n_write=33465 bw_util=0.164
n_activity=240700 dram_eff=0.5772
bk0: 2272a 743220i bk1: 2266a 740875i bk2: 2242a 736500i bk3: 2210a 735025i bk4: 2178a 736014i bk5: 2142a 735260i bk6: 2330a 730929i bk7: 2320a 728144i bk8: 2250a 742770i bk9: 2266a 740278i bk10: 2230a 737044i bk11: 2266a 731436i bk12: 2238a 731100i bk13: 2282a 727911i bk14: 2238a 729028i bk15: 2268a 725266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.20671

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14264, Miss = 9005, Miss_rate = 0.631, Pending_hits = 692, Reservation_fails = 941
L2_cache_bank[1]: Access = 14230, Miss = 8995, Miss_rate = 0.632, Pending_hits = 690, Reservation_fails = 653
L2_cache_bank[2]: Access = 14285, Miss = 8994, Miss_rate = 0.630, Pending_hits = 686, Reservation_fails = 862
L2_cache_bank[3]: Access = 14249, Miss = 9004, Miss_rate = 0.632, Pending_hits = 715, Reservation_fails = 675
L2_cache_bank[4]: Access = 14288, Miss = 8997, Miss_rate = 0.630, Pending_hits = 697, Reservation_fails = 2212
L2_cache_bank[5]: Access = 14226, Miss = 9001, Miss_rate = 0.633, Pending_hits = 697, Reservation_fails = 1035
L2_cache_bank[6]: Access = 14301, Miss = 8995, Miss_rate = 0.629, Pending_hits = 687, Reservation_fails = 896
L2_cache_bank[7]: Access = 14250, Miss = 8999, Miss_rate = 0.632, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[8]: Access = 14305, Miss = 9007, Miss_rate = 0.630, Pending_hits = 689, Reservation_fails = 846
L2_cache_bank[9]: Access = 14264, Miss = 8997, Miss_rate = 0.631, Pending_hits = 709, Reservation_fails = 426
L2_cache_bank[10]: Access = 14229, Miss = 8989, Miss_rate = 0.632, Pending_hits = 651, Reservation_fails = 970
L2_cache_bank[11]: Access = 13858, Miss = 9010, Miss_rate = 0.650, Pending_hits = 674, Reservation_fails = 1001
L2_total_cache_accesses = 170749
L2_total_cache_misses = 107993
L2_total_cache_miss_rate = 0.6325
L2_total_cache_pending_hits = 8281
L2_total_cache_reservation_fails = 11072
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3485
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2476
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 199
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41765
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3395
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4402
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2948
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=369895
icnt_total_pkts_simt_to_mem=506342
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.3037
	minimum = 6
	maximum = 926
Network latency average = 27.6353
	minimum = 6
	maximum = 804
Slowest packet = 296968
Flit latency average = 24.9206
	minimum = 6
	maximum = 804
Slowest flit = 765202
Fragmentation average = 0.387141
	minimum = 0
	maximum = 327
Injected packet rate average = 0.0700447
	minimum = 0.0564503 (at node 1)
	maximum = 0.0796827 (at node 21)
Accepted packet rate average = 0.0700447
	minimum = 0.0564503 (at node 1)
	maximum = 0.0796827 (at node 21)
Injected flit rate average = 0.17656
	minimum = 0.159647 (at node 1)
	maximum = 0.18896 (at node 11)
Accepted flit rate average= 0.17656
	minimum = 0.126832 (at node 1)
	maximum = 0.222419 (at node 21)
Injected packet length average = 2.52067
Accepted packet length average = 2.52067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.8691 (3 samples)
	minimum = 6 (3 samples)
	maximum = 690 (3 samples)
Network latency average = 23.1908 (3 samples)
	minimum = 6 (3 samples)
	maximum = 605.333 (3 samples)
Flit latency average = 21.1183 (3 samples)
	minimum = 6 (3 samples)
	maximum = 605 (3 samples)
Fragmentation average = 0.283182 (3 samples)
	minimum = 0 (3 samples)
	maximum = 349.667 (3 samples)
Injected packet rate average = 0.0508835 (3 samples)
	minimum = 0.0410408 (3 samples)
	maximum = 0.0577253 (3 samples)
Accepted packet rate average = 0.0508835 (3 samples)
	minimum = 0.0410408 (3 samples)
	maximum = 0.0577253 (3 samples)
Injected flit rate average = 0.129087 (3 samples)
	minimum = 0.112456 (3 samples)
	maximum = 0.13842 (3 samples)
Accepted flit rate average = 0.129087 (3 samples)
	minimum = 0.092276 (3 samples)
	maximum = 0.160836 (3 samples)
Injected packet size average = 2.5369 (3 samples)
Accepted packet size average = 2.5369 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 0 sec (540 sec)
gpgpu_simulation_rate = 520642 (inst/sec)
gpgpu_simulation_rate = 1205 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
