<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Versal ACAP CIPS and NoC (DDR) IP Core Configuration &mdash; Embedded Design Tutorials 2021.1 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
        <script src="../../../../_static/sphinx_highlight.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="Boot and Configuration" href="4-boot-and-config.html" />
    <link rel="prev" title="Getting Started" href="1-getting-started.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../index.html" class="icon icon-home"> Embedded Design Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2021.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">简体中文</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">日本語</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-jp/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../Versal-EDT.html">Versal ACAP Embedded Design Tutorial</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="1-getting-started.html">Getting Started</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Versal ACAP CIPS and NoC (DDR) IP Core Configuration</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#prerequisites">Prerequisites</a></li>
<li class="toctree-l3"><a class="reference internal" href="#cips-ip-core-configuration">CIPS IP Core Configuration</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#creating-a-new-embedded-project-with-the-versal-acap">Creating a New Embedded Project with the Versal ACAP</a></li>
<li class="toctree-l4"><a class="reference internal" href="#running-a-bare-metal-hello-world-application">Running a Bare-Metal Hello World Application</a></li>
<li class="toctree-l4"><a class="reference internal" href="#running-applications-in-the-jtag-mode-using-the-system-debugger-in-the-vitis-software-platform">Running Applications in the JTAG Mode using the System Debugger in the Vitis Software Platform</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#noc-and-ddr-ip-core-configuration">NoC (and DDR) IP Core Configuration</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#configuring-the-noc-ip-core-in-an-existing-project">Configuring the NoC IP Core in an Existing Project</a></li>
<li class="toctree-l4"><a class="reference internal" href="#running-a-bare-metal-hello-world-application-on-ddr-memory">Running a Bare-Metal Hello World Application on DDR Memory</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#ospi-boot-mode">OSPI Boot Mode</a></li>
<li class="toctree-l3"><a class="reference internal" href="#emmc-boot-mode">eMMC Boot Mode</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="4-boot-and-config.html">Boot and Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="3-debugging.html">Debugging Using the Vitis Software Platform</a></li>
<li class="toctree-l2"><a class="reference internal" href="5-system-design-example.html">System Design Example using Scalar Engine and Adaptable Engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="6-system-design-example-HSDP.html">System Design Example for High-Speed Debug Port (HSDP) with SmartLynq+ Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="A-creating-plm.html">Appendix: Creating the PLM</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Versal-EDT.html#navigating-content-by-design-process">Navigating Content by Design Process</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../ZynqMPSoC-EDT/ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Zynq7000-EDT/Zynq7000-EDT.html">Zynq-7000 Embedded Design Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Feature Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/debuggable-fsbl/debuggable-fsbl.html">First Stage Boot Loader (FSBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/sw-profiling/sw-profiling.html">Profiling Applications with System Debugger</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Design Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Design_Tutorials/MPSoC_Graphic_Subsystem/README.html">Example Setup for a Graphics and DisplayPort Based Sub-System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Debugging</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis-Embedded-Software-Debugging/Debugging.html">Vitis Embedded Software Debugging Guide (UG1515) 2021.1</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">User Guides</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../User_Guides/SPA-UG/SPA-UG.html">System Performance Analysis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../User_Guides/Performance_Benchmark/Dhrystone/README.html">Versal Dhrystone Benchmark</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">See All Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.1/build/html/index.html">2022.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.2/build/html/index.html">2021.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.1/build/html/index.html">2021.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2020.2/build/html/index.html">2020.2</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Embedded Design Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../Versal-EDT.html">Versal ACAP Embedded Design Tutorial</a> &raquo;</li>
      <li>Versal ACAP CIPS and NoC (DDR) IP Core Configuration</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/Introduction/Versal-EDT/docs/2-cips-noc-ip-config.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="versal-acap-cips-and-noc-ddr-ip-core-configuration">
<h1>Versal ACAP CIPS and NoC (DDR) IP Core Configuration<a class="headerlink" href="#versal-acap-cips-and-noc-ddr-ip-core-configuration" title="Permalink to this heading">¶</a></h1>
<p>The Versal™ ACAP CIPS IP core allows you to configure the processing system and the PMC block including boot mode, peripherals, clocks, interfaces, and interrupts, among other things.</p>
<p>This chapter describes how to perform the following tasks:</p>
<ul class="simple">
<li><p>Creating a Vivado® project for the Versal ACAP  to select the appropriate boot devices and peripherals by configuring the CIPS IP core.</p></li>
<li><p>Creating and running a Hello World software application on the On-chip-memory (OCM) of Arm® Cortex™-A72.</p></li>
<li><p>Creating and running a Hello World software application on the Tightly-coupled-memory (TCM) of Arm Cortex-R5F.</p></li>
</ul>
<p>The NoC IP core helps configure the DDR memory and data path across the DDR memory and processing engines in the system (Scalar Engines, Adaptable Engines, and AI Engines).</p>
<ul class="simple">
<li><p>Creating and running a Hello World software application on Arm Cortex-A72 using DDR as memory.</p></li>
<li><p>Creating and running a Hello World software application on Arm Cortex-R5F using DDR as memory.</p></li>
</ul>
<div class="section" id="prerequisites">
<h2>Prerequisites<a class="headerlink" href="#prerequisites" title="Permalink to this heading">¶</a></h2>
<p>To create and run the Hello World applications discussed in this chapter, you will need to install the Vitis™ unified software platform. For installation procedures, see <em>Vitis Unified Software Platform Documentation: Embedded Software Development</em> (<a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;d=ug1400-vitis-embedded.pdf">UG1400</a>).</p>
</div>
<div class="section" id="cips-ip-core-configuration">
<h2>CIPS IP Core Configuration<a class="headerlink" href="#cips-ip-core-configuration" title="Permalink to this heading">¶</a></h2>
<p>Creating a Versal ACAP system design involves configuring the CIPS IP core to select the appropriate boot devices and peripherals. To start with, if the CIPS IP core peripherals and available multiplexed I/O (MIO) connections meet the requirements, no PL component is required. This chapter guides you through creating a simple CIPS IP core based design.</p>
<div class="section" id="creating-a-new-embedded-project-with-the-versal-acap">
<h3>Creating a New Embedded Project with the Versal ACAP<a class="headerlink" href="#creating-a-new-embedded-project-with-the-versal-acap" title="Permalink to this heading">¶</a></h3>
<p>For this example, launch the Vivado Design Suite and create a project with an embedded processor system as the top level.</p>
<div class="section" id="starting-your-design">
<h4>Starting Your Design<a class="headerlink" href="#starting-your-design" title="Permalink to this heading">¶</a></h4>
<ol class="arabic">
<li><p>Start the Vivado Design Suite.</p></li>
<li><p>In the Tcl Console, type the following command to enable ES1 boards:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">enable_beta_device</span>
</pre></div>
</div>
<p>Press <strong>Enter</strong>.</p>
</li>
<li><p>In the Vivado Quick Start page, click <strong>Create Project</strong> to open the New Project wizard.</p></li>
<li><p>Use the following information in the table to make selections in each of the wizard screens.</p>
<p><em>Table 1:</em> <strong>System Property Settings</strong></p>
<table class="docutils align-default">
<colgroup>
<col style="width: 15%" />
<col style="width: 38%" />
<col style="width: 47%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard
Screen
System</p></th>
<th class="head"><p>System Property</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Project
Name</p></td>
<td><p>Project Name</p></td>
<td><p>edt_versal</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Project Location</p></td>
<td><p>C:/edt</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Create Project
Subdirectory</p></td>
<td><p>Leave this checked</p></td>
</tr>
<tr class="row-odd"><td><p>Project
Type</p></td>
<td><p>Specify the type of
project to create. You
can start with RTL or a
synthesized EDIF</p></td>
<td><p>RTL Project</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Do not specify sources
at this time check box</p></td>
<td><p>Leave this unchecked</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Project is an extensible
Vitis platform checkbox</p></td>
<td><p>Leave this unchecked</p></td>
</tr>
<tr class="row-even"><td><p>Add
Sources</p></td>
<td><p>Do not make any changes
to this screen</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>Add
Con
straints</p></td>
<td><p>Do not make any changes
to this screen</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>Default
Part</p></td>
<td><p>Select</p></td>
<td><p><strong>Boards</strong></p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Display Name</p></td>
<td><p>Versal VMK180/VCK190
Evaluation Platform</p></td>
</tr>
<tr class="row-even"><td><p>Project
Summary</p></td>
<td><p>Project Summary</p></td>
<td><p>Review the project summary</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>Finish</strong>. The New Project wizard closes and the project you just created opens in the Vivado design tool.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Check the version number while choosing a board. For ES1 silicon, the board version is 1.3 and for production silicon, the board version is 2.2. Select the version based on the silicon on the board.</p>
</div>
</li>
</ol>
</div>
<div class="section" id="creating-an-embedded-processor-project">
<h4>Creating an Embedded Processor Project<a class="headerlink" href="#creating-an-embedded-processor-project" title="Permalink to this heading">¶</a></h4>
<p>To create an embedded processor project:</p>
<ol class="arabic">
<li><p>In the Flow Navigator, under IP integrator, click <strong>Create Block Design</strong>.</p>
<img alt="../../../../_images/image5.png" src="../../../../_images/image5.png" />
<p>The Create Block Design wizard opens.</p>
</li>
<li><p>Use the following information to make selections in the Create Block Design wizard.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 30%" />
<col style="width: 33%" />
<col style="width: 38%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard Screen</p></th>
<th class="head"><p>System Property</p></th>
<th class="head"><p>Setting or Command to
Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Create Block
Design</p></td>
<td><p>Design Name</p></td>
<td><p>edt_versal</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Directory</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">&lt;Local</span> <span class="pre">to</span> <span class="pre">Project&gt;</span></code></p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Specify Source Set</p></td>
<td><p>Design Sources</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>OK</strong>.</p>
<p>The diagram window view opens with a message that states that this design is empty. To get started, add an IP from the IP catalog.</p>
</li>
<li><p>Click the <strong>Add IP</strong> button <img alt="add_ip" src="../../../../_images/image6.png" />.</p></li>
<li><p>In the search box, type CIPS to find the Control, Interfaces and Processing System.</p></li>
<li><p>Double-click the <strong>Control, Interface &amp; Processing System IP</strong> to add it to the block design. The CIPS IP core appears in the diagram view, as shown in the following figure:</p>
<img alt="../../../../_images/image7.png" src="../../../../_images/image7.png" />
</li>
</ol>
</div>
<div class="section" id="managing-the-versal-acap-cips-ip-core-in-the-vivado-design-suite">
<h4>Managing the Versal ACAP CIPS IP Core in the Vivado Design Suite<a class="headerlink" href="#managing-the-versal-acap-cips-ip-core-in-the-vivado-design-suite" title="Permalink to this heading">¶</a></h4>
<p>Now that you have added the processor system for Versal ACAP to the design, you can begin managing the available options.</p>
<ol class="arabic">
<li><p>Click <strong>Run Block Automation</strong>.</p></li>
<li><p>Configure the run block settings as shown in the following figure:</p>
<img alt="../../../../_images/run-automation-1.png" src="../../../../_images/run-automation-1.png" />
</li>
<li><p>Double-click <strong>versal_cips_0</strong> in the Block Diagram window.</p></li>
<li><p>Choose <strong>Full Subsystem</strong> from the Design Flow dropdown menu.</p>
<img alt="../../../../_images/full-subsystem.png" src="../../../../_images/full-subsystem.png" />
</li>
<li><p>Click <strong>Next</strong>, then click <strong>PS PMC</strong>.</p>
<img alt="../../../../_images/ps-pmc.png" src="../../../../_images/ps-pmc.png" />
</li>
<li><p>Go to Peripherals and enable the peripherals as shown in figure below:</p>
<img alt="../../../../_images/peripherals.png" src="../../../../_images/peripherals.png" />
</li>
<li><p>Click <strong>IO</strong> and set the I/O configurations as shown below:</p>
<img alt="../../../../_images/io.png" src="../../../../_images/io.png" />
</li>
<li><p>Click <strong>Interrupts</strong> and configure settings as shown in figure below:</p>
<img alt="../../../../_images/interrupts.png" src="../../../../_images/interrupts.png" />
</li>
<li><p>Click <strong>Finish</strong> and <strong>Finish</strong> to close the CIPS GUI.</p></li>
</ol>
</div>
<div class="section" id="validating-the-design-and-generating-the-output">
<h4>Validating the Design and Generating the Output<a class="headerlink" href="#validating-the-design-and-generating-the-output" title="Permalink to this heading">¶</a></h4>
<p>To validate the design and to generate the output products, follow these steps:</p>
<ol class="arabic">
<li><p>Right-click in the white space of the Block Diagram view and select <strong>Validate Design</strong>.</p>
<p>Alternatively, you can press the <strong>F6</strong> key. A message dialog box opens as shown below:</p>
<img alt="../../../../_images/validation_message.PNG" src="../../../../_images/validation_message.PNG" />
</li>
<li><p>In the Block Design view, click the <strong>Sources</strong> tab.</p>
<img alt="../../../../_images/image13.png" src="../../../../_images/image13.png" />
</li>
<li><p>Click <strong>Hierarchy</strong>.</p></li>
<li><p>Under Design Sources, right-click <strong>edt_versal</strong> and select <strong>Create HDL Wrapper</strong>.</p>
<p>The Create HDL Wrapper dialog box opens. Use this dialog box to create an HDL wrapper file for the processor subsystem.</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>The HDL wrapper is a top-level entity required by the design tools.</p>
</div>
</li>
<li><p>Select <strong>Let Vivado manage wrapper and auto-update</strong> and click <strong>OK</strong>.</p></li>
<li><p>In the Block Design Sources window, under Design Sources, expand   <strong>edt_versal_wrapper</strong>.</p></li>
<li><p>Right-click the top-level block diagram, titled edt_versal_i: edt_versal (edt_versal.bd) and select <strong>Generate Output Products</strong>.</p>
<p>The Generate Output Products dialog box opens, as shown in the following figure.</p>
<img alt="../../../../_images/image15.png" src="../../../../_images/image15.png" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If you are running the Vivado® Design Suite on a Windows machine, you might see different options under Run Settings. In this case, continue with the default settings.</p>
</div>
</li>
<li><p>Click <strong>Generate</strong>.</p>
<p>This step builds all required output products for the selected source. For example, you do not need to manually create constraints for the IP processor system. The Vivado tools automatically generate the XDC file for the processor sub-system when you select <strong>Generate Output Products</strong>.</p>
</li>
<li><p>In the Block Design Sources window, click the <strong>IP Sources</strong> tab. Here you can see the output products that you just generated, as shown in the following figure.</p>
<img alt="../../../../_images/image16.png" src="../../../../_images/image16.png" />
</li>
</ol>
</div>
<div class="section" id="synthesizing-implementing-and-generating-the-device-image">
<h4>Synthesizing, Implementing, and Generating the Device Image<a class="headerlink" href="#synthesizing-implementing-and-generating-the-device-image" title="Permalink to this heading">¶</a></h4>
<p>Follow these steps to generate a device image for the design.</p>
<ol class="arabic">
<li><p>Go to <strong>Flow Navigator→ Program and Debug</strong> and click <strong>Generate Device Image</strong>.</p></li>
<li><p>A No Implementation Results Available menu appears. Click <strong>Yes</strong>.</p></li>
<li><p>A Launch Run menu appears. Click <strong>OK</strong>.</p>
<p>When the Device Image Generation completes, the Device Image Generation Completed dialog box opens.</p>
</li>
<li><p>Click <strong>Cancel</strong> to close the window.</p></li>
<li><p>Export hardware after you generate the Device Image.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The following steps are optional and you can skip these and go to the <a class="reference external" href="#exporting-hardware">Exporting Hardware</a> section. These steps provide the detailed flow for generating the device image by running synthesis and implementation before generating device image. If you need to understand the flow of generating the device image, follow the steps provided below.</p>
</div>
</li>
<li><p>Go to <strong>Flow Navigator→ Synthesis</strong>, click <strong>Run Synthesis</strong> and click <strong>OK</strong>.</p>
<img alt="../../../../_images/image17.png" src="../../../../_images/image17.png" />
</li>
<li><p>If Vivado prompts you to save your project before launching synthesis, click <strong>Save</strong>.</p>
<p>While synthesis is running, a status bar is displayed in the upper right-hand window. This status bar spools for various reasons throughout the design process. The status bar signifies that a process is working in the background. When synthesis is complete, the Synthesis Completed dialog box opens.</p>
</li>
<li><p>Select <strong>Run Implementation</strong> and click <strong>OK</strong>.</p>
<p>When implementation completes, the Implementation Completed dialog box opens.</p>
</li>
<li><p>Select <strong>Generate Device Image</strong> and click <strong>OK</strong>.</p>
<p>When Device Image Generation completes, the Device Image Generation Completed dialog box opens.</p>
</li>
<li><p>Click <strong>Cancel</strong> to close the window.</p>
<p>Export hardware after you generate the Device Image.</p>
</li>
</ol>
</div>
<div class="section" id="exporting-hardware">
<h4>Exporting Hardware<a class="headerlink" href="#exporting-hardware" title="Permalink to this heading">¶</a></h4>
<ol class="arabic">
<li><p>From the Vivado toolbar, select <strong>File → Export→ Export Hardware</strong>.</p>
<p>The Export Hardware dialog box opens.</p>
</li>
<li><p>Choose <strong>Include device image</strong> and click <strong>Next</strong>.</p></li>
<li><p>Provide a name for your exported file (or use the default provided) and choose the location. Click <strong>Next</strong>.</p>
<p>A warning message appears if a Hardware Module has already been exported. Click <strong>Yes</strong> to overwrite the existing XSA file, if the overwrite message is displayed.</p>
</li>
<li><p>Click <strong>Finish</strong>.</p></li>
</ol>
</div>
</div>
<div class="section" id="running-a-bare-metal-hello-world-application">
<h3>Running a Bare-Metal Hello World Application<a class="headerlink" href="#running-a-bare-metal-hello-world-application" title="Permalink to this heading">¶</a></h3>
<p>In this example, you will learn how to manage the board settings, make cable connections, connect to the board through your system, and run a Hello World software application from Arm Cortex-A72 on On-chip-memory (OCM) and Arm Cortex- R5F on Tightly-coupled-memory (TCM) on the Vitis software platform.</p>
<p>The following steps demonstrate the procedure to make the required cable connections, connect the board through your system, and launch the Vitis software platform.</p>
<ol class="arabic">
<li><p>Connect the power cable to the board.</p></li>
<li><p>Connect a USB Micro cable between the Windows host machine and USB JTAG connector on the target board. This cable is used for USB to serial transfer.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Ensure that the SW1 switch is set to JTAG boot mode as shown in the following figure.</p>
</div>
<img alt="../../../../_images/image19.jpeg" src="../../../../_images/image19.jpeg" />
</li>
<li><p>Power on the VMK180/VCK190 board using the power switch as shown in the following figure.</p>
<img alt="../../../../_images/ndy1566983891157_LowRes.png" src="../../../../_images/ndy1566983891157_LowRes.png" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the Vitis software platform is already running, jump to step 6.</p>
</div>
</li>
<li><p>Launch the Vitis software platform by selecting <strong>Tools → Launch Vitis IDE from Vivado</strong> and set the workspace path, which in this example is <cite>C:edtedt_vck190</cite>.</p>
<p>Alternatively, you can open the Vitis software platform with a default workspace and later switch it to the correct workspace by selecting <strong>File → Switch Workspace</strong> and then selecting the workspace.</p>
</li>
<li><p>Open a serial communication utility for the COM port assigned on your system. The Vitis software platform provides a serial terminal utility, which is used throughout the tutorial; select <strong>Window → Show View → Xilinx → Vitis Serial Terminal</strong> to open it.</p>
<img alt="../../../../_images/image21.jpeg" src="../../../../_images/image21.jpeg" />
</li>
<li><p>Click <strong>Connect to a serial port</strong> button .. image:: media/image22.png) in the Vitis terminal context to set the serial configuration and connect it.</p></li>
<li><p>Verify the port details in the Windows device manager.</p>
<p>UART-0 terminal corresponds to Com-Port with Interface-0. For this example, UART-0 terminal is set by default, so for the Com-Port, select the port with interface-0. The following figure shows the standard configuration for the Versal ACAP processing system.</p>
<img alt="../../../../_images/image23.png" src="../../../../_images/image23.png" />
</li>
</ol>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>You can use external terminal Serial Port Consoles like Tera Term or Putty. You can find the relevant COM port information from the Device Manager menu in Control Panel.</p>
</div>
<div class="section" id="creating-a-hello-world-application-for-the-arm-cortex-a72-on-ocm">
<h4>Creating a Hello World Application for the Arm Cortex-A72 on OCM<a class="headerlink" href="#creating-a-hello-world-application-for-the-arm-cortex-a72-on-ocm" title="Permalink to this heading">¶</a></h4>
<p>The following steps demonstrate the procedure to create a Hello World application from Arm Cortex-A72 on OCM.</p>
<ol class="arabic">
<li><p>Select <strong>File→ New → Application Project</strong>. Creating a New Application Project wizard opens. If this is the first time the Vitis IDE has been launched, you can select Create Application Project on the Welcome screen as shown in the following figure.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Optionally, you can check the box next to “Skip welcome page next time” to skip seeing the welcome page every time.</p>
</div>
</li>
<li><p>Use the following information to make your selections in the wizard screens.</p>
<p><em>Table 3:</em> <strong>System Property Settings</strong></p>
<table class="docutils align-default">
<colgroup>
<col style="width: 21%" />
<col style="width: 27%" />
<col style="width: 53%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard Screen</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Platform</p></td>
<td><p>Create a new
platform from
hardware (XSA)</p></td>
<td><p>Click the Browse button to
add your XSA file.</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Platform Name</p></td>
<td><p>vck190_platform</p></td>
</tr>
<tr class="row-even"><td><p>Application
Project
Details</p></td>
<td><p>Application project
name</p></td>
<td><p>helloworld_a72</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Select a system
project</p></td>
<td><p>+Create New</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>System project name</p></td>
<td><p>helloworld_system</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Processor</p></td>
<td><p>versal_cips_0_pspmc_0_psv_cortexa72_0</p></td>
</tr>
<tr class="row-even"><td><p>Domain</p></td>
<td><p>Select a domain</p></td>
<td><p>+Create New</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Name</p></td>
<td><p>The default name assigned</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Display Name</p></td>
<td><p>The default name assigned</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Operating System</p></td>
<td><p>Standalone</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Processor</p></td>
<td><p>versal_cips_0_pspmc_0_psv_cortexa72_0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Architecture</p></td>
<td><p>64-bit</p></td>
</tr>
<tr class="row-even"><td><p>Templates</p></td>
<td><p>Available Templates</p></td>
<td><p>Hello World</p></td>
</tr>
</tbody>
</table>
<p>The Vitis software platform creates the board support package for the Platform project (vck190_platform) and the system project (helloworld_system) containing an application project named helloworld_a72 under the Explorer view after performing the above steps.</p>
</li>
<li><p>Right-click <strong>vck190_platform</strong> and select <strong>Build Project</strong>. Alternatively, you can also click .. image:: media/image26.png).</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If you cannot see the project explorer, click the restore icon .. image:: media/image27.png) on the left panel and then follow step 3.</p>
</div>
</li>
</ol>
<div class="section" id="modifying-the-helloworld-a72-application-source-code">
<h5>Modifying the helloworld_a72 Application Source Code<a class="headerlink" href="#modifying-the-helloworld-a72-application-source-code" title="Permalink to this heading">¶</a></h5>
<ol class="arabic">
<li><p>Double-click <strong>helloworld_a72</strong>, then double-click <strong>src</strong> and select <strong>helloworld.c</strong>.</p>
<p>This opens the <cite>helloworld.c</cite> source file for the helloworld_a72 application.</p>
</li>
<li><p>Modify the arguments in the print commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Hello World from APU</span><span class="se">\n\r</span><span class="s2">&quot;</span><span class="p">);</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Successfully ran Hello World application from APU</span><span class="se">\n\r</span><span class="s2">&quot;</span><span class="p">);</span>
</pre></div>
</div>
<img alt="../../../../_images/image28.png" src="../../../../_images/image28.png" />
</li>
<li><p>Click <img alt="build" src="../../../../_images/image29.png" /> to build the project.</p></li>
</ol>
</div>
</div>
<div class="section" id="adding-a-new-rpu-domain-to-the-platform-project">
<h4>Adding a New RPU Domain to the Platform Project<a class="headerlink" href="#adding-a-new-rpu-domain-to-the-platform-project" title="Permalink to this heading">¶</a></h4>
<p>The following steps demonstrate the procedure to create a bare-metal Hello World application for the Arm Cortex-R5F on TCM. The application needs to be linked to a domain. Before creating the application project, make sure that the target domain software environment is available. If not, add the required domain to your platform using the following steps.</p>
<ol class="arabic">
<li><p>Double-click the <cite>platform.spr</cite> file in the Vitis Explorer view. (In this example, <strong>vck190_platform → platform.spr</strong>).</p></li>
<li><p>Click the <img alt="image30" src="../../../../_images/image30.png" /> button in the Main view.</p></li>
<li><p>Use the following information to make your selections in the Domain wizard screen.</p>
<p><em>Table 4:</em> <strong>New  Domain Settings</strong></p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 24%" />
<col style="width: 53%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard Screen</p></th>
<th class="head"><p>Fields</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Domain</p></td>
<td><p>Name</p></td>
<td><p>r5_domain</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Display Name</p></td>
<td><p>autogenerated</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>OS</p></td>
<td><p>standalone</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Processor</p></td>
<td><p>versal_cips_0_pspmc_0_psv_cortexr5_0</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Supported
Runtimes</p></td>
<td><p>C/C++</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Architecture</p></td>
<td><p>32-bit</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>OK</strong>. The newly generated r5_domain is configured.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>At this point, you will notice an Out-of-date decorator next to the platform in the Explorer view.</p>
</div>
</li>
<li><p>Click the <img alt="build" src="../../../../_images/image29.png" /> icon to build the platform. The Explorer view shows the generated image files in the platform project.</p></li>
</ol>
</div>
<div class="section" id="creating-the-standalone-application-project-for-the-arm-cortex-r5f">
<h4>Creating the Standalone Application Project for the Arm Cortex-R5F<a class="headerlink" href="#creating-the-standalone-application-project-for-the-arm-cortex-r5f" title="Permalink to this heading">¶</a></h4>
<p>The following steps demonstrate the procedure to create a Hello World application from Arm Cortex-R5F.</p>
<ol class="arabic">
<li><p>Select <strong>File → New → Application Project</strong>. Creating a New Application Project wizard opens. If this is the first time the Vitis IDE has been launched, you can select Create Application Project on the Welcome screen.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Optionally, you can check the box next to “Skip welcome page next time” to skip seeing the welcome page every time.</p>
</div>
</li>
<li><p>Use the following information to make your selections in the wizard screens.</p>
<p><em>Table 5:</em> <strong>System Property Settings</strong></p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 26%" />
<col style="width: 48%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard Screen</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Platform</p></td>
<td><p>Select a platform
from repository</p></td>
<td><p>Select
<strong>vck190_platform</strong></p></td>
</tr>
<tr class="row-odd"><td><p>Application Project
Details</p></td>
<td><p>Application project
name</p></td>
<td><p>helloworld_r5</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Select a system
project</p></td>
<td><p>helloworld_system</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>System project name</p></td>
<td><p>helloworld_system</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Target processor</p></td>
<td><p>versal_cips_0_pspmc_0_psv_cortexa72_0</p></td>
</tr>
<tr class="row-odd"><td><p>Domain</p></td>
<td><p>Select a domain</p></td>
<td><p>r5_domain</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Name</p></td>
<td><p>r5_domain</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Display Name</p></td>
<td><p>r5_domain</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Operating System</p></td>
<td><p>standalone</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Processor</p></td>
<td><p>versal_cips_0_pspmc_0_psv_cortexa72_0</p></td>
</tr>
<tr class="row-even"><td><p>Templates</p></td>
<td><p>Available Templates</p></td>
<td><p>Hello World</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The standalone application helloworld_r5 is generated within the existing system project helloworld_system.</p>
</div>
</li>
<li><p>Right-click <strong>vck190_platform</strong> and select <strong>Build Project</strong>. Alternatively, you can also click <img alt="build" src="../../../../_images/image29.png" /> to build the project.</p></li>
</ol>
<div class="section" id="modifying-the-helloworld-r5-application-source-code">
<h5>Modifying the helloworld_r5 Application Source Code<a class="headerlink" href="#modifying-the-helloworld-r5-application-source-code" title="Permalink to this heading">¶</a></h5>
<ol class="arabic">
<li><p>Expand <strong>helloworld_r5</strong> and double-click <strong>src</strong> and select <strong>helloworld.c</strong> to open the <cite>helloworld.c</cite> source file for the helloworld_r5 application.</p></li>
<li><p>Modify the arguments in the print commands:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Hello World from RPU</span><span class="se">\n\r</span><span class="s2">&quot;</span><span class="p">);</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Successfully ran Hello World application from RPU</span><span class="se">\n\r</span><span class="s2">&quot;</span><span class="p">);</span>
</pre></div>
</div>
<img alt="../../../../_images/image31.png" src="../../../../_images/image31.png" />
</li>
<li><p>Click <img alt="build" src="../../../../_images/image29.png" /> to build the project.</p></li>
</ol>
</div>
<div class="section" id="modifying-the-application-linker-script-for-the-application-project-helloworld-r5">
<h5>Modifying the Application Linker Script for the Application Project helloworld_r5<a class="headerlink" href="#modifying-the-application-linker-script-for-the-application-project-helloworld-r5" title="Permalink to this heading">¶</a></h5>
<p>The following steps demonstrate the procedure to modify the application linker script for the application project helloworld_r5.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The Vitis software platform provides a linker script generator to simplify the task of creating a linker script for GCC. The linker script generator GUI examines the target hardware platform and determines the available memory sections. The only action required by you is to assign the different code and data sections in the ELF file to different memory regions.</p>
</div>
<ol class="arabic">
<li><p>Select the application project (helloworld_r5) in the Vitis Explorer view.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The linker will use the DDR memory if it exists on the platform, otherwise it will default to the on-chip memory (OCM).</p>
</div>
</li>
<li><p>In the <cite>src</cite> directory, delete the default <cite>lscript.ld</cite> file.</p></li>
<li><p>Right-click <strong>helloworld_r5</strong> and click <strong>Generate Linker Script</strong>. Alternatively, you can select <strong>Xilinx → Generate Linker Script</strong>.</p>
<img alt="../../../../_images/image32.png" src="../../../../_images/image32.png" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>In the Generate linker script dialog box, the left side is read-only, except for the Output Script name and project build settings in the Modify project build settings as follows field. On the right side, you have two choices of how to allocate memory: The Basic tab or the Advanced tab. Both perform the same tasks; however, the Basic tab is less granular and treats all types of data as “data” and all types of instructions as “code.” This is often sufficient to accomplish most tasks. Use the Advanced tab for precise allocation of software blocks into various types of memory.</p>
</div>
</li>
<li><p>Under the Basic tab, select <strong>versal_cips_0_pspmc_0_psv_r5_0_atcm_MEM_0</strong> in the drop-down menu for all the three sections and then click <strong>Generate</strong>.</p>
<img alt="../../../../_images/r5_atcm_capture.jpg" src="../../../../_images/r5_atcm_capture.jpg" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>A new linker script (<cite>lscript.ld</cite>) will be generated in the src folder within the application project.</p>
</div>
</li>
<li><p>Right-click <strong>helloworld_system</strong> and select <strong>Build Project</strong> or <img alt="build" src="../../../../_images/image29.png" />. This generates the project elf files within the Debug folder of the helloworld_r5 project.</p></li>
</ol>
</div>
</div>
</div>
<div class="section" id="running-applications-in-the-jtag-mode-using-the-system-debugger-in-the-vitis-software-platform">
<h3>Running Applications in the JTAG Mode using the System Debugger in the Vitis Software Platform<a class="headerlink" href="#running-applications-in-the-jtag-mode-using-the-system-debugger-in-the-vitis-software-platform" title="Permalink to this heading">¶</a></h3>
<p>To run an application, you must create a <strong>Run configuration</strong> that captures the settings for executing the application. You can either create a Run configuration for the whole system project or independent applications.</p>
<div class="section" id="creating-a-run-configuration-for-the-system-project">
<h4>Creating a Run Configuration for the System Project<a class="headerlink" href="#creating-a-run-configuration-for-the-system-project" title="Permalink to this heading">¶</a></h4>
<ol class="arabic">
<li><p>Right-click on the system project <strong>helloworld_system</strong> and select <strong>Run As → Run Configurations</strong>. The Run configuration dialog box opens.</p></li>
<li><p>Double-click <strong>System Project Debug</strong> to create a Run Configuration.</p>
<p>The Vitis software platform creates a new run configuration with the name: SystemDebugger_helloworld_system. For the remaining options, refer the following table.</p>
<p><em>Table 6:</em> <strong>Create, Manage, and Run Configurations Settings</strong></p>
<table class="docutils align-default">
<colgroup>
<col style="width: 33%" />
<col style="width: 33%" />
<col style="width: 33%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard Tab</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Setting or Command to
Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Main</p></td>
<td><p>Project</p></td>
<td><p>helloworld_system</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Target → Hardware
Server</p></td>
<td><p>Attach to the running
target (local). If
not already added,
add using the New
button.</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>Run</strong>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If there is an existing launch configuration, a dialog box appears asking whether you want to terminate the process. Click <strong>Yes</strong>. The following logs are displayed on the terminal.</p>
</div>
<img alt="../../../../_images/APU_RPU_helloworld_log.png" src="../../../../_images/APU_RPU_helloworld_log.png" />
</li>
</ol>
</div>
<div class="section" id="creating-a-run-configuration-for-a-single-application-within-a-system-project">
<h4>Creating a Run Configuration for a Single Application within a System Project<a class="headerlink" href="#creating-a-run-configuration-for-a-single-application-within-a-system-project" title="Permalink to this heading">¶</a></h4>
<p>You can create a run configuration for a single application within a system project in two ways:</p>
<div class="section" id="method-i">
<h5>Method I<a class="headerlink" href="#method-i" title="Permalink to this heading">¶</a></h5>
<ol class="arabic">
<li><p>Right-click on the system project <strong>helloworld_system</strong> and select <strong>Run As → Run Configurations</strong>. The Run configuration dialog box opens.</p></li>
<li><p>Double-click <strong>System Project Debug</strong> to create a run configuration.</p>
<p>The Vitis software platform creates a new run configuration with the name: SystemDebugger_helloworld_system_1. Rename this to SystemDebugger_helloworld_system_A72. For the remaining options, refer to the following table.</p>
<p><em>Table 7:</em> <strong>Create, Manage, and Run Configurations Settings</strong></p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 34%" />
<col style="width: 40%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard Tab</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Main</p></td>
<td><p>Project</p></td>
<td><p>helloworld_system</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Debug only selected
applications</p></td>
<td><p>Check this box</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Selected Applications</p></td>
<td><p>Click the <strong>Edit</strong> button
and check helloworld_a72</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Target → Hardware
Server</p></td>
<td><p>Attach to the running
target local). If not
already added, add using
the New button.</p></td>
</tr>
</tbody>
</table>
</li>
</ol>
<ol class="arabic" start="2">
<li><p>Click <strong>Apply</strong>.</p></li>
<li><p>Click <strong>Run</strong>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If there is an existing run configuration, a dialog box appears asking whether you want to terminate the process. Click <strong>Yes</strong>. The following logs are displayed on the terminal.</p>
</div>
<img alt="../../../../_images/APU_helloworld_log.png" src="../../../../_images/APU_helloworld_log.png" />
</li>
</ol>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Both the APU and RPU applications print on the same console as both applications are using UART0 for these applications. The application software sends the hello world strings for both APU and RPU to the UART0 peripheral of the PS section. From UART0, the hello world strings goes byte-by-byte to the serial terminal application running on the host machine, which displays it as a string.</p>
</div>
</div>
<div class="section" id="method-ii">
<h5>Method II<a class="headerlink" href="#method-ii" title="Permalink to this heading">¶</a></h5>
<ol class="arabic">
<li><p>Right-click on the application project hello_world_r5 and select <strong>Run As → Run Configurations</strong>. The Run configuration dialog box opens.</p></li>
<li><p>Double-click <strong>Single Project Debug</strong> to create a run configuration.</p>
<p>The Vitis software platform creates a new run configuration with the name: Debugger_helloworld_r5-Default. For the remaining options, refer to the following table.</p>
<p><em>Table 8:</em>  <strong>Create, Manage, and Run Configurations Settings</strong></p>
<table class="docutils align-default">
<colgroup>
<col style="width: 19%" />
<col style="width: 31%" />
<col style="width: 49%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Wizard Tab</p></th>
<th class="head"><p>System Properties</p></th>
<th class="head"><p>Setting or Command to Use</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Main</p></td>
<td><p>Debug Type</p></td>
<td><p>Standalone Application Debug</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Connection</p></td>
<td><p>Connect to the board. If
connected already, select the
connection here.</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>Project</p></td>
<td><p>helloworld_r5</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>Configuration</p></td>
<td><p>Debug</p></td>
</tr>
</tbody>
</table>
</li>
<li><p>Click <strong>Apply</strong>.</p></li>
<li><p>Click <strong>Run</strong>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If there is an existing run configuration, a dialog box appears asking whether you want to terminate the process. Click <strong>Yes</strong>. The following logs are displayed on the terminal.</p>
</div>
<img alt="../../../../_images/RPU_helloworld_log.png" src="../../../../_images/RPU_helloworld_log.png" />
</li>
</ol>
</div>
</div>
</div>
</div>
<div class="section" id="noc-and-ddr-ip-core-configuration">
<h2>NoC (and DDR) IP Core Configuration<a class="headerlink" href="#noc-and-ddr-ip-core-configuration" title="Permalink to this heading">¶</a></h2>
<p>This section describes the NoC (and DDR) configuration and related connections required for use with the CIPS configured earlier in this chapter. The Versal ACAP CIPS IP core allows you to configure two superscalar, multi-core Arm Cortex-A72 based APUs, two Arm Cortex-R5F RPUs, a platform management controller (PMC), and a CCIX PCIe® module (CPM). The NoC IP core allows configuring the NoC and enabling the DDR memory controllers.</p>
<div class="section" id="configuring-the-noc-ip-core-in-an-existing-project">
<h3>Configuring the NoC IP Core in an Existing Project<a class="headerlink" href="#configuring-the-noc-ip-core-in-an-existing-project" title="Permalink to this heading">¶</a></h3>
<p>For this example, launch the Vivado Design Suite and project with basic CIPS configuration done as shown in <a class="reference external" href="#creating-a-new-embedded-project-with-the-versal-acap">Example Project: Creating a New Embedded Project with the Versal ACAP</a>.</p>
<div class="section" id="configuring-your-design">
<h4>Configuring Your Design<a class="headerlink" href="#configuring-your-design" title="Permalink to this heading">¶</a></h4>
<p>To configure your design, follow these steps:</p>
<ol class="arabic">
<li><p>Open the design created in <a class="reference external" href="#creating-a-new-embedded-project-with-the-versal-acap">Example Project: Creating a New Embedded Project with the Versal ACAP</a>, <cite>edt_versal.xpr</cite>.</p></li>
<li><p>Open the block design <cite>edt_versal.bd</cite>.</p></li>
<li><p>Add <strong>AXI NoC IP</strong> from the IP catalog.</p></li>
<li><p>Click <strong>Run Block Automation</strong>.</p></li>
<li><p>Make the run block settings as shown in the following figure:</p>
<img alt="../../../../_images/block-auto1.png" src="../../../../_images/block-auto1.png" />
</li>
<li><p>Click <strong>NoC</strong>. Enable the NoC Coherent Interfaces PS to NoC Interface 0/1 as shown below.</p>
<img alt="../../../../_images/noc-interface.png" src="../../../../_images/noc-interface.png" />
</li>
<li><p>Double-click the <strong>NoC IP</strong>. From the General Tab, set <strong>Number of AXI Slav interfaces</strong> and <strong>AXI Clocks</strong> to 8:</p>
<img alt="../../../../_images/noc-settings.png" src="../../../../_images/noc-settings.png" />
</li>
<li><p>From the Inputs tab, configure the following settings for S06 AXI and S07 AXI:</p>
<img alt="../../../../_images/noc-axi.png" src="../../../../_images/noc-axi.png" />
</li>
<li><p>Configure the following settings from the Connectivity tab:</p>
<img alt="../../../../_images/noc-connectivity.png" src="../../../../_images/noc-connectivity.png" />
</li>
<li><p>Click <strong>OK</strong>.</p></li>
<li><p>Make connections between CIPS and NoC as shown below</p>
<img alt="../../../../_images/noc-ip-1.png" src="../../../../_images/noc-ip-1.png" />
<p>This adds the AXI NoC IP for DDR access.</p>
<img alt="../../../../_images/noc-ip.png" src="../../../../_images/noc-ip.png" />
</li>
</ol>
</div>
<div class="section" id="id1">
<h4>Validating the Design and Generating the Output<a class="headerlink" href="#id1" title="Permalink to this heading">¶</a></h4>
<p>To validate the design and generate the output, follow these steps:</p>
<ol class="arabic">
<li><p>Right-click in the white space of the Diagram window and select <strong>Validate Design</strong>. Alternatively, you can press the <strong>F6</strong> key. A dialog box with the following message opens:</p>
<img alt="../../../../_images/validation_message.PNG" src="../../../../_images/validation_message.PNG" />
</li>
<li><p>Click <strong>OK</strong> to close the message.</p></li>
<li><p>In the Block Design Sources window, under Design Sources, expand <strong>edt_versal_wrapper</strong>.</p></li>
<li><p>Right-click the top-level block diagram, titled edt_versal_i: edt_versal (<cite>edt_versal.bd</cite>) and select <strong>Generate Output Products</strong>.</p>
<p>The Generate Output Products dialog box opens, as shown in the following figure.</p>
<img alt="../../../../_images/image15.png" src="../../../../_images/image15.png" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If you are running the Vivado Design Suite on a Windows machine, you might see different options under Run Settings. In this case, continue with the default settings.</p>
</div>
</li>
<li><p>Click <strong>Generate</strong>.</p>
<p>This step builds all required output products for the selected source. For example, you do not need to manually create constraints for the IP processor system. The Vivado tools automatically generate the XDC file for the processor sub-system when you select <strong>Generate Output Products</strong>.</p>
</li>
<li><p>When the Generate Output Products process completes, click <strong>OK</strong>. Click the <strong>Design Runs</strong> window on the bottom window to see OOC Module Runs/Synthesis/Implementation runs.</p></li>
<li><p>In the Sources window, click the <strong>IP Sources</strong> view. Here you can see the output products that you just generated, as shown in the following figure.</p>
<img alt="../../../../_images/image39.png" src="../../../../_images/image39.png" />
</li>
</ol>
</div>
<div class="section" id="id2">
<h4>Synthesizing, Implementing, and Generating the Device Image<a class="headerlink" href="#id2" title="Permalink to this heading">¶</a></h4>
<p>Follow these steps to generate a device image for the design.</p>
<ol class="arabic">
<li><p>Go to <strong>Flow Navigator→ Program and Debug</strong> and click <strong>Generate Device Image</strong>.</p></li>
<li><p>A No Implementation Results Available menu appears. Click <strong>Yes</strong>.</p></li>
<li><p>A Launch Run menu appears. Click <strong>OK</strong>.</p>
<p>When the Device Image Generation completes, the Device Image Generation Completed dialog box opens.</p>
</li>
<li><p>Click <strong>Cancel</strong> to close the window.</p></li>
<li><p>Export hardware after you generate the Device Image and click <strong>OK</strong>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The following steps are optional and you can skip these and go to the <a class="reference external" href="#exporting-hardware">Exporting Hardware</a> section. These steps provide the detailed flow for generating the device image by running synthesis and implementation before generating device image. If you need to understand the flow of generating the device image, follow the steps provided below.</p>
</div>
</li>
<li><p>Go to <strong>Flow Navigator→ Synthesis</strong> and click <strong>Run Synthesis</strong>.</p>
<img alt="../../../../_images/image17.png" src="../../../../_images/image17.png" />
</li>
<li><p>If Vivado prompts you to save your project before launching synthesis, click <strong>Save</strong>.</p>
<p>While synthesis is running, a status bar is displayed in the upper right-hand window. This status bar spools for various reasons throughout the design process. The status bar signifies that a process is working in the background. When synthesis is complete, the Synthesis Completed dialog box opens.</p>
</li>
<li><p>Select <strong>Run Implementation</strong> and click <strong>OK</strong>.</p>
<p>When implementation completes, the Implementation Completed dialog box opens.</p>
</li>
<li><p>Select <strong>Generate Device Image</strong> and click <strong>OK</strong>.</p>
<p>When Device Image Generation completes, the Device Image Generation Completed dialog box opens.</p>
</li>
<li><p>Click <strong>Cancel</strong> to close the window.</p>
<p>Export hardware, after you generate Device Image.</p>
</li>
</ol>
</div>
<div class="section" id="id3">
<h4>Exporting Hardware<a class="headerlink" href="#id3" title="Permalink to this heading">¶</a></h4>
<ol class="arabic">
<li><p>From the Vivado main menu, select <strong>File→ Export → Export Hardware</strong>. The Export Hardware dialog box opens.</p></li>
<li><p>Choose <strong>Include device image</strong> and click <strong>Next</strong>.</p></li>
<li><p>Provide a name for your exported file (or use the default provided) and choose the location. Click <strong>Next</strong>.</p>
<p>A warning message appears if a hardware module has already been exported. Click <strong>Yes</strong> to overwrite the existing XSA file, if the overwrite message is displayed.</p>
</li>
<li><p>Click <strong>Finish</strong>.</p></li>
</ol>
</div>
</div>
<div class="section" id="running-a-bare-metal-hello-world-application-on-ddr-memory">
<h3>Running a Bare-Metal Hello World Application on DDR Memory<a class="headerlink" href="#running-a-bare-metal-hello-world-application-on-ddr-memory" title="Permalink to this heading">¶</a></h3>
<p>In this example, you will learn how to manage the board settings, make cable connections, connect to the board through your PC, and run a Hello World software application from Arm Cortex-A72 and Arm Cortex-R5F on DDR memory in the Xilinx Vitis software platform.</p>
<p>You will create a new Vitis project, similar to the one in <a class="reference external" href="#running-a-bare-metal-hello-world-application">Running a Bare-Metal Hello World Application</a>, except that it will use the default linker scripts, which will reference the DDR memory.</p>
<ol class="arabic">
<li><p>Manage board settings, make cable connections, and connect to the board through your system and launch the Vitis software platform as discussed in steps 1 through 7 in <a class="reference external" href="#running-a-bare-metal-hello-world-application">Running a Bare-Metal Hello World Application</a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>A new Vitis workspace needs to be created for this. Do not use the workspace created in <a class="reference external" href="#running-a-bare-metal-hello-world-application">Running a Bare-Metal Hello World Application</a>.</p>
</div>
</li>
<li><p>Create a bare-metal Hello World system project with application running on Arm Cortex-A72 and modify its source code as discussed in steps 1 through 3 of <a class="reference external" href="#creating-a-hello-world-application-for-the-arm-cortex-a72-on-ocm">Creating a Hello World Application for the Arm Cortex-A72 on OCM</a> and steps 1 through 3 of <a class="reference external" href="#modifying-the-helloworld-a72-application-source-code">Modifying the helloworld_a72 Application Source Code</a>.</p></li>
<li><p>Right-click <strong>helloworld_system</strong> and select <strong>Build Project</strong> or click <img alt="build" src="../../../../_images/image29.png" /> to generate the project elf files within the Debug folder of the application project.</p></li>
<li><p>Create an additional RPU domain for your platform (created in Step 2) as discussed in <a class="reference external" href="#adding-a-new-rpu-domain-to-the-platform-project">Adding a New RPU Domain to the Platform Project</a>.</p></li>
<li><p>Create a bare-metal Hello World application running on Arm Cortex-R5F within the existing system project (built in Step 2) and modify its source code as discussed in steps 1 through 3 of <a class="reference external" href="./2-cips-noc-ip-config.html#creating-the-standalone-application-project-for-the-arm-cortex-r5f">Creating the Standalone Application Project for the Arm Cortex-R5F</a> and steps 1 through 3 of <a class="reference external" href="./2-cips-noc-ip-config.html#modifying-the-helloworld-r5-application-source-code">Modifying the helloworld_r5 Application Source Code</a>.</p></li>
<li><p>Right-click <strong>helloworld_system</strong> and select Build Project or click <img alt="build" src="../../../../_images/image29.png" /> to generate the project elf files within the Debug folder of the application project.</p></li>
</ol>
<p>Refer to <a class="reference external" href="./2-cips-noc-ip-config.html#running-applications-in-the-jtag-mode-using-the-system-debugger-in-the-vitis-software-platform">Running Applications in the JTAG Mode using the System Debugger in the Vitis Software Platform</a> for running the applications built above in JTAG mode using system debugger in the Vitis software platform and to <a class="reference external" href="./4-boot-and-config.html#generating-boot-image-for-standalone-application">Generating Boot Image for Standalone Application</a> for generating boot images for standalone applications.</p>
</div>
</div>
<div class="section" id="ospi-boot-mode">
<h2>OSPI Boot Mode<a class="headerlink" href="#ospi-boot-mode" title="Permalink to this heading">¶</a></h2>
<p>To boot check the OSPI boot mode, follow these steps:</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>OSPI configuration is only supported for VCK190 rev B production boards.</p>
</div>
<ol class="arabic">
<li><p>Open the design created in <a class="reference external" href="./2-cips-noc-ip-config.html#creating-a-new-embedded-project-with-the-versal-acap">Creating a New Embedded Project with the Versal ACAP</a> , edt_versal.xpr.</p></li>
<li><p>Double-click the <strong>Versal CIPS IP</strong>.</p></li>
<li><p>Click <strong>Next</strong> and choose <strong>PS PMC</strong>.</p></li>
<li><p>In the Boot Mode settings, click <strong>OSPI</strong> and check if the configurations are set as shown in the following figure:</p>
<img alt="../../../../_images/ospi-boot1.png" src="../../../../_images/ospi-boot1.png" />
</li>
<li><p>Click <strong>Finish</strong>.</p></li>
</ol>
<p>This configures the design in OSPI boot mode.</p>
</div>
<div class="section" id="emmc-boot-mode">
<h2>eMMC Boot Mode<a class="headerlink" href="#emmc-boot-mode" title="Permalink to this heading">¶</a></h2>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>eMMC configuration is only supported for VCK190/VMK180 rev B production boards.</p>
</div>
<p>To boot check the eMMC boot mode, follow these steps:</p>
<ol class="arabic">
<li><p>Open the design created in <a class="reference external" href="./2-cips-noc-ip-config.html#creating-a-new-embedded-project-with-the-versal-acap">Creating a New Embedded Project with the Versal ACAP</a>, edt_versal.xpr.</p></li>
<li><p>Double-click the <strong>Versal CIPS IP</strong>.</p></li>
<li><p>Click <strong>Next</strong> and choose <strong>PS PMC</strong>.</p></li>
<li><p>In the Boot Mode settings, click <strong>SD1/eMMC</strong> and check if the configurations are set as shown in the following figure:</p>
<img alt="../../../../_images/emmc-boot1.png" src="../../../../_images/emmc-boot1.png" />
</li>
<li><p>Click <strong>Finish</strong>.</p></li>
</ol>
<p>This configures the design in eMMC boot mode.</p>
</div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="1-getting-started.html" class="btn btn-neutral float-left" title="Getting Started" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="4-boot-and-config.html" class="btn btn-neutral float-right" title="Boot and Configuration" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 1, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="https://pages.gitenterprise.xilinx.com/techdocs/Test/vvas/build/html/index.html#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>