---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-simemorylegalizer-cpp-/sicachecontrol
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SICacheControl` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{SIMemoryLegalizer.cpp}::SICacheControl</CodeBlock>

## Derived Classes

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx6cachecontrol">SIGfx6CacheControl</a></>}>
</MembersIndexItem>

</MembersIndex>

## Protected Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a94ad7872dbdc8a745f93be1a330870b7">SICacheControl</a> (const GCNSubtarget &amp;ST)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Destructor Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ac65f6080a4714a368d3fa6062840a327">~SICacheControl</a> ()=default</>}>
Virtual destructor to allow derivations to be deleted. <a href="#ac65f6080a4714a368d3fa6062840a327">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae3a19dd6d6ea7cb0bc7ea91408dea134">enableLoadCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const =0</>}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#ae3a19dd6d6ea7cb0bc7ea91408dea134">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afca5c87368b586da84976ba1bf8ae594">enableRMWCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const =0</>}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#afca5c87368b586da84976ba1bf8ae594">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a50b9b75bcc1aab80b1aac7427ad1e61e">enableStoreCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const =0</>}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#a50b9b75bcc1aab80b1aac7427ad1e61e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7e8efdfff172cf4b21303462be453365">enableVolatileAndOrNonTemporal</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicAddrSpace AddrSpace, SIMemOp Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse=false) const =0</>}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use. <a href="#a7e8efdfff172cf4b21303462be453365">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abeae2358f3b29f4c816a2492716358c0">expandSystemScopeStore</a> (MachineBasicBlock::iterator &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a46a0a8c0d6d0334d1819d27d4945af83">insertAcquire</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, Position Pos) const =0</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> . <a href="#a46a0a8c0d6d0334d1819d27d4945af83">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa436c983876074d047ce6b9a4234997d">insertRelease</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, bool IsCrossAddrSpaceOrdering, Position Pos) const =0</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>. <a href="#aa436c983876074d047ce6b9a4234997d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a76250342dad0c88b927574249886ddc3">insertWait</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, SIMemOp Op, bool IsCrossAddrSpaceOrdering, Position Pos, AtomicOrdering Order) const =0</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure memory instructions before <code>Pos</code> of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> have completed. <a href="#a76250342dad0c88b927574249886ddc3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#add8983b896ba4bf7f4dcc42842f26eeb">tryForceStoreSC0SC1</a> (const SIMemOpInfo &amp;MOI, MachineBasicBlock::iterator &amp;MI) const</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2684cefdc15612e87071d36aac3858dd">enableNamedBit</a> (const MachineBasicBlock::iterator MI, AMDGPU::CPol::CPol Bit) const</>}>
Sets named bit <code>BitName</code> to &quot;true&quot; if present in instruction <code>MI</code>. <a href="#a2684cefdc15612e87071d36aac3858dd">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#af86b41c4dc55b14178852aa49488897a">InsertCacheInv</a></>}>
Whether to insert cache invalidating instructions. <a href="#af86b41c4dc55b14178852aa49488897a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/amdgpu/isaversion">IsaVersion</a></>}
  name={<><a href="#aa0bc290a7f79eb2b40d404e43a7d325b">IV</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp;</>}
  name={<><a href="#a31e7caf93ea45b3d39743fbbe2e66605">ST</a></>}>
<a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a> subtarget info. <a href="#a31e7caf93ea45b3d39743fbbe2e66605">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siinstrinfo">SIInstrInfo</a> &#42;</>}
  name={<><a href="#a130c7591df8c5cec4f5326a210be3a3a">TII</a> = nullptr</>}>
<a href="/docs/api/classes/llvm/instruction">Instruction</a> info. <a href="#a130c7591df8c5cec4f5326a210be3a3a">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/sicachecontrol">SICacheControl</a> &gt;</>}
  name={<><a href="#a52d080c45233af5a033d89cfd7dbef1f">create</a> (const GCNSubtarget &amp;ST)</>}>
Create a cache control for the subtarget <code>ST</code>. <a href="#a52d080c45233af5a033d89cfd7dbef1f">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 266 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.

<SectionDefinition>

## Protected Constructors

### SICacheControl() {#a94ad7872dbdc8a745f93be1a330870b7}

<MemberDefinition
  prototype={<>SICacheControl::SICacheControl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; ST)</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00280">280</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Destructor

### ~SICacheControl() {#ac65f6080a4714a368d3fa6062840a327}

<MemberDefinition
  prototype={<>virtual anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::~SICacheControl ()</>}
  labels = {["virtual", "default"]}>
Virtual destructor to allow derivations to be deleted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00361">361</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### enableLoadCacheBypass() {#ae3a19dd6d6ea7cb0bc7ea91408dea134}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::enableLoadCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00295">295</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableRMWCacheBypass() {#afca5c87368b586da84976ba1bf8ae594}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::enableRMWCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00309">309</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableStoreCacheBypass() {#a50b9b75bcc1aab80b1aac7427ad1e61e}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::enableStoreCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00302">302</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableVolatileAndOrNonTemporal() {#a7e8efdfff172cf4b21303462be453365}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::enableVolatileAndOrNonTemporal (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a7d1379b61882d548830c6e5b216942a9">SIMemOp</a> Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse=false) const</>}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00316">316</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### expandSystemScopeStore() {#abeae2358f3b29f4c816a2492716358c0}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::expandSystemScopeStore (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00322">322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertAcquire() {#a46a0a8c0d6d0334d1819d27d4945af83}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::insertAcquire (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> .

Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00343">343</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertRelease() {#aa436c983876074d047ce6b9a4234997d}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::insertRelease (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, bool IsCrossAddrSpaceOrdering, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>.

<code>IsCrossAddrSpaceOrdering</code> indicates if the memory ordering is between address spaces. Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00354">354</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertWait() {#a76250342dad0c88b927574249886ddc3}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::insertWait (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a7d1379b61882d548830c6e5b216942a9">SIMemOp</a> Op, bool IsCrossAddrSpaceOrdering, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Order) const</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure memory instructions before <code>Pos</code> of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> have completed.

Used between memory instructions to enforce the order they become visible as observed by other memory instructions executing in memory scope <code>Scope</code>. <code>IsCrossAddrSpaceOrdering</code> indicates if the memory ordering is between address spaces. Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00333">333</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### tryForceStoreSC0SC1() {#add8983b896ba4bf7f4dcc42842f26eeb}

<MemberDefinition
  prototype={<>virtual bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::tryForceStoreSC0SC1 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/simemopinfo">SIMemOpInfo</a> &amp; MOI, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00363">363</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### enableNamedBit() {#a2684cefdc15612e87071d36aac3858dd}

<MemberDefinition
  prototype={<>bool SICacheControl::enableNamedBit (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/namespaces/llvm/amdgpu/cpol/#a7d79a4b341da8ac60b91c1f4b1ea42c4">AMDGPU::CPol::CPol</a> Bit) const</>}
  labels = {["protected"]}>
Sets named bit <code>BitName</code> to &quot;true&quot; if present in instruction <code>MI</code>.

<SectionUser title="Returns">
Returns true if <code>MI</code> is modified, false otherwise.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00284">284</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Attributes

### InsertCacheInv {#af86b41c4dc55b14178852aa49488897a}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::InsertCacheInv</>}
  labels = {["protected"]}>
Whether to insert cache invalidating instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00278">278</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### IV {#aa0bc290a7f79eb2b40d404e43a7d325b}

<MemberDefinition
  prototype={<>IsaVersion anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::IV</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00275">275</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### ST {#a31e7caf93ea45b3d39743fbbe2e66605}

<MemberDefinition
  prototype={<>const GCNSubtarget&amp; anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::ST</>}
  labels = {["protected"]}>
<a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a> subtarget info.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00270">270</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### TII {#a130c7591df8c5cec4f5326a210be3a3a}

<MemberDefinition
  prototype={<>const SIInstrInfo&#42; anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SICacheControl::TII = nullptr</>}
  labels = {["protected"]}>
<a href="/docs/api/classes/llvm/instruction">Instruction</a> info.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00273">273</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### create() {#a52d080c45233af5a033d89cfd7dbef1f}

<MemberDefinition
  prototype={<>std::unique&#95;ptr&lt; SICacheControl &gt; SICacheControl::create (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; ST)</>}
  labels = {["static"]}>
Create a cache control for the subtarget <code>ST</code>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00290">290</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a></li>
</ul>

</DoxygenPage>
