Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TESTBED_behav xil_defaultlib.TESTBED xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 39 into 'K_product_x' is out of bounds [C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v:160]
WARNING: [VRFC 10-3705] select index 39 into 'K_product_y' is out of bounds [C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/QR_CORDIC.v" Line 2. Module QR_CORDIC(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GG.v" Line 1. Module GG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GG.v" Line 1. Module GG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GG.v" Line 1. Module GG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/pattern.v" Line 19. Module PATTERN doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/QR_CORDIC.v" Line 2. Module QR_CORDIC(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GG.v" Line 1. Module GG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GG.v" Line 1. Module GG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GG.v" Line 1. Module GG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v" Line 1. Module GR(DATA_WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/pattern.v" Line 19. Module PATTERN doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GG
Compiling module xil_defaultlib.GR
Compiling module xil_defaultlib.GR(DATA_WIDTH=12)
Compiling module xil_defaultlib.QR_CORDIC(DATA_WIDTH=12)
Compiling module xil_defaultlib.PATTERN
Compiling module xil_defaultlib.TESTBED
Compiling module xil_defaultlib.glbl
Built simulation snapshot TESTBED_behav
