--- 
# information
project: 
  title: "wrapped_counter"
  description: "Collection of analog projects and test structures, including analog mux and a counter wrapped in a new analog-compatible wrapper"
  picture: docs/analog_projects.jpg
  author: "Ellen Rogers"
  license: LICENSE
  waive_caravel: 'no caravel test for modified wrapper'
  waive_module_test:  'no module test for modified wrapper'
  waive_ports_test: 'nothing in the top level verilog, yosys fails to get port list'

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['gpio', 'analog']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "caravel_test"
  id: 5
  module_name: "wrapper_squared"

# module test
module_test:
  recipe: "all" 
  directory: "project directory"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - "final_mixed_signal_top/verilog/wrapper_squared.v"

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final_mixed_signal_top"
  gds_filename: "gds/wrapper_squared.gds"
  lvs_filename: "verilog/wrapper_squared.v"
  lef_filename: "lef/wrapper_squared.lef"
