Fitter report for DLX_test
Wed Apr 17 20:46:03 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ALTSYNCRAM
 26. |DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated|ALTSYNCRAM
 27. |DLX_test|stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_hgk1:auto_generated|ALTSYNCRAM
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 17 20:46:02 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DLX_test                                    ;
; Top-level Entity Name              ; DLX_test                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,379 / 49,760 ( 11 % )                     ;
;     Total combinational functions  ; 5,049 / 49,760 ( 10 % )                     ;
;     Dedicated logic registers      ; 2,583 / 49,760 ( 5 % )                      ;
; Total registers                    ; 2583                                        ;
; Total pins                         ; 55 / 360 ( 15 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 133,806 / 1,677,312 ( 8 % )                 ;
; Embedded Multiplier 9-bit elements ; 4 / 288 ( 1 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.6%      ;
;     Processor 3            ;  13.2%      ;
;     Processor 4            ;  12.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8022 ) ; 0.00 % ( 0 / 8022 )        ; 0.00 % ( 0 / 8022 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8022 ) ; 0.00 % ( 0 / 8022 )        ; 0.00 % ( 0 / 8022 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8003 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 19 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 5,379 / 49,760 ( 11 % )      ;
;     -- Combinational with no register       ; 2796                         ;
;     -- Register only                        ; 330                          ;
;     -- Combinational with a register        ; 2253                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 2802                         ;
;     -- 3 input functions                    ; 1189                         ;
;     -- <=2 input functions                  ; 1058                         ;
;     -- Register only                        ; 330                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 3958                         ;
;     -- arithmetic mode                      ; 1091                         ;
;                                             ;                              ;
; Total registers*                            ; 2,583 / 51,509 ( 5 % )       ;
;     -- Dedicated logic registers            ; 2,583 / 49,760 ( 5 % )       ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 424 / 3,110 ( 14 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 55 / 360 ( 15 % )            ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 24 / 182 ( 13 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 133,806 / 1,677,312 ( 8 % )  ;
; Total block memory implementation bits      ; 221,184 / 1,677,312 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 288 ( 1 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global signals                              ; 4                            ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 4.2% / 4.2% / 4.2%           ;
; Peak interconnect usage (total/H/V)         ; 39.3% / 39.6% / 38.9%        ;
; Maximum fan-out                             ; 2388                         ;
; Highest non-global fan-out                  ; 242                          ;
; Total fan-out                               ; 25795                        ;
; Average fan-out                             ; 3.20                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 5379 / 49760 ( 11 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 2796                  ; 0                              ;
;     -- Register only                        ; 330                   ; 0                              ;
;     -- Combinational with a register        ; 2253                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2802                  ; 0                              ;
;     -- 3 input functions                    ; 1189                  ; 0                              ;
;     -- <=2 input functions                  ; 1058                  ; 0                              ;
;     -- Register only                        ; 330                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 3958                  ; 0                              ;
;     -- arithmetic mode                      ; 1091                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2583                  ; 0                              ;
;     -- Dedicated logic registers            ; 2583 / 49760 ( 5 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 424 / 3110 ( 14 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 55                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4 / 288 ( 1 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 133806                ; 0                              ;
; Total RAM block bits                        ; 221184                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 24 / 182 ( 13 % )     ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 2 / 24 ( 8 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 249                   ; 2                              ;
;     -- Registered Input Connections         ; 230                   ; 0                              ;
;     -- Output Connections                   ; 2                     ; 249                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 25931                 ; 262                            ;
;     -- Registered Connections               ; 6898                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 251                            ;
;     -- hard_block:auto_generated_inst       ; 251                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 6                     ; 2                              ;
;     -- Output Ports                         ; 49                    ; 3                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; ADC_CLK_10    ; N5    ; 2        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; KEY[0]        ; B8    ; 7        ; 46           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[1]        ; A7    ; 7        ; 49           ; 54           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50 ; P11   ; 3        ; 34           ; 0            ; 28           ; 2388                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MAX10_CLK2_50 ; N14   ; 6        ; 78           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RX            ; AB2   ; 3        ; 22           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0] ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1] ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2] ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3] ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4] ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5] ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6] ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[7] ; D15   ; 7        ; 66           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0] ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1] ; D18   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2] ; E18   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3] ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4] ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5] ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6] ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[7] ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0] ; B20   ; 6        ; 78           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1] ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2] ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3] ; A21   ; 6        ; 78           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4] ; B21   ; 6        ; 78           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5] ; C22   ; 6        ; 78           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6] ; B22   ; 6        ; 78           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[7] ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0] ; F21   ; 6        ; 78           ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1] ; E22   ; 6        ; 78           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2] ; E21   ; 6        ; 78           ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3] ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4] ; C20   ; 6        ; 78           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5] ; D19   ; 6        ; 78           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6] ; E17   ; 6        ; 78           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[7] ; D22   ; 6        ; 78           ; 35           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0] ; F18   ; 6        ; 78           ; 40           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1] ; E20   ; 6        ; 78           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2] ; E19   ; 6        ; 78           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3] ; J18   ; 6        ; 78           ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4] ; H19   ; 6        ; 78           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5] ; F19   ; 6        ; 78           ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6] ; F20   ; 6        ; 78           ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[7] ; F17   ; 6        ; 78           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0] ; J20   ; 6        ; 78           ; 45           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1] ; K20   ; 6        ; 78           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2] ; L18   ; 6        ; 78           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3] ; N18   ; 6        ; 78           ; 34           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4] ; M20   ; 6        ; 78           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5] ; N19   ; 6        ; 78           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6] ; N20   ; 6        ; 78           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[7] ; L19   ; 6        ; 78           ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TX      ; AA2   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 36 ( 3 % )   ; 3.3V          ; --           ;
; 3        ; 3 / 48 ( 6 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 31 / 60 ( 52 % ) ; 3.3V          ; --           ;
; 7        ; 20 / 52 ( 38 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                                         ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; HEX1[7]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 407        ; 7        ; HEX1[4]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; HEX1[5]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; HEX2[7]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 401        ; 7        ; HEX2[1]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; HEX2[3]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; TX                                             ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RX                                             ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                                         ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; HEX1[3]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; HEX1[6]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; HEX2[2]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; HEX2[0]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B21      ; 367        ; 6        ; HEX2[4]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 365        ; 6        ; HEX2[6]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; HEX0[0]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; HEX0[2]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; HEX0[3]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; HEX0[6]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; HEX1[0]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; HEX3[3]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; HEX3[4]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; HEX2[5]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 404        ; 7        ; HEX0[7]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; HEX0[5]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; HEX1[1]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; HEX3[5]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; HEX3[7]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; HEX0[1]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; HEX0[4]                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; HEX3[6]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E18      ; 387        ; 6        ; HEX1[2]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; HEX4[2]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E20      ; 355        ; 6        ; HEX4[1]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E21      ; 335        ; 6        ; HEX3[2]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 333        ; 6        ; HEX3[1]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; HEX4[7]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ; 354        ; 6        ; HEX4[0]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F19      ; 353        ; 6        ; HEX4[5]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 342        ; 6        ; HEX4[6]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 340        ; 6        ; HEX3[0]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; HEX4[4]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; HEX4[3]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; HEX5[0]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; HEX5[1]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; HEX5[2]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 349        ; 6        ; HEX5[7]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; HEX5[4]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; ADC_CLK_10                                     ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; MAX10_CLK2_50                                  ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; HEX5[3]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 338        ; 6        ; HEX5[5]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 339        ; 6        ; HEX5[6]                                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; MAX10_CLK1_50                                  ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------+
; SDC pin name                  ; pll_for_uart|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Normal                                                                            ;
; Compensate clock              ; clock0                                                                            ;
; Compensated input/output pins ; --                                                                                ;
; Switchover type               ; --                                                                                ;
; Input frequency 0             ; 10.0 MHz                                                                          ;
; Input frequency 1             ; --                                                                                ;
; Nominal PFD frequency         ; 10.0 MHz                                                                          ;
; Nominal VCO frequency         ; 450.0 MHz                                                                         ;
; VCO post scale K counter      ; 2                                                                                 ;
; VCO frequency control         ; Auto                                                                              ;
; VCO phase shift step          ; 277 ps                                                                            ;
; VCO multiply                  ; --                                                                                ;
; VCO divide                    ; --                                                                                ;
; Freq min lock                 ; 6.67 MHz                                                                          ;
; Freq max lock                 ; 14.45 MHz                                                                         ;
; M VCO Tap                     ; 0                                                                                 ;
; M Initial                     ; 1                                                                                 ;
; M value                       ; 45                                                                                ;
; N value                       ; 1                                                                                 ;
; Charge pump current           ; setting 1                                                                         ;
; Loop filter resistance        ; setting 20                                                                        ;
; Loop filter capacitance       ; setting 0                                                                         ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                                ;
; Bandwidth type                ; Medium                                                                            ;
; Real time reconfigurable      ; Off                                                                               ;
; Scan chain MIF file           ; --                                                                                ;
; Preserve PLL counter order    ; Off                                                                               ;
; PLL location                  ; PLL_1                                                                             ;
; Inclk0 signal                 ; ADC_CLK_10                                                                        ;
; Inclk1 signal                 ; --                                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                                     ;
; Inclk1 signal type            ; --                                                                                ;
+-------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------+
; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 45   ; 488 ; 0.92 MHz         ; 0 (0 ps)    ; 0.09 (277 ps)    ; 50/50      ; C0      ; 488           ; 244/244 Even ; --            ; 1       ; 0       ; pll_for_uart|altpll_component|auto_generated|pll1|clk[0] ;
; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 45   ; 61  ; 7.38 MHz         ; 0 (0 ps)    ; 0.74 (277 ps)    ; 50/50      ; C1      ; 61            ; 31/30 Odd    ; --            ; 1       ; 0       ; pll_for_uart|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; HEX0[0]  ; Missing drive strength        ;
; HEX0[1]  ; Missing drive strength        ;
; HEX0[2]  ; Missing drive strength        ;
; HEX0[3]  ; Missing drive strength        ;
; HEX0[4]  ; Missing drive strength        ;
; HEX0[5]  ; Missing drive strength        ;
; HEX0[6]  ; Missing drive strength        ;
; HEX0[7]  ; Missing drive strength        ;
; HEX1[0]  ; Missing drive strength        ;
; HEX1[1]  ; Missing drive strength        ;
; HEX1[2]  ; Missing drive strength        ;
; HEX1[3]  ; Missing drive strength        ;
; HEX1[4]  ; Missing drive strength        ;
; HEX1[5]  ; Missing drive strength        ;
; HEX1[6]  ; Missing drive strength        ;
; HEX1[7]  ; Missing drive strength        ;
; HEX2[0]  ; Missing drive strength        ;
; HEX2[1]  ; Missing drive strength        ;
; HEX2[2]  ; Missing drive strength        ;
; HEX2[3]  ; Missing drive strength        ;
; HEX2[4]  ; Missing drive strength        ;
; HEX2[5]  ; Missing drive strength        ;
; HEX2[6]  ; Missing drive strength        ;
; HEX2[7]  ; Missing drive strength        ;
; HEX3[0]  ; Missing drive strength        ;
; HEX3[1]  ; Missing drive strength        ;
; HEX3[2]  ; Missing drive strength        ;
; HEX3[3]  ; Missing drive strength        ;
; HEX3[4]  ; Missing drive strength        ;
; HEX3[5]  ; Missing drive strength        ;
; HEX3[6]  ; Missing drive strength        ;
; HEX3[7]  ; Missing drive strength        ;
; HEX4[0]  ; Missing drive strength        ;
; HEX4[1]  ; Missing drive strength        ;
; HEX4[2]  ; Missing drive strength        ;
; HEX4[3]  ; Missing drive strength        ;
; HEX4[4]  ; Missing drive strength        ;
; HEX4[5]  ; Missing drive strength        ;
; HEX4[6]  ; Missing drive strength        ;
; HEX4[7]  ; Missing drive strength        ;
; HEX5[0]  ; Missing drive strength        ;
; HEX5[1]  ; Missing drive strength        ;
; HEX5[2]  ; Missing drive strength        ;
; HEX5[3]  ; Missing drive strength        ;
; HEX5[4]  ; Missing drive strength        ;
; HEX5[5]  ; Missing drive strength        ;
; HEX5[6]  ; Missing drive strength        ;
; HEX5[7]  ; Missing drive strength        ;
; TX       ; Incomplete set of assignments ;
; RX       ; Incomplete set of assignments ;
+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DLX_test                                             ; 5379 (644)  ; 2583 (408)                ; 0 (0)         ; 133806      ; 24   ; 1          ; 4            ; 0       ; 2         ; 55   ; 0            ; 2796 (237)   ; 330 (33)          ; 2253 (402)       ; 0          ; |DLX_test                                                                                                                                                                                                                           ; DLX_test            ; work         ;
;    |Fetch_stage:fetcher|                              ; 129 (129)   ; 55 (55)                   ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 7 (7)             ; 75 (75)          ; 0          ; |DLX_test|Fetch_stage:fetcher                                                                                                                                                                                                       ; Fetch_stage         ; work         ;
;       |instructions_ROM:instruct|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct                                                                                                                                                                             ; instructions_ROM    ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component                                                                                                                                             ; altsyncram          ; work         ;
;             |altsyncram_p4r3:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated                                                                                                              ; altsyncram_p4r3     ; work         ;
;    |clk_cross_fifo:unsigned_fifo|                     ; 108 (0)     ; 93 (0)                    ; 0 (0)         ; 16640       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 39 (0)            ; 54 (0)           ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo                                                                                                                                                                                              ; clk_cross_fifo      ; work         ;
;       |dcfifo:dcfifo_component|                       ; 108 (0)     ; 93 (0)                    ; 0 (0)         ; 16640       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 39 (0)            ; 54 (0)           ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component                                                                                                                                                                      ; dcfifo              ; work         ;
;          |dcfifo_6be1:auto_generated|                 ; 108 (33)    ; 93 (31)                   ; 0 (0)         ; 16640       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (1)       ; 39 (15)           ; 54 (7)           ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated                                                                                                                                           ; dcfifo_6be1         ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|             ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                                               ; a_graycounter_dgb   ; work         ;
;             |a_graycounter_h26:rdptr_g1p|             ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                                               ; a_graycounter_h26   ; work         ;
;             |alt_synch_pipe_h9l:rs_dgwp|              ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 2 (0)            ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                                                                                                                ; alt_synch_pipe_h9l  ; work         ;
;                |dffpipe_2v8:dffpipe12|                ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 2 (2)            ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12                                                                                          ; dffpipe_2v8         ; work         ;
;             |alt_synch_pipe_i9l:ws_dgrp|              ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 11 (0)           ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                                                                                                                ; alt_synch_pipe_i9l  ; work         ;
;                |dffpipe_3v8:dffpipe15|                ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 11 (11)          ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15                                                                                          ; dffpipe_3v8         ; work         ;
;             |altsyncram_0n31:fifo_ram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16640       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram                                                                                                                  ; altsyncram_0n31     ; work         ;
;             |mux_9d7:rdemp_eq_comp_lsb_mux|           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                             ; mux_9d7             ; work         ;
;             |mux_9d7:rdemp_eq_comp_msb_mux|           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                             ; mux_9d7             ; work         ;
;             |mux_9d7:wrfull_eq_comp_lsb_mux|          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                                                                                                            ; mux_9d7             ; work         ;
;             |mux_9d7:wrfull_eq_comp_msb_mux|          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |DLX_test|clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                                                                                                            ; mux_9d7             ; work         ;
;    |decode_stage:decoder|                             ; 1655 (167)  ; 1206 (118)                ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 430 (30)     ; 77 (11)           ; 1148 (126)       ; 0          ; |DLX_test|decode_stage:decoder                                                                                                                                                                                                      ; decode_stage        ; work         ;
;       |register_RAM:registers_content|                ; 1488 (1488) ; 1088 (1088)               ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 400 (400)    ; 66 (66)           ; 1022 (1022)      ; 0          ; |DLX_test|decode_stage:decoder|register_RAM:registers_content                                                                                                                                                                       ; register_RAM        ; work         ;
;    |divider:us_div|                                   ; 719 (0)     ; 159 (0)                   ; 0 (0)         ; 262         ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 24 (0)            ; 143 (0)          ; 0          ; |DLX_test|divider:us_div                                                                                                                                                                                                            ; divider             ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|               ; 719 (0)     ; 159 (0)                   ; 0 (0)         ; 262         ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 24 (0)            ; 143 (0)          ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_gts:auto_generated|              ; 719 (0)     ; 159 (0)                   ; 0 (0)         ; 262         ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 24 (0)            ; 143 (0)          ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated                                                                                                                                              ; lpm_divide_gts      ; work         ;
;             |sign_div_unsign_i7i:divider|             ; 719 (0)     ; 159 (0)                   ; 0 (0)         ; 262         ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (0)      ; 24 (0)            ; 143 (0)          ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider                                                                                                                  ; sign_div_unsign_i7i ; work         ;
;                |alt_u_div_p3f:divider|                ; 719 (687)   ; 159 (144)                 ; 0 (0)         ; 262         ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 552 (535)    ; 24 (23)           ; 143 (129)        ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider                                                                                            ; alt_u_div_p3f       ; work         ;
;                   |altshift_taps:DFFNumerator_rtl_0|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 30          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0                                                           ; altshift_taps       ; work         ;
;                      |shift_taps_r1o:auto_generated|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 30          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated                             ; shift_taps_r1o      ; work         ;
;                         |altsyncram_sl71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 30          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|altsyncram_sl71:altsyncram2 ; altsyncram_sl71     ; work         ;
;                         |cntr_04f:cntr1|              ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|cntr_04f:cntr1              ; cntr_04f            ; work         ;
;                   |altshift_taps:DFFNumerator_rtl_1|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1                                                           ; altshift_taps       ; work         ;
;                      |shift_taps_s1o:auto_generated|  ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated                             ; shift_taps_s1o      ; work         ;
;                         |altsyncram_0m71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2 ; altsyncram_0m71     ; work         ;
;                         |cntr_v3f:cntr1|              ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|cntr_v3f:cntr1              ; cntr_v3f            ; work         ;
;                   |altshift_taps:DFFNumerator_rtl_2|  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 64          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2                                                           ; altshift_taps       ; work         ;
;                      |shift_taps_b3o:auto_generated|  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 64          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated                             ; shift_taps_b3o      ; work         ;
;                         |altsyncram_ro71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2 ; altsyncram_ro71     ; work         ;
;                         |cntr_t3f:cntr1|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|cntr_t3f:cntr1              ; cntr_t3f            ; work         ;
;                   |altshift_taps:DFFNumerator_rtl_3|  ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_3                                                           ; altshift_taps       ; work         ;
;                      |shift_taps_c3o:auto_generated|  ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_c3o:auto_generated                             ; shift_taps_c3o      ; work         ;
;                         |altsyncram_oo71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_c3o:auto_generated|altsyncram_oo71:altsyncram2 ; altsyncram_oo71     ; work         ;
;                         |cntr_s3f:cntr1|              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_c3o:auto_generated|cntr_s3f:cntr1              ; cntr_s3f            ; work         ;
;                   |altshift_taps:DFFNumerator_rtl_4|  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4                                                           ; altshift_taps       ; work         ;
;                      |shift_taps_63o:auto_generated|  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated                             ; shift_taps_63o      ; work         ;
;                         |altsyncram_ko71:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_ko71:altsyncram2 ; altsyncram_ko71     ; work         ;
;                         |cntr_q3f:cntr1|              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_q3f:cntr1              ; cntr_q3f            ; work         ;
;                   |altshift_taps:DFFQuotient_rtl_0|   ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0                                                            ; altshift_taps       ; work         ;
;                      |shift_taps_53o:auto_generated|  ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated                              ; shift_taps_53o      ; work         ;
;                         |altsyncram_pv21:altsyncram4| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48          ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|altsyncram_pv21:altsyncram4  ; altsyncram_pv21     ; work         ;
;                         |cntr_s3f:cntr1|              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |DLX_test|divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|cntr_s3f:cntr1               ; cntr_s3f            ; work         ;
;    |execute_stage:execute_order_66|                   ; 1521 (1521) ; 179 (179)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1241 (1241)  ; 3 (3)             ; 277 (277)        ; 0          ; |DLX_test|execute_stage:execute_order_66                                                                                                                                                                                            ; execute_stage       ; work         ;
;    |memory_stage:remember|                            ; 45 (45)     ; 43 (43)                   ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 13 (13)           ; 30 (30)          ; 0          ; |DLX_test|memory_stage:remember                                                                                                                                                                                                     ; memory_stage        ; work         ;
;       |data_mem:data_mem_inst|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|memory_stage:remember|data_mem:data_mem_inst                                                                                                                                                                              ; data_mem            ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component                                                                                                                                              ; altsyncram          ; work         ;
;             |altsyncram_e8r3:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated                                                                                                               ; altsyncram_e8r3     ; work         ;
;    |multiplier:multy|                                 ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|multiplier:multy                                                                                                                                                                                                          ; multiplier          ; work         ;
;       |lpm_mult:lpm_mult_component|                   ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|multiplier:multy|lpm_mult:lpm_mult_component                                                                                                                                                                              ; lpm_mult            ; work         ;
;          |mult_16r:auto_generated|                    ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated                                                                                                                                                      ; mult_16r            ; work         ;
;    |receive_fifo:receiving_cracka|                    ; 69 (0)      ; 44 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 44 (0)           ; 0          ; |DLX_test|receive_fifo:receiving_cracka                                                                                                                                                                                             ; receive_fifo        ; work         ;
;       |scfifo:scfifo_component|                       ; 69 (0)      ; 44 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 44 (0)           ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component                                                                                                                                                                     ; scfifo              ; work         ;
;          |scfifo_fr21:auto_generated|                 ; 69 (0)      ; 44 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 44 (0)           ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated                                                                                                                                          ; scfifo_fr21         ; work         ;
;             |a_dpfifo_2j21:dpfifo|                    ; 69 (37)     ; 44 (15)                   ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (22)      ; 0 (0)             ; 44 (15)          ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo                                                                                                                     ; a_dpfifo_2j21       ; work         ;
;                |altsyncram_ttg1:FIFOram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram                                                                                             ; altsyncram_ttg1     ; work         ;
;                |cntr_0ma:wr_ptr|                      ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr                                                                                                     ; cntr_0ma            ; work         ;
;                |cntr_cm6:usedw_counter|               ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_cm6:usedw_counter                                                                                              ; cntr_cm6            ; work         ;
;                |cntr_oka:rd_ptr_msb|                  ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |DLX_test|receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_oka:rd_ptr_msb                                                                                                 ; cntr_oka            ; work         ;
;    |rx_fifo:fifo_rx|                                  ; 100 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 50 (0)            ; 40 (0)           ; 0          ; |DLX_test|rx_fifo:fifo_rx                                                                                                                                                                                                           ; rx_fifo             ; work         ;
;       |dcfifo:dcfifo_component|                       ; 100 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 50 (0)            ; 40 (0)           ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component                                                                                                                                                                                   ; dcfifo              ; work         ;
;          |dcfifo_qjj1:auto_generated|                 ; 100 (28)    ; 89 (27)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (1)       ; 50 (20)           ; 40 (5)           ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated                                                                                                                                                        ; dcfifo_qjj1         ; work         ;
;             |a_graycounter_fub:wrptr_g1p|             ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 15 (15)          ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p                                                                                                                            ; a_graycounter_fub   ; work         ;
;             |a_graycounter_jg6:rdptr_g1p|             ; 19 (19)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 11 (11)          ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_jg6:rdptr_g1p                                                                                                                            ; a_graycounter_jg6   ; work         ;
;             |alt_synch_pipe_0ol:rs_dgwp|              ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                             ; alt_synch_pipe_0ol  ; work         ;
;                |dffpipe_hd9:dffpipe12|                ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 4 (4)            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                       ; dffpipe_hd9         ; work         ;
;             |alt_synch_pipe_1ol:ws_dgrp|              ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                             ; alt_synch_pipe_1ol  ; work         ;
;                |dffpipe_id9:dffpipe16|                ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16                                                                                                       ; dffpipe_id9         ; work         ;
;             |altsyncram_e761:fifo_ram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram                                                                                                                               ; altsyncram_e761     ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                                                               ; cmpr_5h5            ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |DLX_test|rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                                                                ; cmpr_5h5            ; work         ;
;    |stack:Stacked|                                    ; 146 (146)   ; 65 (65)                   ; 0 (0)         ; 168         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (79)      ; 5 (5)             ; 62 (62)          ; 0          ; |DLX_test|stack:Stacked                                                                                                                                                                                                             ; stack               ; work         ;
;       |altsyncram:stack_mem_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 168         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|stack:Stacked|altsyncram:stack_mem_rtl_0                                                                                                                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_hgk1:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 168         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_hgk1:auto_generated                                                                                                                                                   ; altsyncram_hgk1     ; work         ;
;    |tx_fifo:fifo_tx|                                  ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 70 (0)            ; 46 (0)           ; 0          ; |DLX_test|tx_fifo:fifo_tx                                                                                                                                                                                                           ; tx_fifo             ; work         ;
;       |dcfifo:dcfifo_component|                       ; 137 (0)     ; 116 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 70 (0)            ; 46 (0)           ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component                                                                                                                                                                                   ; dcfifo              ; work         ;
;          |dcfifo_cnj1:auto_generated|                 ; 137 (40)    ; 116 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (4)       ; 70 (34)           ; 46 (2)           ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated                                                                                                                                                        ; dcfifo_cnj1         ; work         ;
;             |a_graycounter_pvb:wrptr_g1p|             ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 15 (15)          ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p                                                                                                                            ; a_graycounter_pvb   ; work         ;
;             |a_graycounter_th6:rdptr_g1p|             ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 18 (18)          ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p                                                                                                                            ; a_graycounter_th6   ; work         ;
;             |alt_synch_pipe_apl:rs_dgwp|              ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 7 (0)            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                             ; alt_synch_pipe_apl  ; work         ;
;                |dffpipe_re9:dffpipe13|                ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 7 (7)            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                                                                                                       ; dffpipe_re9         ; work         ;
;             |alt_synch_pipe_bpl:ws_dgrp|              ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                             ; alt_synch_pipe_bpl  ; work         ;
;                |dffpipe_se9:dffpipe16|                ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                                                                       ; dffpipe_se9         ; work         ;
;             |altsyncram_2a61:fifo_ram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram                                                                                                                               ; altsyncram_2a61     ; work         ;
;             |cmpr_fi5:rdempty_eq_comp|                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|cmpr_fi5:rdempty_eq_comp                                                                                                                               ; cmpr_fi5            ; work         ;
;             |cmpr_fi5:wrfull_eq_comp|                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |DLX_test|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|cmpr_fi5:wrfull_eq_comp                                                                                                                                ; cmpr_fi5            ; work         ;
;    |uart_pll:pll_for_uart|                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |DLX_test|uart_pll:pll_for_uart                                                                                                                                                                                                     ; uart_pll            ; work         ;
;       |altpll:altpll_component|                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |DLX_test|uart_pll:pll_for_uart|altpll:altpll_component                                                                                                                                                                             ; altpll              ; work         ;
;          |uart_pll_altpll:auto_generated|             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |DLX_test|uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated                                                                                                                                              ; uart_pll_altpll     ; work         ;
;    |uart_rx:rx_side|                                  ; 126 (126)   ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 9 (9)             ; 70 (70)          ; 0          ; |DLX_test|uart_rx:rx_side                                                                                                                                                                                                           ; uart_rx             ; work         ;
;    |uart_tx:tx_side|                                  ; 101 (101)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 46 (46)          ; 0          ; |DLX_test|uart_tx:tx_side                                                                                                                                                                                                           ; uart_tx             ; work         ;
;    |write_back_stage:writer|                          ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 25 (25)          ; 0          ; |DLX_test|write_back_stage:writer                                                                                                                                                                                                   ; write_back_stage    ; work         ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; MAX10_CLK2_50 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; TX            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK1_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[1]        ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; ADC_CLK_10    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; RX            ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; MAX10_CLK2_50                                                                                     ;                   ;         ;
; KEY[0]                                                                                            ;                   ;         ;
; MAX10_CLK1_50                                                                                     ;                   ;         ;
; KEY[1]                                                                                            ;                   ;         ;
;      - uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|pll_lock_sync ; 1                 ; 6       ;
;      - uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|pll1          ; 1                 ; 6       ;
; ADC_CLK_10                                                                                        ;                   ;         ;
; RX                                                                                                ;                   ;         ;
;      - uart_rx:rx_side|bit_cnt[0]~98                                                              ; 0                 ; 6       ;
;      - uart_rx:rx_side|rx_state~16                                                                ; 0                 ; 6       ;
;      - uart_rx:rx_side|sample_cnt[14]~35                                                          ; 0                 ; 6       ;
;      - uart_rx:rx_side|sample_data[2]~feeder                                                      ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                       ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; ADC_CLK_10                                                                                                                                                 ; PIN_N5             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; DecStateMachine~0                                                                                                                                          ; LCCOMB_X52_Y27_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; DecStateMachine~1                                                                                                                                          ; LCCOMB_X54_Y27_N0  ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Fetch_stage:fetcher|pc[6]~12                                                                                                                               ; LCCOMB_X36_Y29_N10 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Fetch_stage:fetcher|storeRAMout~4                                                                                                                          ; LCCOMB_X36_Y28_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                     ; PIN_A7             ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; MAX10_CLK1_50                                                                                                                                              ; PIN_P11            ; 2382    ; Clock                                 ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; RxConvStateMachine~4                                                                                                                                       ; LCCOMB_X65_Y25_N2  ; 61      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxConvStateMachine~6                                                                                                                                       ; LCCOMB_X65_Y25_N22 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; WideOr9~1                                                                                                                                                  ; LCCOMB_X51_Y28_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|valid_wrreq~0                                                              ; LCCOMB_X52_Y29_N0  ; 24      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; cnt_incr[5]~26                                                                                                                                             ; LCCOMB_X46_Y38_N30 ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; cnt_incr[5]~27                                                                                                                                             ; LCCOMB_X47_Y38_N16 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|StoreRegVal~0                                                                                                                         ; LCCOMB_X36_Y28_N22 ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|regged_instruct[26]~0                                                                                                                 ; LCCOMB_X36_Y28_N0  ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|Equal0~1                                                                                               ; LCCOMB_X36_Y22_N30 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|Equal2~1                                                                                               ; LCCOMB_X30_Y28_N10 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|process_0~3                                                                                            ; LCCOMB_X36_Y22_N18 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|process_0~6                                                                                            ; LCCOMB_X31_Y27_N8  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2422                                                                                           ; LCCOMB_X32_Y20_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2423                                                                                           ; LCCOMB_X32_Y20_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2424                                                                                           ; LCCOMB_X31_Y25_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2425                                                                                           ; LCCOMB_X27_Y26_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2426                                                                                           ; LCCOMB_X32_Y20_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2427                                                                                           ; LCCOMB_X32_Y20_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2428                                                                                           ; LCCOMB_X32_Y20_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2429                                                                                           ; LCCOMB_X32_Y20_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2430                                                                                           ; LCCOMB_X32_Y20_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2431                                                                                           ; LCCOMB_X34_Y23_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2432                                                                                           ; LCCOMB_X30_Y22_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2433                                                                                           ; LCCOMB_X34_Y23_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2434                                                                                           ; LCCOMB_X34_Y23_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2435                                                                                           ; LCCOMB_X30_Y22_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2436                                                                                           ; LCCOMB_X30_Y22_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2437                                                                                           ; LCCOMB_X26_Y21_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2438                                                                                           ; LCCOMB_X34_Y20_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2439                                                                                           ; LCCOMB_X32_Y20_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2440                                                                                           ; LCCOMB_X32_Y20_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2441                                                                                           ; LCCOMB_X34_Y20_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2442                                                                                           ; LCCOMB_X32_Y20_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2443                                                                                           ; LCCOMB_X32_Y20_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2444                                                                                           ; LCCOMB_X34_Y23_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2445                                                                                           ; LCCOMB_X34_Y23_N6  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2446                                                                                           ; LCCOMB_X32_Y20_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2447                                                                                           ; LCCOMB_X34_Y20_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2448                                                                                           ; LCCOMB_X30_Y22_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2449                                                                                           ; LCCOMB_X30_Y22_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2450                                                                                           ; LCCOMB_X31_Y27_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2451                                                                                           ; LCCOMB_X32_Y20_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2452                                                                                           ; LCCOMB_X34_Y23_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; decode_stage:decoder|register_RAM:registers_content|reg_ram~2453                                                                                           ; LCCOMB_X26_Y21_N10 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_11_result_int[5]~10 ; LCCOMB_X57_Y28_N10 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_19_result_int[5]~10 ; LCCOMB_X59_Y31_N12 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_27_result_int[5]~10 ; LCCOMB_X61_Y31_N30 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_35_result_int[5]~10 ; LCCOMB_X61_Y34_N14 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_43_result_int[5]~10 ; LCCOMB_X54_Y33_N12 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_51_result_int[5]~10 ; LCCOMB_X45_Y29_N20 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|add_sub_59_result_int[5]~10 ; LCCOMB_X50_Y27_N12 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|ALU_out[24]~75                                                                                                              ; LCCOMB_X39_Y34_N14 ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|Equal0~12                                                                                                                   ; LCCOMB_X44_Y31_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|jmp_address[5]~5                                                                                                            ; LCCOMB_X36_Y34_N22 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|received_data_read~2                                                                                                        ; LCCOMB_X39_Y28_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|regged_instruct[22]~1                                                                                                       ; LCCOMB_X39_Y28_N24 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|sixty_four_upper_bits[31]~36                                                                                                ; LCCOMB_X40_Y29_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|take_branch                                                                                                                 ; FF_X39_Y28_N17     ; 66      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|upper64~3                                                                                                                   ; LCCOMB_X40_Y29_N12 ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|upper64~4                                                                                                                   ; LCCOMB_X40_Y29_N30 ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|wait_char_stall                                                                                                             ; FF_X39_Y28_N9      ; 43      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; execute_stage:execute_order_66|wait_char_stall_or_stall_cnt                                                                                                ; LCCOMB_X36_Y28_N26 ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex_0[25]~34                                                                                                                                               ; LCCOMB_X69_Y45_N24 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hex_0[25]~35                                                                                                                                               ; LCCOMB_X69_Y45_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex_1[15]~34                                                                                                                                               ; LCCOMB_X69_Y45_N20 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hex_1[15]~36                                                                                                                                               ; LCCOMB_X69_Y45_N4  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex_2[10]~34                                                                                                                                               ; LCCOMB_X69_Y45_N2  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hex_2[10]~35                                                                                                                                               ; LCCOMB_X69_Y45_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex_3[6]~34                                                                                                                                                ; LCCOMB_X69_Y45_N18 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hex_3[6]~35                                                                                                                                                ; LCCOMB_X69_Y45_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex_4[12]~34                                                                                                                                               ; LCCOMB_X69_Y45_N26 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hex_4[12]~36                                                                                                                                               ; LCCOMB_X69_Y45_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hex_5[29]~34                                                                                                                                               ; LCCOMB_X70_Y41_N14 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hex_5[29]~35                                                                                                                                               ; LCCOMB_X69_Y45_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; memory_stage:remember|Equal0~1                                                                                                                             ; LCCOMB_X38_Y27_N0  ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; print_val_fifo_rd~0                                                                                                                                        ; LCCOMB_X52_Y27_N30 ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|_~0                                  ; LCCOMB_X58_Y27_N2  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_cm6:usedw_counter|_~6                           ; LCCOMB_X63_Y28_N20 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_oka:rd_ptr_msb|_~4                              ; LCCOMB_X58_Y27_N0  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|rd_ptr_lsb~1                                         ; LCCOMB_X58_Y27_N20 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|valid_rreq                                           ; LCCOMB_X63_Y28_N2  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|valid_wreq                                           ; LCCOMB_X58_Y29_N24 ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; rx_conv_state.ADD                                                                                                                                          ; FF_X58_Y25_N21     ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rx_conv_state.WRITE_VAL                                                                                                                                    ; FF_X65_Y25_N17     ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|valid_rdreq~0                                                                           ; LCCOMB_X58_Y25_N26 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|valid_wrreq~0                                                                           ; LCCOMB_X54_Y25_N28 ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; rx_read_value[1]~0                                                                                                                                         ; LCCOMB_X65_Y25_N8  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stack:Stacked|data_o[0]~0                                                                                                                                  ; LCCOMB_X50_Y24_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stack:Stacked|stack_mem~20                                                                                                                                 ; LCCOMB_X51_Y24_N18 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; stack:Stacked|stack_pointer[5]~11                                                                                                                          ; LCCOMB_X50_Y24_N20 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|valid_rdreq~0                                                                           ; LCCOMB_X32_Y16_N24 ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|valid_wrreq~1                                                                           ; LCCOMB_X32_Y15_N24 ; 22      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[0]                                                              ; PLL_1              ; 100     ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[1]                                                              ; PLL_1              ; 129     ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_locked                                                              ; PLL_1              ; 20      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; uart_rx:rx_side|bit_cnt[0]~98                                                                                                                              ; LCCOMB_X50_Y22_N14 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_rx:rx_side|bit_cnt[9]~97                                                                                                                              ; LCCOMB_X46_Y22_N26 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_rx:rx_side|data_out[0]~1                                                                                                                              ; LCCOMB_X50_Y22_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_rx:rx_side|rx_state~12                                                                                                                                ; LCCOMB_X50_Y22_N8  ; 148     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; uart_rx:rx_side|rx_state~12                                                                                                                                ; LCCOMB_X50_Y22_N8  ; 208     ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; uart_rx:rx_side|sample_cnt[14]~35                                                                                                                          ; LCCOMB_X51_Y19_N16 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_rx:rx_side|sample_cnt[28]~36                                                                                                                          ; LCCOMB_X50_Y22_N28 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_rx:rx_side|sample_data[0]~2                                                                                                                           ; LCCOMB_X51_Y19_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_tx:tx_side|data_stored[0]~2                                                                                                                           ; LCCOMB_X35_Y14_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_tx:tx_side|tx_state.SEND_BIT                                                                                                                          ; FF_X35_Y16_N25     ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MAX10_CLK1_50                                                                                 ; PIN_P11           ; 2382    ; 214                                  ; Global Clock         ; GCLK16           ; --                        ;
; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 100     ; 28                                   ; Global Clock         ; GCLK18           ; --                        ;
; uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 129     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; uart_rx:rx_side|rx_state~12                                                                   ; LCCOMB_X50_Y22_N8 ; 208     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+-----------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                    ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; code.mif                               ; M9K_X33_Y28_N0, M9K_X33_Y27_N0, M9K_X33_Y29_N0, M9K_X33_Y33_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ALTSYNCRAM                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 65           ; 256          ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 16640 ; 256                         ; 65                          ; 256                         ; 65                          ; 16640               ; 2    ; None                                   ; M9K_X53_Y29_N0, M9K_X53_Y27_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|altsyncram_sl71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 5            ; 6            ; 5            ; yes                    ; no                      ; yes                    ; yes                     ; 30    ; 6                           ; 5                           ; 6                           ; 5                           ; 30                  ; 1    ; None                                   ; M9K_X53_Y23_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 8            ; 5            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 40    ; 5                           ; 8                           ; 5                           ; 8                           ; 40                  ; 1    ; None                                   ; M9K_X53_Y28_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 64    ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 1    ; None                                   ; M9K_X53_Y31_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_c3o:auto_generated|altsyncram_oo71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 48    ; 3                           ; 16                          ; 3                           ; 16                          ; 48                  ; 1    ; None                                   ; M9K_X53_Y34_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_ko71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 16           ; 2            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32    ; 2                           ; 16                          ; 2                           ; 16                          ; 32                  ; 1    ; None                                   ; M9K_X53_Y30_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|altsyncram_pv21:altsyncram4|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 48    ; 3                           ; 16                          ; 3                           ; 16                          ; 48                  ; 1    ; None                                   ; M9K_X53_Y32_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; data.mif                               ; M9K_X33_Y30_N0, M9K_X33_Y32_N0, M9K_X33_Y31_N0, M9K_X33_Y34_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                   ; M9K_X73_Y27_N0, M9K_X73_Y29_N0, M9K_X73_Y30_N0, M9K_X73_Y28_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None                                   ; M9K_X53_Y25_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_hgk1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 21           ; 8            ; 21           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 168   ; 21                          ; 8                           ; 21                          ; 8                           ; 168                 ; 1    ; db/DLX_test.ram0_stack_775b040.hdl.mif ; M9K_X53_Y24_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                                   ; M9K_X33_Y15_N0, M9K_X33_Y16_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DLX_test|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00010000001000000000000000000000) (2010000000) (270532608) (10200000)    ;(10010001011000010000000000100101) (794873211) (-1855913947) (-6-14-9-14-15-15-13-11)   ;(10110001011000000000000000000111) (499705877) (-1319108601) (-4-14-9-15-15-15-15-9)   ;(00000101001000010000000000000011) (510200003) (86048771) (5210003)   ;(11000100000000000000000000001001) (1212156825) (-1006632951) (-3-11-15-15-15-15-15-7)   ;(00010000001000010000000000000001) (2010200001) (270598145) (10210001)   ;(10110100000000000000000000000001) (769705871) (-1275068415) (-4-11-15-15-15-15-15-15)   ;(00010000001000000000000000001010) (2010000012) (270532618) (1020000A)   ;
;8;(11000100000000000000000000000001) (1212156815) (-1006632959) (-3-11-15-15-15-15-15-15)    ;(00010000001000000000000000001101) (2010000015) (270532621) (1020000D)   ;(11000100000000000000000000000001) (1212156815) (-1006632959) (-3-11-15-15-15-15-15-15)   ;(00010000001000000000000000000000) (2010000000) (270532608) (10200000)   ;(10010001011000010000000000010000) (794873184) (-1855913968) (-6-14-9-14-15-15-150)   ;(10110001011000000000000000010010) (499705892) (-1319108590) (-4-14-9-15-15-15-14-14)   ;(00000101001000010000000000101000) (510200050) (86048808) (5210028)   ;(11000100000000000000000000001001) (1212156825) (-1006632951) (-3-11-15-15-15-15-15-7)   ;
;16;(00010000001000010000000000000001) (2010200001) (270598145) (10210001)    ;(10110100000000000000000000001100) (769705884) (-1275068404) (-4-11-15-15-15-15-15-4)   ;(00010000001000000000000000001010) (2010000012) (270532618) (1020000A)   ;(11000100000000000000000000000001) (1212156815) (-1006632959) (-3-11-15-15-15-15-15-15)   ;(00010000001000000000000000001101) (2010000015) (270532621) (1020000D)   ;(11000100000000000000000000000001) (1212156815) (-1006632959) (-3-11-15-15-15-15-15-15)   ;(11010101010000000000000000000000) (-965032704) (-717225984) (-2-10-1200000)   ;(11011000000000000000000000000000) (-705032704) (-671088640) (-2-8000000)   ;
;24;(11011100000000000000000000000000) (-105032704) (-603979776) (-2-4000000)    ;(00001100001000000101000000000000) (1410050000) (203444224) (C205000)   ;(00001111000000000101000000000000) (1700050000) (251678720) (F005000)   ;(00100000010010100000000000000001) (-272567295) (541720577) (204A0001)   ;(00100001010010100000000000000001) (-172567295) (558497793) (214A0001)   ;(00001100100010100000000000000000) (1442400000) (210370560) (C8A0000)   ;(10000001011010100000000000000001) (-1202926833) (-2123759615) (-7-14-9-5-15-15-15-15)   ;(10110001011000000000000000110001) (499705931) (-1319108559) (-4-14-9-15-15-15-12-15)   ;
;32;(10111100000000000000000000100110) (1769705916) (-1140850650) (-4-3-15-15-15-15-13-10)    ;(00001000100000000000000000000001) (1040000001) (142606337) (8800001)   ;(00001100001001000000000000000000) (1411000000) (203685888) (C240000)   ;(00100001010010100000000000000001) (-172567295) (558497793) (214A0001)   ;(00001100010010100000000000000000) (1422400000) (206176256) (C4A0000)   ;(10110100000000000000000000011110) (769705906) (-1275068386) (-4-11-15-15-15-15-14-2)   ;(00010000100000010000000000000000) (2040200000) (276889600) (10810000)   ;(00010000101000010000000000000000) (2050200000) (278986752) (10A10000)   ;
;40;(00010000110000100000000000000000) (2060400000) (281149440) (10C20000)    ;(11101100000000000000000000000000) (1894967296) (-335544320) (-1-4000000)   ;(10000001011001100000000000000001) (-1203926833) (-2124021759) (-7-14-9-9-15-15-15-15)   ;(10110001011000000000000000101111) (499705927) (-1319108561) (-4-14-9-15-15-15-13-1)   ;(11101000100001000010100000000000) (1558213296) (-393992192) (-1-7-7-11-13-800)   ;(00100000110001100000000000000001) (-233567295) (549847041) (20C60001)   ;(10110100000000000000000000101010) (769705922) (-1275068374) (-4-11-15-15-15-15-13-6)   ;(10111000000000000000000000011111) (1369705907) (-1207959521) (-4-7-15-15-15-15-14-1)   ;
;48;(00001000011000000000000000000001) (1030000001) (140509185) (8600001)    ;(00000100000001000000000000000001) (401000001) (67371009) (4040001)   ;(11001100000000000000000000011000) (-2082810454) (-872415208) (-3-3-15-15-15-15-14-8)   ;(00010000001000000000000000000000) (2010000000) (270532608) (10200000)   ;(10010001011000010000000000000100) (794873170) (-1855913980) (-6-14-9-14-15-15-15-12)   ;(10110001011000000000000000111010) (499705942) (-1319108550) (-4-14-9-15-15-15-12-6)   ;(00000101001000010000000000111000) (510200070) (86048824) (5210038)   ;(11000100000000000000000000001001) (1212156825) (-1006632951) (-3-11-15-15-15-15-15-7)   ;
;56;(00010000001000010000000000000001) (2010200001) (270598145) (10210001)    ;(10110100000000000000000000110100) (769705934) (-1275068364) (-4-11-15-15-15-15-12-12)   ;(11100100000000000000000000000100) (917189522) (-469762044) (-1-11-15-15-15-15-15-12)   ;(00010000001000000000000000001010) (2010000012) (270532618) (1020000A)   ;(11000100000000000000000000000001) (1212156815) (-1006632959) (-3-11-15-15-15-15-15-15)   ;(00010000001000000000000000001101) (2010000015) (270532621) (1020000D)   ;(11000100000000000000000000000001) (1212156815) (-1006632959) (-3-11-15-15-15-15-15-15)   ;(11100000000000000000000000000000) (294967296) (-536870912) (-20000000)   ;
;64;(10110100000000000000000000000000) (747483648) (-1275068416) (-4-12000000)    ;(10110100000000000000000001000001) (769705971) (-1275068351) (-4-11-15-15-15-15-11-15)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DLX_test|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated|ALTSYNCRAM                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000001010) (12) (10) (0A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(11111111111111111111110111011111) (-1041) (-545) (-2-2-1)   ;(00000000000000000000000001010111) (127) (87) (57)   ;(00000000000000000000000001100101) (145) (101) (65)   ;(00000000000000000000000001101100) (154) (108) (6C)   ;(00000000000000000000000001100011) (143) (99) (63)   ;(00000000000000000000000001101111) (157) (111) (6F)   ;
;8;(00000000000000000000000001101101) (155) (109) (6D)    ;(00000000000000000000000001100101) (145) (101) (65)   ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000001110100) (164) (116) (74)   ;(00000000000000000000000001101111) (157) (111) (6F)   ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000001110100) (164) (116) (74)   ;(00000000000000000000000001101000) (150) (104) (68)   ;
;16;(00000000000000000000000001100101) (145) (101) (65)    ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000001000100) (104) (68) (44)   ;(00000000000000000000000001001100) (114) (76) (4C)   ;(00000000000000000000000001011000) (130) (88) (58)   ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000001100110) (146) (102) (66)   ;(00000000000000000000000001100001) (141) (97) (61)   ;
;24;(00000000000000000000000001100011) (143) (99) (63)    ;(00000000000000000000000001110100) (164) (116) (74)   ;(00000000000000000000000001101111) (157) (111) (6F)   ;(00000000000000000000000001110010) (162) (114) (72)   ;(00000000000000000000000001101001) (151) (105) (69)   ;(00000000000000000000000001100001) (141) (97) (61)   ;(00000000000000000000000001101100) (154) (108) (6C)   ;(00000000000000000000000000100000) (40) (32) (20)   ;
;32;(00000000000000000000000001110000) (160) (112) (70)    ;(00000000000000000000000001110010) (162) (114) (72)   ;(00000000000000000000000001101111) (157) (111) (6F)   ;(00000000000000000000000001100111) (147) (103) (67)   ;(00000000000000000000000001110010) (162) (114) (72)   ;(00000000000000000000000001100001) (141) (97) (61)   ;(00000000000000000000000001101101) (155) (109) (6D)   ;(00000000000000000000000000100001) (41) (33) (21)   ;
;40;(00000000000000000000000001000101) (105) (69) (45)    ;(00000000000000000000000001101110) (156) (110) (6E)   ;(00000000000000000000000001110100) (164) (116) (74)   ;(00000000000000000000000001100101) (145) (101) (65)   ;(00000000000000000000000001110010) (162) (114) (72)   ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000001110100) (164) (116) (74)   ;(00000000000000000000000001101000) (150) (104) (68)   ;
;48;(00000000000000000000000001100101) (145) (101) (65)    ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000001101001) (151) (105) (69)   ;(00000000000000000000000001101110) (156) (110) (6E)   ;(00000000000000000000000001110000) (160) (112) (70)   ;(00000000000000000000000001110101) (165) (117) (75)   ;(00000000000000000000000001110100) (164) (116) (74)   ;(00000000000000000000000000111010) (72) (58) (3A)   ;
;56;(00000000000000000000000000100001) (41) (33) (21)    ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000000111101) (75) (61) (3D)   ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DLX_test|stack:Stacked|altsyncram:stack_mem_rtl_0|altsyncram_hgk1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;8;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;16;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 288               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 144               ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 144               ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 288               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                              ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated|mac_mult3 ;                            ; DSPMULT_X68_Y26_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated|w149w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X68_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    multiplier:multy|lpm_mult:lpm_mult_component|mult_16r:auto_generated|mac_mult1 ;                            ; DSPMULT_X68_Y27_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 8,760 / 148,641 ( 6 % )   ;
; C16 interconnects     ; 67 / 5,382 ( 1 % )        ;
; C4 interconnects      ; 4,734 / 106,704 ( 4 % )   ;
; Direct links          ; 1,239 / 148,641 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )           ;
; Local interconnects   ; 2,802 / 49,760 ( 6 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 123 / 5,406 ( 2 % )       ;
; R4 interconnects      ; 6,333 / 147,764 ( 4 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.69) ; Number of LABs  (Total = 424) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 28                            ;
; 2                                           ; 16                            ;
; 3                                           ; 9                             ;
; 4                                           ; 4                             ;
; 5                                           ; 9                             ;
; 6                                           ; 4                             ;
; 7                                           ; 3                             ;
; 8                                           ; 11                            ;
; 9                                           ; 10                            ;
; 10                                          ; 7                             ;
; 11                                          ; 6                             ;
; 12                                          ; 14                            ;
; 13                                          ; 16                            ;
; 14                                          ; 31                            ;
; 15                                          ; 34                            ;
; 16                                          ; 222                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.47) ; Number of LABs  (Total = 424) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 22                            ;
; 1 Clock                            ; 305                           ;
; 1 Clock enable                     ; 128                           ;
; 1 Sync. clear                      ; 48                            ;
; 1 Sync. load                       ; 24                            ;
; 2 Clock enables                    ; 87                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.02) ; Number of LABs  (Total = 424) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 6                             ;
; 1                                            ; 22                            ;
; 2                                            ; 18                            ;
; 3                                            ; 9                             ;
; 4                                            ; 7                             ;
; 5                                            ; 4                             ;
; 6                                            ; 8                             ;
; 7                                            ; 3                             ;
; 8                                            ; 7                             ;
; 9                                            ; 6                             ;
; 10                                           ; 4                             ;
; 11                                           ; 6                             ;
; 12                                           ; 3                             ;
; 13                                           ; 6                             ;
; 14                                           ; 13                            ;
; 15                                           ; 15                            ;
; 16                                           ; 42                            ;
; 17                                           ; 24                            ;
; 18                                           ; 18                            ;
; 19                                           ; 12                            ;
; 20                                           ; 27                            ;
; 21                                           ; 14                            ;
; 22                                           ; 15                            ;
; 23                                           ; 10                            ;
; 24                                           ; 11                            ;
; 25                                           ; 5                             ;
; 26                                           ; 7                             ;
; 27                                           ; 9                             ;
; 28                                           ; 17                            ;
; 29                                           ; 3                             ;
; 30                                           ; 15                            ;
; 31                                           ; 7                             ;
; 32                                           ; 51                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.88) ; Number of LABs  (Total = 424) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 6                             ;
; 1                                               ; 49                            ;
; 2                                               ; 16                            ;
; 3                                               ; 23                            ;
; 4                                               ; 17                            ;
; 5                                               ; 23                            ;
; 6                                               ; 29                            ;
; 7                                               ; 21                            ;
; 8                                               ; 24                            ;
; 9                                               ; 27                            ;
; 10                                              ; 21                            ;
; 11                                              ; 16                            ;
; 12                                              ; 16                            ;
; 13                                              ; 12                            ;
; 14                                              ; 12                            ;
; 15                                              ; 7                             ;
; 16                                              ; 40                            ;
; 17                                              ; 5                             ;
; 18                                              ; 2                             ;
; 19                                              ; 3                             ;
; 20                                              ; 4                             ;
; 21                                              ; 3                             ;
; 22                                              ; 9                             ;
; 23                                              ; 10                            ;
; 24                                              ; 23                            ;
; 25                                              ; 4                             ;
; 26                                              ; 1                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.80) ; Number of LABs  (Total = 424) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 5                             ;
; 3                                            ; 18                            ;
; 4                                            ; 31                            ;
; 5                                            ; 7                             ;
; 6                                            ; 9                             ;
; 7                                            ; 14                            ;
; 8                                            ; 19                            ;
; 9                                            ; 12                            ;
; 10                                           ; 7                             ;
; 11                                           ; 13                            ;
; 12                                           ; 16                            ;
; 13                                           ; 11                            ;
; 14                                           ; 7                             ;
; 15                                           ; 6                             ;
; 16                                           ; 12                            ;
; 17                                           ; 9                             ;
; 18                                           ; 9                             ;
; 19                                           ; 12                            ;
; 20                                           ; 9                             ;
; 21                                           ; 7                             ;
; 22                                           ; 8                             ;
; 23                                           ; 8                             ;
; 24                                           ; 6                             ;
; 25                                           ; 9                             ;
; 26                                           ; 6                             ;
; 27                                           ; 6                             ;
; 28                                           ; 13                            ;
; 29                                           ; 29                            ;
; 30                                           ; 18                            ;
; 31                                           ; 8                             ;
; 32                                           ; 22                            ;
; 33                                           ; 20                            ;
; 34                                           ; 13                            ;
; 35                                           ; 3                             ;
; 36                                           ; 8                             ;
; 37                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 55        ; 0            ; 55        ; 0            ; 0            ; 55        ; 55        ; 0            ; 55        ; 55        ; 0            ; 1            ; 0            ; 0            ; 6            ; 0            ; 1            ; 6            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 55        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 55           ; 0         ; 55           ; 55           ; 0         ; 0         ; 55           ; 0         ; 0         ; 55           ; 54           ; 55           ; 55           ; 49           ; 55           ; 54           ; 49           ; 55           ; 55           ; 55           ; 54           ; 55           ; 55           ; 55           ; 55           ; 55           ; 0         ; 55           ; 55           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; MAX10_CLK2_50      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TX                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CLK_10         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                           ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                     ; Delay Added in ns ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; MAX10_CLK1_50                                            ; MAX10_CLK1_50                                            ; 25.6              ;
; pll_for_uart|altpll_component|auto_generated|pll1|clk[0] ; pll_for_uart|altpll_component|auto_generated|pll1|clk[0] ; 5.0               ;
; pll_for_uart|altpll_component|auto_generated|pll1|clk[1] ; pll_for_uart|altpll_component|auto_generated|pll1|clk[1] ; 3.7               ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|cntr_04f:cntr1|counter_reg_bit[0] ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|altsyncram_sl71:altsyncram2|ram_block3a4~portb_address_reg0  ; 0.360             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|cntr_04f:cntr1|counter_reg_bit[1] ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|altsyncram_sl71:altsyncram2|ram_block3a4~portb_address_reg0  ; 0.360             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|cntr_04f:cntr1|counter_reg_bit[2] ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_r1o:auto_generated|altsyncram_sl71:altsyncram2|ram_block3a4~portb_address_reg0  ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[8]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[7]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[6]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[5]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[4]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[3]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[2]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[9]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.360             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a6                                                                                                          ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~portb_address_reg0                                                                                                                 ; 0.336             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a1                                                                                                          ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~portb_address_reg0                                                                                                                 ; 0.336             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a4                                                                                                          ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~portb_address_reg0                                                                                                                 ; 0.336             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a2                                                                                                          ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~portb_address_reg0                                                                                                                 ; 0.336             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a3                                                                                                          ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~portb_address_reg0                                                                                                                 ; 0.336             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a5                                                                                                          ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~portb_address_reg0                                                                                                                 ; 0.336             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[8]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.331             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[7]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.331             ;
; storred_num[16]                                                                                                                                                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a3~porta_datain_reg0   ; 0.316             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[464]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a3~porta_datain_reg0   ; 0.316             ;
; u_div_num_valid                                                                                                                                                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a3~porta_datain_reg0   ; 0.316             ;
; storred_num[13]                                                                                                                                                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a6~porta_datain_reg0   ; 0.313             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[461]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a6~porta_datain_reg0   ; 0.313             ;
; storred_num[14]                                                                                                                                                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a5~porta_datain_reg0   ; 0.313             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[462]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a5~porta_datain_reg0   ; 0.313             ;
; storred_num[15]                                                                                                                                                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a4~porta_datain_reg0   ; 0.313             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[463]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a4~porta_datain_reg0   ; 0.313             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[0]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.268             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[2]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.268             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[1]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.268             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|cntr_t3f:cntr1|counter_reg_bit[0] ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.265             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|cntr_t3f:cntr1|counter_reg_bit[1] ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_b3o:auto_generated|altsyncram_ro71:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.265             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[6]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.262             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[9]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.261             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[4]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.261             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[3]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.261             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|wrptr_g[3]                                                                                                                                      ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~porta_address_reg0                                                                                                                 ; 0.260             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|cntr_q3f:cntr1|counter_reg_bit[0] ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_ko71:altsyncram2|ram_block3a4~portb_address_reg0  ; 0.251             ;
; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|wrptr_g[4]                                                                                                                                      ; clk_cross_fifo:unsigned_fifo|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a31~porta_address_reg0                                                                                                                 ; 0.251             ;
; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|cntr_0ma:wr_ptr|counter_reg_bit[0]                                                                                        ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a25~porta_address_reg0                                                                                             ; 0.247             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[6]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.247             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[3]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.247             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[233]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_4|shift_taps_63o:auto_generated|altsyncram_ko71:altsyncram2|ram_block3a10~porta_datain_reg0  ; 0.243             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a7                                                                                                                       ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[1]                                                                                                                                            ; 0.237             ;
; execute_stage:execute_order_66|reg_1_out[5]                                                                                                                                                                                     ; memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                 ; 0.235             ;
; execute_stage:execute_order_66|reg_1_out[29]                                                                                                                                                                                    ; memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                ; 0.235             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[5]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.233             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[0]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.233             ;
; execute_stage:execute_order_66|reg_1_out[4]                                                                                                                                                                                     ; memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_e8r3:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                 ; 0.233             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a6                                                                                                                       ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[1]                                                                                                                                            ; 0.229             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a2                                                                                                                       ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[0]                                                                                                                                            ; 0.229             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[288]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|altsyncram_pv21:altsyncram4|ram_block5a15~porta_datain_reg0   ; 0.228             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[287]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|altsyncram_pv21:altsyncram4|ram_block5a3~porta_datain_reg0    ; 0.228             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a1                                                                                                                       ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[0]                                                                                                                                            ; 0.222             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[4]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.222             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[2]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.222             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|wrptr_g[1]                                                                                                                                                   ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a1~porta_address_reg0                                                                                                                               ; 0.222             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a7                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|sub_parity7a[1]                                                                                                                                             ; 0.211             ;
; storred_num[5]                                                                                                                                                                                                                  ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a6~porta_datain_reg0   ; 0.210             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[453]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a6~porta_datain_reg0   ; 0.210             ;
; storred_num[8]                                                                                                                                                                                                                  ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a3~porta_datain_reg0   ; 0.210             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[456]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a3~porta_datain_reg0   ; 0.210             ;
; storred_num[4]                                                                                                                                                                                                                  ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a7~porta_datain_reg0   ; 0.209             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[452]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a7~porta_datain_reg0   ; 0.209             ;
; storred_num[6]                                                                                                                                                                                                                  ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a5~porta_datain_reg0   ; 0.209             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[454]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a5~porta_datain_reg0   ; 0.209             ;
; storred_num[7]                                                                                                                                                                                                                  ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a4~porta_datain_reg0   ; 0.209             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|DFFQuotient[455]                                                                                 ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_s1o:auto_generated|altsyncram_0m71:altsyncram2|ram_block3a4~porta_datain_reg0   ; 0.209             ;
; uart_tx:tx_side|data_stored[7]                                                                                                                                                                                                  ; uart_tx:tx_side|data_stored[6]                                                                                                                                                                                                                             ; 0.203             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a6                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|sub_parity7a[1]                                                                                                                                             ; 0.203             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a3                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|sub_parity7a[0]                                                                                                                                             ; 0.203             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a2                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg0                                                                                                                               ; 0.200             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a1                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg0                                                                                                                               ; 0.200             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a4                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg0                                                                                                                               ; 0.190             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a5                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg0                                                                                                                               ; 0.190             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a8                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg0                                                                                                                               ; 0.179             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a9                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a4~portb_address_reg0                                                                                                                               ; 0.178             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_th6:rdptr_g1p|counter5a0                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a7~portb_address_reg0                                                                                                                               ; 0.150             ;
; rx_read_value[23]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a23~porta_datain_reg0                                                                                              ; 0.139             ;
; rx_read_value[21]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a21~porta_datain_reg0                                                                                              ; 0.139             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a4                                                                                                                       ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[1]                                                                                                                                            ; 0.135             ;
; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|counter8a3                                                                                                                       ; rx_fifo:fifo_rx|dcfifo:dcfifo_component|dcfifo_qjj1:auto_generated|a_graycounter_fub:wrptr_g1p|sub_parity10a[0]                                                                                                                                            ; 0.135             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[8]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.120             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|wrptr_g[7]                                                                                                                                                   ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|altsyncram_2a61:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                               ; 0.120             ;
; rx_read_value[20]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a20~porta_datain_reg0                                                                                              ; 0.120             ;
; rx_read_value[19]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                              ; 0.120             ;
; rx_read_value[16]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                              ; 0.120             ;
; rx_read_value[11]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a11~porta_datain_reg0                                                                                              ; 0.120             ;
; rx_read_value[4]                                                                                                                                                                                                                ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a4~porta_datain_reg0                                                                                               ; 0.120             ;
; rx_read_value[30]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a30~porta_datain_reg0                                                                                              ; 0.120             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_c3o:auto_generated|cntr_s3f:cntr1|counter_reg_bit[1] ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_c3o:auto_generated|altsyncram_oo71:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.119             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|dffe3a[0]                          ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|altsyncram_pv21:altsyncram4|ram_block5a3~portb_address_reg0   ; 0.119             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|cntr_s3f:cntr1|counter_reg_bit[0]  ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|altsyncram_pv21:altsyncram4|ram_block5a3~porta_address_reg0   ; 0.119             ;
; rx_read_value[13]                                                                                                                                                                                                               ; receive_fifo:receiving_cracka|scfifo:scfifo_component|scfifo_fr21:auto_generated|a_dpfifo_2j21:dpfifo|altsyncram_ttg1:FIFOram|ram_block1a13~porta_datain_reg0                                                                                              ; 0.118             ;
; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|cntr_s3f:cntr1|counter_reg_bit[1]  ; divider:us_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_gts:auto_generated|sign_div_unsign_i7i:divider|alt_u_div_p3f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_53o:auto_generated|altsyncram_pv21:altsyncram4|ram_block5a3~porta_address_reg0   ; 0.116             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a11                                                                                                                      ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|sub_parity10a[2]                                                                                                                                            ; 0.113             ;
; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|counter8a7                                                                                                                       ; tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_cnj1:auto_generated|a_graycounter_pvb:wrptr_g1p|sub_parity10a[1]                                                                                                                                            ; 0.113             ;
; execute_stage:execute_order_66|regged_instruct[23]                                                                                                                                                                              ; execute_stage:execute_order_66|dest_reg_prev0[2]                                                                                                                                                                                                           ; 0.113             ;
; execute_stage:execute_order_66|regged_instruct[24]                                                                                                                                                                              ; execute_stage:execute_order_66|dest_reg_prev0[3]                                                                                                                                                                                                           ; 0.113             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "DLX_test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/uart_pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 45, clock division of 488, and phase shift of 0 degrees (0 ps) for uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/uart_pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 45, clock division of 61, and phase shift of 0 degrees (0 ps) for uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/uart_pll_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_6be1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_cnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_qjj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'DLX_test.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_for_uart|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 488 -multiply_by 45 -duty_cycle 50.00 -name {pll_for_uart|altpll_component|auto_generated|pll1|clk[0]} {pll_for_uart|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_for_uart|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 61 -multiply_by 45 -duty_cycle 50.00 -name {pll_for_uart|altpll_component|auto_generated|pll1|clk[1]} {pll_for_uart|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):   20.000 MAX10_CLK2_50
    Info (332111): 1084.444 pll_for_uart|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  135.555 pll_for_uart|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/uart_pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node uart_pll:pll_for_uart|altpll:altpll_component|uart_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/uart_pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node uart_rx:rx_side|rx_state~12  File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_rx.vhd Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[3] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[0] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[1] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[2] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[4] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[5] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[6] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[7] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[8] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176357): Destination node uart_tx:tx_side|iter_cnt[9] File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd Line: 29
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 5.10 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (169177): 5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd Line: 9
    Info (169178): Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd Line: 16
    Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd Line: 8
    Info (169178): Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd Line: 16
    Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5 File: C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd Line: 7
Info (144001): Generated suppressed messages file C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5771 megabytes
    Info: Processing ended: Wed Apr 17 20:46:04 2024
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.fit.smsg.


