{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737368435664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737368435669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 14:20:35 2025 " "Processing started: Mon Jan 20 14:20:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737368435669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368435669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368435669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737368436324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.qxp 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.qxp" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/KBDINTF.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block_T " "Found entity 1: Smiley_Block_T" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Smiley_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 planeBitMap " "Found entity 1: planeBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/SinTable.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444776 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1737368444778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/plane_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/plane_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plane_move " "Found entity 1: plane_move" {  } { { "RTL/VGA/plane_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw_old.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw_old.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw_old " "Found entity 1: back_ground_draw_old" {  } { { "RTL/VGA/back_ground_draw_old.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/back_ground_draw_old.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "preGame PreGame houseMatrixBitMap.sv(58) " "Verilog HDL Declaration information at houseMatrixBitMap.sv(58): object \"preGame\" differs only in case from object \"PreGame\" in the same scope" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737368444794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/housematrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/housematrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 houseMatrixBitMap " "Found entity 1: houseMatrixBitMap" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bird_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bird_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bird_move " "Found entity 1: Bird_move" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bird_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bird_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bird_Block_T " "Found entity 1: Bird_Block_T" {  } { { "RTL/VGA/Bird_Block_T.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/birdbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/birdbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdBitMap " "Found entity 1: birdBitMap" {  } { { "RTL/VGA/birdBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/birdBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bird_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bird_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird_control " "Found entity 1: bird_control" {  } { { "RTL/VGA/bird_control.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_control.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/house_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/house_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 House_Block_T " "Found entity 1: House_Block_T" {  } { { "RTL/VGA/House_Block_T.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "house_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file house_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 House_X_position " "Found entity 1: House_X_position" {  } { { "House_X.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/KEYBOARDX/one_sec_counter.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/one_sec_counter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/enemy_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/enemy_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Enemy_move " "Found entity 1: Enemy_move" {  } { { "RTL/VGA/Enemy_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/enemy_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/enemy_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Enemy_Block_T " "Found entity 1: Enemy_Block_T" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/enemybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/enemybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EnemyBitMap " "Found entity 1: EnemyBitMap" {  } { { "RTL/VGA/EnemyBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EnemyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/enemyy_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/enemyy_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemyY_position " "Found entity 1: enemyY_position" {  } { { "RTL/VGA/enemyY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/random_y.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/random_y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_Y " "Found entity 1: random_Y" {  } { { "RTL/VGA/random_Y.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/planelives_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/planelives_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlaneLives_controller " "Found entity 1: PlaneLives_controller" {  } { { "RTL/VGA/PlaneLives_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_controller.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/planelives_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/planelives_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PlaneLives_Block_T " "Found entity 1: PlaneLives_Block_T" {  } { { "RTL/VGA/PlaneLives_Block_T.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/lives_x_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/lives_x_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lives_X_position " "Found entity 1: Lives_X_position" {  } { { "RTL/VGA/Lives_X_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/lives_y_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/lives_y_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lives_Y_position " "Found entity 1: Lives_Y_position" {  } { { "RTL/VGA/Lives_Y_Position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/gameoverx_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/gameoverx_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameOverX_position " "Found entity 1: GameOverX_position" {  } { { "RTL/VGA/GameOverX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/endgame_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/endgame_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EndGame_Block_T " "Found entity 1: EndGame_Block_T" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/gameovery_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/gameovery_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameOverY_position " "Found entity 1: GameOverY_position" {  } { { "RTL/VGA/GameOverY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/winx_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/winx_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WinX_position " "Found entity 1: WinX_position" {  } { { "RTL/VGA/WinX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/gameoverbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/gameoverbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameOverBitMap " "Found entity 1: GameOverBitMap" {  } { { "RTL/VGA/gameOverBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/gameOverBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/winbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/winbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WinBitMap " "Found entity 1: WinBitMap" {  } { { "RTL/VGA/WinBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/blackscreenbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/blackscreenbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BlackScreenBitMap " "Found entity 1: BlackScreenBitMap" {  } { { "RTL/VGA/BlackScreenBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/BlackScreenBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/livesheartbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/livesheartbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 livesHeartBitMap " "Found entity 1: livesHeartBitMap" {  } { { "RTL/VGA/livesHeartBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/livesHeartBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/heartx_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/heartx_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Heart_X_position " "Found entity 1: Heart_X_position" {  } { { "RTL/VGA/heartX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hearty_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hearty_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_Y_position " "Found entity 1: heart_Y_position" {  } { { "RTL/VGA/heartY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/bird_traces.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/bird_traces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird_traces " "Found entity 1: bird_traces" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/tracesbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/tracesbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TracesBitMap " "Found entity 1: TracesBitMap" {  } { { "RTL/VGA/TracesBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TracesBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "win1Bitmap.sv(164) " "Verilog HDL information at win1Bitmap.sv(164): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/win1Bitmap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737368444841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/win1bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/win1bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Win1BitMap " "Found entity 1: Win1BitMap" {  } { { "RTL/VGA/win1Bitmap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "win2BitMap.sv(163) " "Verilog HDL information at win2BitMap.sv(163): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/win2BitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv" 163 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737368444856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/win2bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/win2bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Win2BitMap " "Found entity 1: Win2BitMap" {  } { { "RTL/VGA/win2BitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/score_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/score_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_controller " "Found entity 1: score_controller" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/score_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/score_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Score_Block_T " "Found entity 1: Score_Block_T" {  } { { "RTL/VGA/Score_Block_T.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Score_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/score_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/score_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_bitmap " "Found entity 1: score_bitmap" {  } { { "RTL/VGA/score_bitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_bitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "preGameBitMap.sv(97) " "Verilog HDL information at preGameBitMap.sv(97): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/preGameBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737368444872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/pregamebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/pregamebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 preGameBitMap " "Found entity 1: preGameBitMap" {  } { { "RTL/VGA/preGameBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/pregamex_position.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/pregamex_position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 preGameX_position " "Found entity 1: preGameX_position" {  } { { "RTL/VGA/preGameX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameX_position.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368444872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368444872 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368444874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368444874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD " "Elaborating entity \"TOP_VGA_DEMO_KBD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737368445169 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/tatooine-backgrounBitMap.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/tatooine-backgrounBitMap.mif was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1737368445202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst18" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 920 -416 -184 1080 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(69) " "Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445232 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445248 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445248 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445248 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445248 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737368445252 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737368445264 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(27) " "Verilog HDL assignment warning at SinTable.sv(27): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/SinTable.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445295 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445314 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/AUDIO/AUDIO.bdf" { { 528 280 496 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst7" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 672 -672 -512 816 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445374 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368445384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368445406 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368445406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst16" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 144 -104 120 368 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445406 "|TOP_VGA_DEMO_KBD|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst10" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 968 -152 32 1048 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 384 896 1104 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445482 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445482 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445482 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368445482 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst25 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst25\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst25" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 384 536 808 1072 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smiley_Block_T Smiley_Block_T:inst8 " "Elaborating entity \"Smiley_Block_T\" for hierarchy \"Smiley_Block_T:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst8" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 80 584 872 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "planeBitMap Smiley_Block_T:inst8\|planeBitMap:inst1 " "Elaborating entity \"planeBitMap\" for hierarchy \"Smiley_Block_T:inst8\|planeBitMap:inst1\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst1" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Smiley_Block_T.bdf" { { 344 1464 1704 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368445507 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368451206 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368451206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Smiley_Block_T:inst8\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Smiley_Block_T:inst8\|square_object:inst6\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst6" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Smiley_Block_T.bdf" { { 376 1120 1344 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368451248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plane_move Smiley_Block_T:inst8\|plane_move:inst " "Elaborating entity \"plane_move\" for hierarchy \"Smiley_Block_T:inst8\|plane_move:inst\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Smiley_Block_T.bdf" { { 440 552 792 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368451260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_reg plane_move.sv(83) " "Verilog HDL or VHDL warning at plane_move.sv(83): object \"hit_reg\" assigned a value but never read" {  } { { "RTL/VGA/plane_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368451262 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 plane_move.sv(198) " "Verilog HDL assignment warning at plane_move.sv(198): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/plane_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451264 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 plane_move.sv(199) " "Verilog HDL assignment warning at plane_move.sv(199): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/plane_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451264 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 plane_move.sv(201) " "Verilog HDL assignment warning at plane_move.sv(201): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/plane_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/plane_move.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451264 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst8|plane_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst15 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst15\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst15" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1248 1208 1504 1456 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368451293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "House_Block_T House_Block_T:inst14 " "Elaborating entity \"House_Block_T\" for hierarchy \"House_Block_T:inst14\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst14" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -384 576 896 -160 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368451304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "houseMatrixBitMap House_Block_T:inst14\|houseMatrixBitMap:inst1 " "Elaborating entity \"houseMatrixBitMap\" for hierarchy \"House_Block_T:inst14\|houseMatrixBitMap:inst1\"" {  } { { "RTL/VGA/House_Block_T.bdf" "inst1" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf" { { 248 824 1088 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368451309 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 houseMatrixBitMap.sv(396) " "Verilog HDL Declaration warning at houseMatrixBitMap.sv(396): vector has more than 2**16 bits" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 396 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368451309 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bird_enemy_colision_D houseMatrixBitMap.sv(121) " "Verilog HDL or VHDL warning at houseMatrixBitMap.sv(121): object \"bird_enemy_colision_D\" assigned a value but never read" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368451325 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 houseMatrixBitMap.sv(397) " "Verilog HDL Declaration warning at houseMatrixBitMap.sv(397): vector has more than 2**16 bits" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 397 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368451388 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "90152 90112 houseMatrixBitMap.sv(397) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(397): truncated value with size 90152 to match size of target (90112)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451404 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1064) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1064): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1065) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1065): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1074) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1074): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1075) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1075): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1085) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1085): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1086) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1086): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1096) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1096): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1097) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1097): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1230) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1230): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1231) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1231): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1237) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1237): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1238) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1238): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1250) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1250): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1251) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1251): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1257) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1257): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1258) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1258): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1270) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1270): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1271) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1271): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1277) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1277): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1278) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1278): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1289) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1289): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1290) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1290): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1296) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1296): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1297) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1297): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1307) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1307): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1311) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1311): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1315) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1315): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451499 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1319) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1319): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451514 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1323) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1323): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451514 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1327) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1327): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451514 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1331) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1331): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451514 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1335) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1335): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451514 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1339) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1339): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451514 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1343) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1343): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1347) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1347): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1351) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1351): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1355) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1355): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1359) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1359): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1363) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1363): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1367) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1367): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1371) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1371): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1375) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1375): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1379) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1379): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1388) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1388): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1392) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1392): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1396) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1396): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1400) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1400): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1404) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1404): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1408) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1408): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1412) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1412): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1416) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1416): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1420) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1420): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1424) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1424): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1428) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1428): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1432) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1432): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1436) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1436): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1440) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1440): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1444) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1444): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1448) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1448): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1452) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1452): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1456) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1456): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1460) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1460): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1476) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1476): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1477) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1477): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1483) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1483): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1484) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1484): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1496) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1496): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1497) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1497): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1503) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1503): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1504) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1504): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1516) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1516): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1517) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1517): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1523) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1523): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1524) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1524): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451516 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1535) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1535): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1536) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1536): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1542) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1542): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 houseMatrixBitMap.sv(1543) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1543): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1552) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1552): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1556) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1556): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1560) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1560): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1564) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1564): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1568) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1568): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1572) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1572): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1576) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1576): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1580) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1580): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1584) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1584): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1588) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1588): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1592) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1592): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1596) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1596): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1600) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1600): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1604) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1604): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1608) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1608): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1612) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1612): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1616) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1616): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1620) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1620): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1624) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1624): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1628) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1628): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1632) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1632): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1644) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1644): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1648) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1648): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1652) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1652): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1656) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1656): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1660) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1660): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1664) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1664): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1668) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1668): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1672) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1672): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1676) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1676): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1680) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1680): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1684) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1684): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1688) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1688): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1692) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1692): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1696) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1696): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1700) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1700): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1704) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1704): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1708) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1708): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1712) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1712): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1715) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1715): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451531 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1719) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1719): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451546 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 houseMatrixBitMap.sv(1723) " "Verilog HDL assignment warning at houseMatrixBitMap.sv(1723): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/houseMatrixBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/houseMatrixBitMap.sv" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368451546 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|houseMatrixBitMap:inst1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBitMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBitMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "defaultScreen " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"defaultScreen\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeLVL1A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeLVL1A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeLVL1B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeLVL1B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeLVL2A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeLVL2A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeLVL2B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeLVL2B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeLVL3A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeLVL3A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeLVL3B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeLVL3B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368461893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object House_Block_T:inst14\|square_object:inst " "Elaborating entity \"square_object\" for hierarchy \"House_Block_T:inst14\|square_object:inst\"" {  } { { "RTL/VGA/House_Block_T.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf" { { 280 384 608 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368462068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "House_X_position House_Block_T:inst14\|House_X_position:inst7 " "Elaborating entity \"House_X_position\" for hierarchy \"House_Block_T:inst14\|House_X_position:inst7\"" {  } { { "RTL/VGA/House_Block_T.bdf" "inst7" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf" { { 344 80 224 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368462077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "House_X.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368462163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "House_X.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368462168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 72 " "Parameter \"lpm_cvalue\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368462168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368462168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368462168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368462168 ""}  } { { "House_X.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/House_X.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368462168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_qg8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_qg8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_qg8 " "Found entity 1: lpm_constant_qg8" {  } { { "db/lpm_constant_qg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368462177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368462177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_qg8 House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag " "Elaborating entity \"lpm_constant_qg8\" for hierarchy \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368462179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qg8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_qg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00001001000 " "Parameter \"CVALUE\" = \"00001001000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463251 ""}  } { { "db/lpm_constant_qg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_qg8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368463251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"House_Block_T:inst14\|House_X_position:inst7\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_qg8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random House_Block_T:inst14\|random:inst17 " "Elaborating entity \"random\" for hierarchy \"House_Block_T:inst14\|random:inst17\"" {  } { { "RTL/VGA/House_Block_T.bdf" "inst17" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf" { { 440 384 600 552 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (22)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463614 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (22)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463614 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (22)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463614 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (22)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463614 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random House_Block_T:inst14\|random:inst18 " "Elaborating entity \"random\" for hierarchy \"House_Block_T:inst14\|random:inst18\"" {  } { { "RTL/VGA/House_Block_T.bdf" "inst18" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf" { { 624 576 792 736 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (9)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463624 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463624 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (9)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463624 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (9)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463624 "|TOP_VGA_DEMO_KBD|House_Block_T:inst14|random:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemyY_position House_Block_T:inst14\|enemyY_position:inst2 " "Elaborating entity \"enemyY_position\" for hierarchy \"House_Block_T:inst14\|enemyY_position:inst2\"" {  } { { "RTL/VGA/House_Block_T.bdf" "inst2" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/House_Block_T.bdf" { { 504 1088 1232 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/enemyY_position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/enemyY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 250 " "Parameter \"lpm_cvalue\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463649 ""}  } { { "RTL/VGA/enemyY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/enemyY_position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368463649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_lj8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_lj8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_lj8 " "Found entity 1: lpm_constant_lj8" {  } { { "db/lpm_constant_lj8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368463659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368463659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_lj8 House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag " "Elaborating entity \"lpm_constant_lj8\" for hierarchy \"House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_lj8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_lj8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"House_Block_T:inst14\|enemyY_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_lj8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00011111010 " "Parameter \"CVALUE\" = \"00011111010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368463672 ""}  } { { "db/lpm_constant_lj8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_lj8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368463672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enemy_Block_T Enemy_Block_T:inst30 " "Elaborating entity \"Enemy_Block_T\" for hierarchy \"Enemy_Block_T:inst30\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst30" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -376 1320 1656 -152 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnemyBitMap Enemy_Block_T:inst30\|EnemyBitMap:inst9 " "Elaborating entity \"EnemyBitMap\" for hierarchy \"Enemy_Block_T:inst30\|EnemyBitMap:inst9\"" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "inst9" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { { 408 1592 1816 552 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_colors EnemyBitMap.sv(89) " "Verilog HDL or VHDL warning at EnemyBitMap.sv(89): object \"hit_colors\" assigned a value but never read" {  } { { "RTL/VGA/EnemyBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EnemyBitMap.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368463695 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|EnemyBitMap:inst9"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368463759 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368463759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Enemy_Block_T:inst30\|square_object:inst8 " "Elaborating entity \"square_object\" for hierarchy \"Enemy_Block_T:inst30\|square_object:inst8\"" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "inst8" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { { 440 1048 1272 584 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enemy_move Enemy_Block_T:inst30\|Enemy_move:inst1 " "Elaborating entity \"Enemy_move\" for hierarchy \"Enemy_Block_T:inst30\|Enemy_move:inst1\"" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "inst1" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { { 504 616 856 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_TOP Enemy_move.sv(62) " "Verilog HDL or VHDL warning at Enemy_move.sv(62): object \"y_FRAME_TOP\" assigned a value but never read" {  } { { "RTL/VGA/Enemy_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368463775 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "floor Enemy_move.sv(64) " "Verilog HDL or VHDL warning at Enemy_move.sv(64): object \"floor\" assigned a value but never read" {  } { { "RTL/VGA/Enemy_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368463775 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Enemy_move.sv(194) " "Verilog HDL assignment warning at Enemy_move.sv(194): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/Enemy_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463775 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Enemy_move.sv(195) " "Verilog HDL assignment warning at Enemy_move.sv(195): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/Enemy_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_move.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463775 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|Enemy_move:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Enemy_Block_T:inst30\|one_sec_counter:inst " "Elaborating entity \"one_sec_counter\" for hierarchy \"Enemy_Block_T:inst30\|one_sec_counter:inst\"" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { { 856 264 424 968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random Enemy_Block_T:inst30\|random:inst5 " "Elaborating entity \"random\" for hierarchy \"Enemy_Block_T:inst30\|random:inst5\"" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "inst5" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { { 632 256 472 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463807 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463807 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random Enemy_Block_T:inst30\|random:inst2 " "Elaborating entity \"random\" for hierarchy \"Enemy_Block_T:inst30\|random:inst2\"" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "inst2" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { { 856 616 832 968 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463823 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463823 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463823 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463823 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_Y Enemy_Block_T:inst30\|random_Y:inst4 " "Elaborating entity \"random_Y\" for hierarchy \"Enemy_Block_T:inst30\|random_Y:inst4\"" {  } { { "RTL/VGA/Enemy_Block_T.bdf" "inst4" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Enemy_Block_T.bdf" { { 1072 616 832 1184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random_Y.sv(22) " "Verilog HDL assignment warning at random_Y.sv(22): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/random_Y.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463829 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random_Y:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random_Y.sv(23) " "Verilog HDL assignment warning at random_Y.sv(23): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/random_Y.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463829 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random_Y:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random_Y.sv(28) " "Verilog HDL assignment warning at random_Y.sv(28): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/random_Y.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463829 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random_Y:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 random_Y.sv(30) " "Verilog HDL assignment warning at random_Y.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/random_Y.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/random_Y.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368463829 "|TOP_VGA_DEMO_KBD|Enemy_Block_T:inst30|random_Y:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bird_Block_T Bird_Block_T:inst11 " "Elaborating entity \"Bird_Block_T\" for hierarchy \"Bird_Block_T:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst11" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 64 1216 1488 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdBitMap Bird_Block_T:inst11\|birdBitMap:inst6 " "Elaborating entity \"birdBitMap\" for hierarchy \"Bird_Block_T:inst11\|birdBitMap:inst6\"" {  } { { "RTL/VGA/Bird_Block_T.bdf" "inst6" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf" { { 408 -100784 -100536 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368463845 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368464632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368464632 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368464632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Bird_Block_T:inst11\|square_object:inst3 " "Elaborating entity \"square_object\" for hierarchy \"Bird_Block_T:inst11\|square_object:inst3\"" {  } { { "RTL/VGA/Bird_Block_T.bdf" "inst3" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf" { { 104 -101952 -101728 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bird_move Bird_Block_T:inst11\|Bird_move:inst " "Elaborating entity \"Bird_move\" for hierarchy \"Bird_Block_T:inst11\|Bird_move:inst\"" {  } { { "RTL/VGA/Bird_Block_T.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf" { { 168 -102416 -102176 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_TOP bird_move.sv(37) " "Verilog HDL or VHDL warning at bird_move.sv(37): object \"y_FRAME_TOP\" assigned a value but never read" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(75) " "Verilog HDL assignment warning at bird_move.sv(75): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(82) " "Verilog HDL assignment warning at bird_move.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(83) " "Verilog HDL assignment warning at bird_move.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(168) " "Verilog HDL assignment warning at bird_move.sv(168): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(188) " "Verilog HDL assignment warning at bird_move.sv(188): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(193) " "Verilog HDL assignment warning at bird_move.sv(193): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(194) " "Verilog HDL assignment warning at bird_move.sv(194): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464674 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(204) " "Verilog HDL assignment warning at bird_move.sv(204): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464680 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_move.sv(205) " "Verilog HDL assignment warning at bird_move.sv(205): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464680 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|Bird_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_control Bird_Block_T:inst11\|bird_control:inst1 " "Elaborating entity \"bird_control\" for hierarchy \"Bird_Block_T:inst11\|bird_control:inst1\"" {  } { { "RTL/VGA/Bird_Block_T.bdf" "inst1" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf" { { 216 -102856 -102640 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bird_control.sv(67) " "Verilog HDL assignment warning at bird_control.sv(67): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/bird_control.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_control.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464711 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_control:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TracesBitMap Bird_Block_T:inst11\|TracesBitMap:inst2 " "Elaborating entity \"TracesBitMap\" for hierarchy \"Bird_Block_T:inst11\|TracesBitMap:inst2\"" {  } { { "RTL/VGA/Bird_Block_T.bdf" "inst2" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf" { { 664 -100784 -100552 872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464719 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368464804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_traces Bird_Block_T:inst11\|bird_traces:inst17 " "Elaborating entity \"bird_traces\" for hierarchy \"Bird_Block_T:inst11\|bird_traces:inst17\"" {  } { { "RTL/VGA/Bird_Block_T.bdf" "inst17" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Bird_Block_T.bdf" { { 328 -101944 -101720 504 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_traces.sv(50) " "Verilog HDL assignment warning at bird_traces.sv(50): truncated value with size 32 to match size of target (16)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464817 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_traces.sv(51) " "Verilog HDL assignment warning at bird_traces.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464817 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_traces.sv(60) " "Verilog HDL assignment warning at bird_traces.sv(60): truncated value with size 32 to match size of target (16)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464817 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_traces.sv(61) " "Verilog HDL assignment warning at bird_traces.sv(61): truncated value with size 32 to match size of target (16)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464817 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_traces.sv(74) " "Verilog HDL assignment warning at bird_traces.sv(74): truncated value with size 32 to match size of target (16)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464819 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_traces.sv(75) " "Verilog HDL assignment warning at bird_traces.sv(75): truncated value with size 32 to match size of target (16)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464819 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bird_traces.sv(77) " "Verilog HDL assignment warning at bird_traces.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464819 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_traces.sv(90) " "Verilog HDL assignment warning at bird_traces.sv(90): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464823 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bird_traces.sv(91) " "Verilog HDL assignment warning at bird_traces.sv(91): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368464823 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlaneLives_Block_T PlaneLives_Block_T:inst23 " "Elaborating entity \"PlaneLives_Block_T\" for hierarchy \"PlaneLives_Block_T:inst23\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst23" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -256 -120 144 -128 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap PlaneLives_Block_T:inst23\|NumbersBitMap:inst3 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"PlaneLives_Block_T:inst23\|NumbersBitMap:inst3\"" {  } { { "RTL/VGA/PlaneLives_Block_T.bdf" "inst3" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_Block_T.bdf" { { 80 1344 1568 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464868 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368464924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object PlaneLives_Block_T:inst23\|square_object:inst2 " "Elaborating entity \"square_object\" for hierarchy \"PlaneLives_Block_T:inst23\|square_object:inst2\"" {  } { { "RTL/VGA/PlaneLives_Block_T.bdf" "inst2" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_Block_T.bdf" { { 112 944 1168 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lives_X_position PlaneLives_Block_T:inst23\|Lives_X_position:inst4 " "Elaborating entity \"Lives_X_position\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\"" {  } { { "RTL/VGA/PlaneLives_Block_T.bdf" "inst4" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_Block_T.bdf" { { 80 648 792 160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/Lives_X_position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/Lives_X_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 100 " "Parameter \"lpm_cvalue\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464958 ""}  } { { "RTL/VGA/Lives_X_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_X_position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368464958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_og8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_og8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_og8 " "Found entity 1: lpm_constant_og8" {  } { { "db/lpm_constant_og8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368464961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368464961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_og8 PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag " "Elaborating entity \"lpm_constant_og8\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_og8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_og8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"PlaneLives_Block_T:inst23\|Lives_X_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00001100100 " "Parameter \"CVALUE\" = \"00001100100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464978 ""}  } { { "db/lpm_constant_og8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_og8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368464978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lives_Y_position PlaneLives_Block_T:inst23\|Lives_Y_position:inst5 " "Elaborating entity \"Lives_Y_position\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\"" {  } { { "RTL/VGA/PlaneLives_Block_T.bdf" "inst5" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_Block_T.bdf" { { 192 608 752 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/Lives_Y_Position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/Lives_Y_Position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368464997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 400 " "Parameter \"lpm_cvalue\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368464997 ""}  } { { "RTL/VGA/Lives_Y_Position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Lives_Y_Position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368464997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_pg8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_pg8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_pg8 " "Found entity 1: lpm_constant_pg8" {  } { { "db/lpm_constant_pg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368465011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368465011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_pg8 PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag " "Elaborating entity \"lpm_constant_pg8\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_pg8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_pg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"PlaneLives_Block_T:inst23\|Lives_Y_position:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_pg8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00110010000 " "Parameter \"CVALUE\" = \"00110010000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465029 ""}  } { { "db/lpm_constant_pg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_pg8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368465029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlaneLives_controller PlaneLives_Block_T:inst23\|PlaneLives_controller:inst " "Elaborating entity \"PlaneLives_controller\" for hierarchy \"PlaneLives_Block_T:inst23\|PlaneLives_controller:inst\"" {  } { { "RTL/VGA/PlaneLives_Block_T.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_Block_T.bdf" { { 296 536 704 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlaneLives_controller.sv(67) " "Verilog HDL assignment warning at PlaneLives_controller.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/PlaneLives_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_controller.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368465029 "|TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|PlaneLives_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlaneLives_controller.sv(72) " "Verilog HDL assignment warning at PlaneLives_controller.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/PlaneLives_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/PlaneLives_controller.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368465029 "|TOP_VGA_DEMO_KBD|PlaneLives_Block_T:inst23|PlaneLives_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EndGame_Block_T EndGame_Block_T:inst20 " "Elaborating entity \"EndGame_Block_T\" for hierarchy \"EndGame_Block_T:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst20" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -400 -728 -480 -144 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WinBitMap EndGame_Block_T:inst20\|WinBitMap:inst11 " "Elaborating entity \"WinBitMap\" for hierarchy \"EndGame_Block_T:inst20\|WinBitMap:inst11\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst11" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 520 1272 1496 664 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465056 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368465153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object EndGame_Block_T:inst20\|square_object:inst2 " "Elaborating entity \"square_object\" for hierarchy \"EndGame_Block_T:inst20\|square_object:inst2\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst2" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 552 720 944 696 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WinX_position EndGame_Block_T:inst20\|WinX_position:inst6 " "Elaborating entity \"WinX_position\" for hierarchy \"EndGame_Block_T:inst20\|WinX_position:inst6\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst6" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 632 120 264 712 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/WinX_position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/WinX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 284 " "Parameter \"lpm_cvalue\" = \"284\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465183 ""}  } { { "RTL/VGA/WinX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/WinX_position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368465183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_3i8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_3i8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_3i8 " "Found entity 1: lpm_constant_3i8" {  } { { "db/lpm_constant_3i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368465207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368465207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_3i8 EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag " "Elaborating entity \"lpm_constant_3i8\" for hierarchy \"EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_3i8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_3i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"EndGame_Block_T:inst20\|WinX_position:inst6\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3i8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00100011100 " "Parameter \"CVALUE\" = \"00100011100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465219 ""}  } { { "db/lpm_constant_3i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_3i8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368465219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameOverY_position EndGame_Block_T:inst20\|GameOverY_position:inst4 " "Elaborating entity \"GameOverY_position\" for hierarchy \"EndGame_Block_T:inst20\|GameOverY_position:inst4\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst4" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 528 120 264 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/GameOverY_position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/GameOverY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 200 " "Parameter \"lpm_cvalue\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465231 ""}  } { { "RTL/VGA/GameOverY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverY_position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368465231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_9i8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_9i8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_9i8 " "Found entity 1: lpm_constant_9i8" {  } { { "db/lpm_constant_9i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368465254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368465254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_9i8 EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag " "Elaborating entity \"lpm_constant_9i8\" for hierarchy \"EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_9i8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_9i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"EndGame_Block_T:inst20\|GameOverY_position:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_9i8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00011001000 " "Parameter \"CVALUE\" = \"00011001000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465262 ""}  } { { "db/lpm_constant_9i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_9i8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368465262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackScreenBitMap EndGame_Block_T:inst20\|BlackScreenBitMap:inst12 " "Elaborating entity \"BlackScreenBitMap\" for hierarchy \"EndGame_Block_T:inst20\|BlackScreenBitMap:inst12\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst12" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 256 1224 1488 464 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter EndGame_Block_T:inst20\|one_sec_counter:inst5 " "Elaborating entity \"one_sec_counter\" for hierarchy \"EndGame_Block_T:inst20\|one_sec_counter:inst5\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst5" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 800 112 272 912 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object EndGame_Block_T:inst20\|square_object:inst1 " "Elaborating entity \"square_object\" for hierarchy \"EndGame_Block_T:inst20\|square_object:inst1\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst1" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 304 728 952 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameOverBitMap EndGame_Block_T:inst20\|GameOverBitMap:inst9 " "Elaborating entity \"GameOverBitMap\" for hierarchy \"EndGame_Block_T:inst20\|GameOverBitMap:inst9\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst9" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { -8 1240 1464 136 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368465341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object EndGame_Block_T:inst20\|square_object:inst " "Elaborating entity \"square_object\" for hierarchy \"EndGame_Block_T:inst20\|square_object:inst\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 24 728 952 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameOverX_position EndGame_Block_T:inst20\|GameOverX_position:inst3 " "Elaborating entity \"GameOverX_position\" for hierarchy \"EndGame_Block_T:inst20\|GameOverX_position:inst3\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst3" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 432 120 264 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/GameOverX_position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/GameOverX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 300 " "Parameter \"lpm_cvalue\" = \"300\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465377 ""}  } { { "RTL/VGA/GameOverX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/GameOverX_position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368465377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4i8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4i8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4i8 " "Found entity 1: lpm_constant_4i8" {  } { { "db/lpm_constant_4i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368465387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368465387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4i8 EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag " "Elaborating entity \"lpm_constant_4i8\" for hierarchy \"EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_4i8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_4i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"EndGame_Block_T:inst20\|GameOverX_position:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4i8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00100101100 " "Parameter \"CVALUE\" = \"00100101100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368465400 ""}  } { { "db/lpm_constant_4i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_4i8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368465400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Win1BitMap EndGame_Block_T:inst20\|Win1BitMap:inst18 " "Elaborating entity \"Win1BitMap\" for hierarchy \"EndGame_Block_T:inst20\|Win1BitMap:inst18\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst18" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 768 1280 1504 912 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465408 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 win1Bitmap.sv(25) " "Verilog HDL Declaration warning at win1Bitmap.sv(25): vector has more than 2**16 bits" {  } { { "RTL/VGA/win1Bitmap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368465410 "|TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win1BitMap:inst18"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 win1Bitmap.sv(26) " "Verilog HDL Declaration warning at win1Bitmap.sv(26): vector has more than 2**16 bits" {  } { { "RTL/VGA/win1Bitmap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win1Bitmap.sv" 26 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368465500 "|TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win1BitMap:inst18"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368465803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object EndGame_Block_T:inst20\|square_object:inst10 " "Elaborating entity \"square_object\" for hierarchy \"EndGame_Block_T:inst20\|square_object:inst10\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst10" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 800 728 952 944 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Win2BitMap EndGame_Block_T:inst20\|Win2BitMap:inst17 " "Elaborating entity \"Win2BitMap\" for hierarchy \"EndGame_Block_T:inst20\|Win2BitMap:inst17\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst17" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 1024 1288 1512 1168 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368465830 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 win2BitMap.sv(25) " "Verilog HDL Declaration warning at win2BitMap.sv(25): vector has more than 2**16 bits" {  } { { "RTL/VGA/win2BitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368465841 "|TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win2BitMap:inst17"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 win2BitMap.sv(26) " "Verilog HDL Declaration warning at win2BitMap.sv(26): vector has more than 2**16 bits" {  } { { "RTL/VGA/win2BitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/win2BitMap.sv" 26 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368465921 "|TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|Win2BitMap:inst17"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368466676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object EndGame_Block_T:inst20\|square_object:inst15 " "Elaborating entity \"square_object\" for hierarchy \"EndGame_Block_T:inst20\|square_object:inst15\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst15" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 1056 728 952 1200 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368466709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preGameBitMap EndGame_Block_T:inst20\|preGameBitMap:inst20 " "Elaborating entity \"preGameBitMap\" for hierarchy \"EndGame_Block_T:inst20\|preGameBitMap:inst20\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst20" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 1288 1296 1520 1432 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368466723 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 preGameBitMap.sv(24) " "Verilog HDL Declaration warning at preGameBitMap.sv(24): vector has more than 2**16 bits" {  } { { "RTL/VGA/preGameBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv" 24 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368466723 "|TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 preGameBitMap.sv(25) " "Verilog HDL Declaration warning at preGameBitMap.sv(25): vector has more than 2**16 bits" {  } { { "RTL/VGA/preGameBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/preGameBitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737368466803 "|TOP_VGA_DEMO_KBD|EndGame_Block_T:inst20|preGameBitMap:inst20"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368468840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object EndGame_Block_T:inst20\|square_object:inst19 " "Elaborating entity \"square_object\" for hierarchy \"EndGame_Block_T:inst20\|square_object:inst19\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst19" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 1320 736 960 1464 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368468895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preGameX_position EndGame_Block_T:inst20\|preGameX_position:inst21 " "Elaborating entity \"preGameX_position\" for hierarchy \"EndGame_Block_T:inst20\|preGameX_position:inst21\"" {  } { { "RTL/VGA/EndGame_Block_T.bdf" "inst21" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/EndGame_Block_T.bdf" { { 1384 416 560 1464 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368468904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "livesHeartBitMap livesHeartBitMap:inst21 " "Elaborating entity \"livesHeartBitMap\" for hierarchy \"livesHeartBitMap:inst21\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst21" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -568 112 336 -424 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368468918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_colors livesHeartBitMap.sv(120) " "Verilog HDL or VHDL warning at livesHeartBitMap.sv(120): object \"hit_colors\" assigned a value but never read" {  } { { "RTL/VGA/livesHeartBitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/livesHeartBitMap.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737368468934 "|TOP_VGA_DEMO_KBD|livesHeartBitMap:inst21"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368469067 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368469067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst1 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst1" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -536 -176 48 -392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heart_X_position Heart_X_position:inst27 " "Elaborating entity \"Heart_X_position\" for hierarchy \"Heart_X_position:inst27\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst27" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -360 80 224 -280 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/heartX_position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/heartX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 30 " "Parameter \"lpm_cvalue\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469104 ""}  } { { "RTL/VGA/heartX_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartX_position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368469104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_5i8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_5i8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_5i8 " "Found entity 1: lpm_constant_5i8" {  } { { "db/lpm_constant_5i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368469106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368469106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_5i8 Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag " "Elaborating entity \"lpm_constant_5i8\" for hierarchy \"Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_5i8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_5i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Heart_X_position:inst27\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5i8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000011110 " "Parameter \"CVALUE\" = \"00000011110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469121 ""}  } { { "db/lpm_constant_5i8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_5i8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368469121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_Y_position heart_Y_position:inst29 " "Elaborating entity \"heart_Y_position\" for hierarchy \"heart_Y_position:inst29\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst29" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -360 -216 -72 -280 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/heartY_position.sv" "LPM_CONSTANT_component" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/VGA/heartY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 385 " "Parameter \"lpm_cvalue\" = \"385\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469151 ""}  } { { "RTL/VGA/heartY_position.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/heartY_position.sv" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368469151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_rg8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_rg8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_rg8 " "Found entity 1: lpm_constant_rg8" {  } { { "db/lpm_constant_rg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368469153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368469153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_rg8 heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag " "Elaborating entity \"lpm_constant_rg8\" for hierarchy \"heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rg8.tdf" "mgl_prim1" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"heart_Y_position:inst29\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rg8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00110000001 " "Parameter \"CVALUE\" = \"00110000001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469169 ""}  } { { "db/lpm_constant_rg8.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_constant_rg8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368469169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_Block_T Score_Block_T:inst26 " "Elaborating entity \"Score_Block_T\" for hierarchy \"Score_Block_T:inst26\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst26" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 216 -824 -584 408 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap Score_Block_T:inst26\|NumbersBitMap:inst2 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"Score_Block_T:inst26\|NumbersBitMap:inst2\"" {  } { { "RTL/VGA/Score_Block_T.bdf" "inst2" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Score_Block_T.bdf" { { 32 1384 1608 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469185 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368469249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_controller Score_Block_T:inst26\|score_controller:inst " "Elaborating entity \"score_controller\" for hierarchy \"Score_Block_T:inst26\|score_controller:inst\"" {  } { { "RTL/VGA/Score_Block_T.bdf" "inst" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Score_Block_T.bdf" { { 208 448 664 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_controller.sv(43) " "Verilog HDL assignment warning at score_controller.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469261 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_controller.sv(46) " "Verilog HDL assignment warning at score_controller.sv(46): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469261 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_controller.sv(48) " "Verilog HDL assignment warning at score_controller.sv(48): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469261 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_controller.sv(49) " "Verilog HDL assignment warning at score_controller.sv(49): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469261 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_controller.sv(51) " "Verilog HDL assignment warning at score_controller.sv(51): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469261 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 score_controller.sv(52) " "Verilog HDL assignment warning at score_controller.sv(52): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469261 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(84) " "Verilog HDL assignment warning at score_controller.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469263 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(86) " "Verilog HDL assignment warning at score_controller.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469263 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(92) " "Verilog HDL assignment warning at score_controller.sv(92): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469263 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_controller.sv(96) " "Verilog HDL assignment warning at score_controller.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/score_controller.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_controller.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469263 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_bitmap Score_Block_T:inst26\|score_bitmap:inst5 " "Elaborating entity \"score_bitmap\" for hierarchy \"Score_Block_T:inst26\|score_bitmap:inst5\"" {  } { { "RTL/VGA/Score_Block_T.bdf" "inst5" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Score_Block_T.bdf" { { 880 1392 1616 1024 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16408 16384 score_bitMap.sv(35) " "Verilog HDL assignment warning at score_bitMap.sv(35): truncated value with size 16408 to match size of target (16384)" {  } { { "RTL/VGA/score_bitMap.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/score_bitMap.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737368469281 "|TOP_VGA_DEMO_KBD|Score_Block_T:inst26|score_bitmap:inst5"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737368469297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Score_Block_T:inst26\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"Score_Block_T:inst26\|square_object:inst11\"" {  } { { "RTL/VGA/Score_Block_T.bdf" "inst11" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/Score_Block_T.bdf" { { 912 920 1144 1056 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:inst5 " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst5" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:inst5 " "Instantiated megafunction \"lpm_rom:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/tatooine-backgrounBitMap.mif " "Parameter \"LPM_FILE\" = \"RTL/tatooine-backgrounBitMap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368469344 ""}  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368469344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 704 -192 152 816 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br81 " "Found entity 1: altsyncram_br81" {  } { { "db/altsyncram_br81.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_br81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368469685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368469685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_br81 lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_br81:auto_generated " "Elaborating entity \"altsyncram_br81\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_br81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368469685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368471012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368471012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_br81:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_br81:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_br81.tdf" "rden_decode" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_br81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368471012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368471069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368471069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_br81:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_br81:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_br81.tdf" "mux2" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_br81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368471071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh84 " "Found entity 1: altsyncram_gh84" {  } { { "db/altsyncram_gh84.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/altsyncram_gh84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8i " "Found entity 1: cntr_r8i" {  } { { "db/cntr_r8i.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_r8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368473884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368473884 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368473979 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737368474117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.20.07:21:17 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2025.01.20.07:21:17 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368477726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368480981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368481275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368484866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368484961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368485072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368485204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368485214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368485214 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737368485942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368486126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368486126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368486285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368486285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368486298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368486298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368486349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368486349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368486443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368486443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368486443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368486523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368486523 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1737368487842 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1737368493427 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1737368493427 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1737368501378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1737368501378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1737368501378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1737368501378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1737368501378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1737368501378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/technion/lab1a/quartuslite/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1737368501378 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1737368501378 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bird_Block_T:inst11\|bird_traces:inst16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bird_Block_T:inst11\|bird_traces:inst16\|Mod0\"" {  } { { "RTL/VGA/bird_traces.sv" "Mod0" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368516964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bird_Block_T:inst11\|bird_traces:inst17\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bird_Block_T:inst11\|bird_traces:inst17\|Mod0\"" {  } { { "RTL/VGA/bird_traces.sv" "Mod0" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368516964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bird_Block_T:inst11\|Bird_move:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bird_Block_T:inst11\|Bird_move:inst4\|Div0\"" {  } { { "RTL/VGA/bird_move.sv" "Div0" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368516964 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bird_Block_T:inst11\|Bird_move:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bird_Block_T:inst11\|Bird_move:inst\|Div0\"" {  } { { "RTL/VGA/bird_move.sv" "Div0" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368516964 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737368516964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bird_Block_T:inst11\|bird_traces:inst16\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bird_Block_T:inst11\|bird_traces:inst16\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368517045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bird_Block_T:inst11\|bird_traces:inst16\|lpm_divide:Mod0 " "Instantiated megafunction \"Bird_Block_T:inst11\|bird_traces:inst16\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517045 ""}  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368517045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bird_Block_T:inst11\|Bird_move:inst4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bird_Block_T:inst11\|Bird_move:inst4\|lpm_divide:Div0\"" {  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368517156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bird_Block_T:inst11\|Bird_move:inst4\|lpm_divide:Div0 " "Instantiated megafunction \"Bird_Block_T:inst11\|Bird_move:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737368517156 ""}  } { { "RTL/VGA/bird_move.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_move.sv" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737368517156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9po " "Found entity 1: lpm_divide_9po" {  } { { "db/lpm_divide_9po.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_divide_9po.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/abs_divider_ibg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_in9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_in9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_in9 " "Found entity 1: lpm_abs_in9" {  } { { "db/lpm_abs_in9.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_in9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737368517304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368517304 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737368517507 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[6\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[6\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1737368523544 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1737368523544 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[3\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[3\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 3 1737368524051 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 3 1737368524051 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1737368524051 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1737368524051 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1737368524051 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[5\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[5\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1737368524310 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1737368524310 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1737368524433 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1737368524433 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1737368524433 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[1\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[2\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[3\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[4\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[5\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[6\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[7\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[7][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[8\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[8][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[9\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryX[9][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[15\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[14\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[13\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[12\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[11\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[10\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[9\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[8\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[7\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[1\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[2\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[3\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[4\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[5\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[6\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[7\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[7][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[8\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[8][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[6\] Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[9\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst16\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst16|positionHistoryY[9][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[1\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[2\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[3\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[4\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[5\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[6\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[7\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[7][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[8\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[8][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[9\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryX\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryX[9][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[15\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[15\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[15\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[15\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[15\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[14\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[14\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[14\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[14\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[14\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[13\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[13\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[13\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[13\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[13\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[12\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[12\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[12\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[12\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[12\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[11\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[11\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[11\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[11\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[11\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[10\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[10\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[10\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[10\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[10\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[9\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[9\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[9\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[9\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[9\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[8\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[8\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[8\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[8\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[8\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[7\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[7\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[7\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[7\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[7\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[1\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[2\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[3\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[4\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[5\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[6\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[7\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[7][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[8\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[8][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[6\] Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[6\]~synth Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth " "Register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[6\]\" is converted into an equivalent circuit using register \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[9\]\[6\]~synth\" and latch \"Bird_Block_T:inst11\|bird_traces:inst17\|positionHistoryY\[0\]\[6\]~synth\"" {  } { { "RTL/VGA/bird_traces.sv" "" { Text "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/bird_traces.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1737368523494 "|TOP_VGA_DEMO_KBD|Bird_Block_T:inst11|bird_traces:inst17|positionHistoryY[9][6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 2 1737368523494 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368530441 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368530441 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 944 -72 104 960 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368530441 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737368530441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "redLight GND " "Pin \"redLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1192 640 816 1208 "redLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737368530441 "|TOP_VGA_DEMO_KBD|redLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellowLight GND " "Pin \"yellowLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1208 640 816 1224 "yellowLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737368530441 "|TOP_VGA_DEMO_KBD|yellowLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenLight GND " "Pin \"greenLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1224 640 816 1240 "greenLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737368530441 "|TOP_VGA_DEMO_KBD|greenLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 504 1192 1368 520 "OVGA\[28..0\]" "" } { 448 1104 1200 465 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737368530441 "|TOP_VGA_DEMO_KBD|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737368530441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368531184 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737368542143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368542823 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 53 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1737368544367 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "26 " "Attempting to remove 26 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50 " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368544399 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1737368544399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 1 0 0 " "Adding 17 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737368544622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737368544622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Technion/lab1a/finalProject/VGA_ALEN_TOMER_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 960 -640 -464 976 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737368545979 "|TOP_VGA_DEMO_KBD|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737368545979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17244 " "Implemented 17244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737368546035 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737368546035 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737368546035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16871 " "Implemented 16871 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737368546035 ""} { "Info" "ICUT_CUT_TM_RAMS" "314 " "Implemented 314 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737368546035 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737368546035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737368546035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 659 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 659 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5283 " "Peak virtual memory: 5283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737368546125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 14:22:26 2025 " "Processing ended: Mon Jan 20 14:22:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737368546125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737368546125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:12 " "Total CPU time (on all processors): 00:03:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737368546125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737368546125 ""}
