{"vcs1":{"timestamp_begin":1683090218.505957955, "rt":0.44, "ut":0.19, "st":0.11}}
{"vcselab":{"timestamp_begin":1683090219.016456799, "rt":0.43, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1683090219.505826185, "rt":0.22, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683090218.197660157}
{"VCS_COMP_START_TIME": 1683090218.197660157}
{"VCS_COMP_END_TIME": 1683090219.797642678}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338668}}
{"stitch_vcselab": {"peak_mem": 222588}}
