/*******************************************************************************
 * Header file for register addresses and fields
 *
 * This file was AUTO-GENERATED by this script:
 *       create_reg_c_header.py   (r2025-06-03)
 * ... from this input file:
 *       smc_cpu.rdl
 * ... using this as the target address space:
 *       smc_cpu
 *
 * This file should not be modified by hand.
 *
 ******************************************************************************/

/*
 * Copyright (c) 2026 Tenstorrent AI ULC
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef SMC_CPU_REG_H
#define SMC_CPU_REG_H



//==============================================================================
// Addresses for Address Map: smc_cpu
//==============================================================================


#define SMC_CPU_REG_MAP_BASE_ADDR  (0xC0000000)
#define SMC_CPU_REG_MAP_SIZE       (0x08013030)



//==============================================================================
// Addresses for Address Map: smc_cluster_core0_wdt
//==============================================================================


#define SMC_CLUSTER_CORE0_WDT_REG_MAP_BASE_ADDR  (0xC0000000)
#define SMC_CLUSTER_CORE0_WDT_REG_MAP_SIZE       (0x00000024)

#define SMC_CLUSTER_CORE0_WDT_CTRL_REG_OFFSET                                             (0x00000000)
#define SMC_CLUSTER_CORE0_WDT_CTRL_REG_ADDR                                               (0xC0000000)
#define SMC_CLUSTER_CORE0_WDT_COUNT_REG_OFFSET                                            (0x00000008)
#define SMC_CLUSTER_CORE0_WDT_COUNT_REG_ADDR                                              (0xC0000008)
#define SMC_CLUSTER_CORE0_WDT_SCALED_COUNT_REG_OFFSET                                     (0x00000010)
#define SMC_CLUSTER_CORE0_WDT_SCALED_COUNT_REG_ADDR                                       (0xC0000010)
#define SMC_CLUSTER_CORE0_WDT_FEED_REG_OFFSET                                             (0x00000018)
#define SMC_CLUSTER_CORE0_WDT_FEED_REG_ADDR                                               (0xC0000018)
#define SMC_CLUSTER_CORE0_WDT_KEY_REG_OFFSET                                              (0x0000001C)
#define SMC_CLUSTER_CORE0_WDT_KEY_REG_ADDR                                                (0xC000001C)
#define SMC_CLUSTER_CORE0_WDT_CMP_REG_OFFSET                                              (0x00000020)
#define SMC_CLUSTER_CORE0_WDT_CMP_REG_ADDR                                                (0xC0000020)


//==============================================================================
// Addresses for Address Map: smc_cluster_core1_wdt
//==============================================================================


#define SMC_CLUSTER_CORE1_WDT_REG_MAP_BASE_ADDR  (0xC0000400)
#define SMC_CLUSTER_CORE1_WDT_REG_MAP_SIZE       (0x00000024)

#define SMC_CLUSTER_CORE1_WDT_CTRL_REG_OFFSET                                             (0x00000000)
#define SMC_CLUSTER_CORE1_WDT_CTRL_REG_ADDR                                               (0xC0000400)
#define SMC_CLUSTER_CORE1_WDT_COUNT_REG_OFFSET                                            (0x00000008)
#define SMC_CLUSTER_CORE1_WDT_COUNT_REG_ADDR                                              (0xC0000408)
#define SMC_CLUSTER_CORE1_WDT_SCALED_COUNT_REG_OFFSET                                     (0x00000010)
#define SMC_CLUSTER_CORE1_WDT_SCALED_COUNT_REG_ADDR                                       (0xC0000410)
#define SMC_CLUSTER_CORE1_WDT_FEED_REG_OFFSET                                             (0x00000018)
#define SMC_CLUSTER_CORE1_WDT_FEED_REG_ADDR                                               (0xC0000418)
#define SMC_CLUSTER_CORE1_WDT_KEY_REG_OFFSET                                              (0x0000001C)
#define SMC_CLUSTER_CORE1_WDT_KEY_REG_ADDR                                                (0xC000041C)
#define SMC_CLUSTER_CORE1_WDT_CMP_REG_OFFSET                                              (0x00000020)
#define SMC_CLUSTER_CORE1_WDT_CMP_REG_ADDR                                                (0xC0000420)


//==============================================================================
// Addresses for Address Map: smc_cluster_core2_wdt
//==============================================================================


#define SMC_CLUSTER_CORE2_WDT_REG_MAP_BASE_ADDR  (0xC0000800)
#define SMC_CLUSTER_CORE2_WDT_REG_MAP_SIZE       (0x00000024)

#define SMC_CLUSTER_CORE2_WDT_CTRL_REG_OFFSET                                             (0x00000000)
#define SMC_CLUSTER_CORE2_WDT_CTRL_REG_ADDR                                               (0xC0000800)
#define SMC_CLUSTER_CORE2_WDT_COUNT_REG_OFFSET                                            (0x00000008)
#define SMC_CLUSTER_CORE2_WDT_COUNT_REG_ADDR                                              (0xC0000808)
#define SMC_CLUSTER_CORE2_WDT_SCALED_COUNT_REG_OFFSET                                     (0x00000010)
#define SMC_CLUSTER_CORE2_WDT_SCALED_COUNT_REG_ADDR                                       (0xC0000810)
#define SMC_CLUSTER_CORE2_WDT_FEED_REG_OFFSET                                             (0x00000018)
#define SMC_CLUSTER_CORE2_WDT_FEED_REG_ADDR                                               (0xC0000818)
#define SMC_CLUSTER_CORE2_WDT_KEY_REG_OFFSET                                              (0x0000001C)
#define SMC_CLUSTER_CORE2_WDT_KEY_REG_ADDR                                                (0xC000081C)
#define SMC_CLUSTER_CORE2_WDT_CMP_REG_OFFSET                                              (0x00000020)
#define SMC_CLUSTER_CORE2_WDT_CMP_REG_ADDR                                                (0xC0000820)


//==============================================================================
// Addresses for Address Map: smc_cluster_core3_wdt
//==============================================================================


#define SMC_CLUSTER_CORE3_WDT_REG_MAP_BASE_ADDR  (0xC0000C00)
#define SMC_CLUSTER_CORE3_WDT_REG_MAP_SIZE       (0x00000024)

#define SMC_CLUSTER_CORE3_WDT_CTRL_REG_OFFSET                                             (0x00000000)
#define SMC_CLUSTER_CORE3_WDT_CTRL_REG_ADDR                                               (0xC0000C00)
#define SMC_CLUSTER_CORE3_WDT_COUNT_REG_OFFSET                                            (0x00000008)
#define SMC_CLUSTER_CORE3_WDT_COUNT_REG_ADDR                                              (0xC0000C08)
#define SMC_CLUSTER_CORE3_WDT_SCALED_COUNT_REG_OFFSET                                     (0x00000010)
#define SMC_CLUSTER_CORE3_WDT_SCALED_COUNT_REG_ADDR                                       (0xC0000C10)
#define SMC_CLUSTER_CORE3_WDT_FEED_REG_OFFSET                                             (0x00000018)
#define SMC_CLUSTER_CORE3_WDT_FEED_REG_ADDR                                               (0xC0000C18)
#define SMC_CLUSTER_CORE3_WDT_KEY_REG_OFFSET                                              (0x0000001C)
#define SMC_CLUSTER_CORE3_WDT_KEY_REG_ADDR                                                (0xC0000C1C)
#define SMC_CLUSTER_CORE3_WDT_CMP_REG_OFFSET                                              (0x00000020)
#define SMC_CLUSTER_CORE3_WDT_CMP_REG_ADDR                                                (0xC0000C20)


//==============================================================================
// Addresses for Address Map: debug_unit
//==============================================================================


#define DEBUG_UNIT_REG_MAP_BASE_ADDR  (0xC0001000)
#define DEBUG_UNIT_REG_MAP_SIZE       (0x00000104)

#define DEBUG_UNIT_ABSTRACTDATA_0__REG_OFFSET                                             (0x00000010)
#define DEBUG_UNIT_ABSTRACTDATA_0__REG_ADDR                                               (0xC0001010)
#define DEBUG_UNIT_ABSTRACTDATA_1__REG_OFFSET                                             (0x00000014)
#define DEBUG_UNIT_ABSTRACTDATA_1__REG_ADDR                                               (0xC0001014)
#define DEBUG_UNIT_ABSTRACTDATA_2__REG_OFFSET                                             (0x00000018)
#define DEBUG_UNIT_ABSTRACTDATA_2__REG_ADDR                                               (0xC0001018)
#define DEBUG_UNIT_ABSTRACTDATA_3__REG_OFFSET                                             (0x0000001C)
#define DEBUG_UNIT_ABSTRACTDATA_3__REG_ADDR                                               (0xC000101C)
#define DEBUG_UNIT_ABSTRACTDATA_4__REG_OFFSET                                             (0x00000020)
#define DEBUG_UNIT_ABSTRACTDATA_4__REG_ADDR                                               (0xC0001020)
#define DEBUG_UNIT_ABSTRACTDATA_5__REG_OFFSET                                             (0x00000024)
#define DEBUG_UNIT_ABSTRACTDATA_5__REG_ADDR                                               (0xC0001024)
#define DEBUG_UNIT_ABSTRACTDATA_6__REG_OFFSET                                             (0x00000028)
#define DEBUG_UNIT_ABSTRACTDATA_6__REG_ADDR                                               (0xC0001028)
#define DEBUG_UNIT_ABSTRACTDATA_7__REG_OFFSET                                             (0x0000002C)
#define DEBUG_UNIT_ABSTRACTDATA_7__REG_ADDR                                               (0xC000102C)
#define DEBUG_UNIT_ABSTRACTDATA_8__REG_OFFSET                                             (0x00000030)
#define DEBUG_UNIT_ABSTRACTDATA_8__REG_ADDR                                               (0xC0001030)
#define DEBUG_UNIT_ABSTRACTDATA_9__REG_OFFSET                                             (0x00000034)
#define DEBUG_UNIT_ABSTRACTDATA_9__REG_ADDR                                               (0xC0001034)
#define DEBUG_UNIT_ABSTRACTDATA_10__REG_OFFSET                                            (0x00000038)
#define DEBUG_UNIT_ABSTRACTDATA_10__REG_ADDR                                              (0xC0001038)
#define DEBUG_UNIT_ABSTRACTDATA_11__REG_OFFSET                                            (0x0000003C)
#define DEBUG_UNIT_ABSTRACTDATA_11__REG_ADDR                                              (0xC000103C)
#define DEBUG_UNIT_DMCONTROL_REG_OFFSET                                                   (0x00000040)
#define DEBUG_UNIT_DMCONTROL_REG_ADDR                                                     (0xC0001040)
#define DEBUG_UNIT_DMSTATUS_REG_OFFSET                                                    (0x00000044)
#define DEBUG_UNIT_DMSTATUS_REG_ADDR                                                      (0xC0001044)
#define DEBUG_UNIT_HARTINFO_REG_OFFSET                                                    (0x00000048)
#define DEBUG_UNIT_HARTINFO_REG_ADDR                                                      (0xC0001048)
#define DEBUG_UNIT_HALTSUM1_REG_OFFSET                                                    (0x0000004C)
#define DEBUG_UNIT_HALTSUM1_REG_ADDR                                                      (0xC000104C)
#define DEBUG_UNIT_HAWINDOWSEL_REG_OFFSET                                                 (0x00000050)
#define DEBUG_UNIT_HAWINDOWSEL_REG_ADDR                                                   (0xC0001050)
#define DEBUG_UNIT_HAWINDOW_REG_OFFSET                                                    (0x00000054)
#define DEBUG_UNIT_HAWINDOW_REG_ADDR                                                      (0xC0001054)
#define DEBUG_UNIT_ABSTRACTCS_REG_OFFSET                                                  (0x00000058)
#define DEBUG_UNIT_ABSTRACTCS_REG_ADDR                                                    (0xC0001058)
#define DEBUG_UNIT_COMMAND_REG_OFFSET                                                     (0x0000005C)
#define DEBUG_UNIT_COMMAND_REG_ADDR                                                       (0xC000105C)
#define DEBUG_UNIT_ABSTRACTAUTO_REG_OFFSET                                                (0x00000060)
#define DEBUG_UNIT_ABSTRACTAUTO_REG_ADDR                                                  (0xC0001060)
#define DEBUG_UNIT_CONFSTRPTR_0__REG_OFFSET                                               (0x00000064)
#define DEBUG_UNIT_CONFSTRPTR_0__REG_ADDR                                                 (0xC0001064)
#define DEBUG_UNIT_CONFSTRPTR_1__REG_OFFSET                                               (0x00000068)
#define DEBUG_UNIT_CONFSTRPTR_1__REG_ADDR                                                 (0xC0001068)
#define DEBUG_UNIT_CONFSTRPTR_2__REG_OFFSET                                               (0x0000006C)
#define DEBUG_UNIT_CONFSTRPTR_2__REG_ADDR                                                 (0xC000106C)
#define DEBUG_UNIT_NEXTDM_REG_OFFSET                                                      (0x00000074)
#define DEBUG_UNIT_NEXTDM_REG_ADDR                                                        (0xC0001074)
#define DEBUG_UNIT_PROGBUF_0__REG_OFFSET                                                  (0x00000080)
#define DEBUG_UNIT_PROGBUF_0__REG_ADDR                                                    (0xC0001080)
#define DEBUG_UNIT_PROGBUF_1__REG_OFFSET                                                  (0x00000084)
#define DEBUG_UNIT_PROGBUF_1__REG_ADDR                                                    (0xC0001084)
#define DEBUG_UNIT_PROGBUF_2__REG_OFFSET                                                  (0x00000088)
#define DEBUG_UNIT_PROGBUF_2__REG_ADDR                                                    (0xC0001088)
#define DEBUG_UNIT_PROGBUF_3__REG_OFFSET                                                  (0x0000008C)
#define DEBUG_UNIT_PROGBUF_3__REG_ADDR                                                    (0xC000108C)
#define DEBUG_UNIT_PROGBUF_4__REG_OFFSET                                                  (0x00000090)
#define DEBUG_UNIT_PROGBUF_4__REG_ADDR                                                    (0xC0001090)
#define DEBUG_UNIT_PROGBUF_5__REG_OFFSET                                                  (0x00000094)
#define DEBUG_UNIT_PROGBUF_5__REG_ADDR                                                    (0xC0001094)
#define DEBUG_UNIT_PROGBUF_6__REG_OFFSET                                                  (0x00000098)
#define DEBUG_UNIT_PROGBUF_6__REG_ADDR                                                    (0xC0001098)
#define DEBUG_UNIT_PROGBUF_7__REG_OFFSET                                                  (0x0000009C)
#define DEBUG_UNIT_PROGBUF_7__REG_ADDR                                                    (0xC000109C)
#define DEBUG_UNIT_PROGBUF_8__REG_OFFSET                                                  (0x000000A0)
#define DEBUG_UNIT_PROGBUF_8__REG_ADDR                                                    (0xC00010A0)
#define DEBUG_UNIT_PROGBUF_9__REG_OFFSET                                                  (0x000000A4)
#define DEBUG_UNIT_PROGBUF_9__REG_ADDR                                                    (0xC00010A4)
#define DEBUG_UNIT_PROGBUF_10__REG_OFFSET                                                 (0x000000A8)
#define DEBUG_UNIT_PROGBUF_10__REG_ADDR                                                   (0xC00010A8)
#define DEBUG_UNIT_PROGBUF_11__REG_OFFSET                                                 (0x000000AC)
#define DEBUG_UNIT_PROGBUF_11__REG_ADDR                                                   (0xC00010AC)
#define DEBUG_UNIT_PROGBUF_12__REG_OFFSET                                                 (0x000000B0)
#define DEBUG_UNIT_PROGBUF_12__REG_ADDR                                                   (0xC00010B0)
#define DEBUG_UNIT_PROGBUF_13__REG_OFFSET                                                 (0x000000B4)
#define DEBUG_UNIT_PROGBUF_13__REG_ADDR                                                   (0xC00010B4)
#define DEBUG_UNIT_PROGBUF_14__REG_OFFSET                                                 (0x000000B8)
#define DEBUG_UNIT_PROGBUF_14__REG_ADDR                                                   (0xC00010B8)
#define DEBUG_UNIT_PROGBUF_15__REG_OFFSET                                                 (0x000000BC)
#define DEBUG_UNIT_PROGBUF_15__REG_ADDR                                                   (0xC00010BC)
#define DEBUG_UNIT_AUTHDATA_REG_OFFSET                                                    (0x000000C0)
#define DEBUG_UNIT_AUTHDATA_REG_ADDR                                                      (0xC00010C0)
#define DEBUG_UNIT_HALTSUM2_REG_OFFSET                                                    (0x000000D0)
#define DEBUG_UNIT_HALTSUM2_REG_ADDR                                                      (0xC00010D0)
#define DEBUG_UNIT_HALTSUM3_REG_OFFSET                                                    (0x000000D4)
#define DEBUG_UNIT_HALTSUM3_REG_ADDR                                                      (0xC00010D4)
#define DEBUG_UNIT_SBADDRESS3_REG_OFFSET                                                  (0x000000DC)
#define DEBUG_UNIT_SBADDRESS3_REG_ADDR                                                    (0xC00010DC)
#define DEBUG_UNIT_SBCS_REG_OFFSET                                                        (0x000000E0)
#define DEBUG_UNIT_SBCS_REG_ADDR                                                          (0xC00010E0)
#define DEBUG_UNIT_SBADDRESS0_REG_OFFSET                                                  (0x000000E4)
#define DEBUG_UNIT_SBADDRESS0_REG_ADDR                                                    (0xC00010E4)
#define DEBUG_UNIT_SBADDRESS1_REG_OFFSET                                                  (0x000000E8)
#define DEBUG_UNIT_SBADDRESS1_REG_ADDR                                                    (0xC00010E8)
#define DEBUG_UNIT_SBADDRESS2_REG_OFFSET                                                  (0x000000EC)
#define DEBUG_UNIT_SBADDRESS2_REG_ADDR                                                    (0xC00010EC)
#define DEBUG_UNIT_SBDATA0_REG_OFFSET                                                     (0x000000F0)
#define DEBUG_UNIT_SBDATA0_REG_ADDR                                                       (0xC00010F0)
#define DEBUG_UNIT_SBDATA1_REG_OFFSET                                                     (0x000000F4)
#define DEBUG_UNIT_SBDATA1_REG_ADDR                                                       (0xC00010F4)
#define DEBUG_UNIT_SBDATA2_REG_OFFSET                                                     (0x000000F8)
#define DEBUG_UNIT_SBDATA2_REG_ADDR                                                       (0xC00010F8)
#define DEBUG_UNIT_SBDATA3_REG_OFFSET                                                     (0x000000FC)
#define DEBUG_UNIT_SBDATA3_REG_ADDR                                                       (0xC00010FC)
#define DEBUG_UNIT_HALTSUM0_REG_OFFSET                                                    (0x00000100)
#define DEBUG_UNIT_HALTSUM0_REG_ADDR                                                      (0xC0001100)


//==============================================================================
// Addresses for Address Map: reset_unit
//==============================================================================


#define RESET_UNIT_REG_MAP_BASE_ADDR  (0xC0002000)
#define RESET_UNIT_REG_MAP_SIZE       (0x000000D4)

#define RESET_UNIT_VERSION_LO_REG_OFFSET                                                  (0x00000000)
#define RESET_UNIT_VERSION_LO_REG_ADDR                                                    (0xC0002000)
#define RESET_UNIT_VERSION_HI_REG_OFFSET                                                  (0x00000004)
#define RESET_UNIT_VERSION_HI_REG_ADDR                                                    (0xC0002004)
#define RESET_UNIT_CHIP_ID_REG_OFFSET                                                     (0x00000008)
#define RESET_UNIT_CHIP_ID_REG_ADDR                                                       (0xC0002008)
#define RESET_UNIT_LC_STATE_REG_OFFSET                                                    (0x0000000C)
#define RESET_UNIT_LC_STATE_REG_ADDR                                                      (0xC000200C)
#define RESET_UNIT_SS_CONFIG_REG_OFFSET                                                   (0x00000020)
#define RESET_UNIT_SS_CONFIG_REG_ADDR                                                     (0xC0002020)
#define RESET_UNIT_SS_CONFIG_LOCK_REG_OFFSET                                              (0x00000024)
#define RESET_UNIT_SS_CONFIG_LOCK_REG_ADDR                                                (0xC0002024)
#define RESET_UNIT_NDM_RESET_REG_OFFSET                                                   (0x00000030)
#define RESET_UNIT_NDM_RESET_REG_ADDR                                                     (0xC0002030)
#define RESET_UNIT_SS_COLD_RESET_N_REG_OFFSET                                             (0x00000040)
#define RESET_UNIT_SS_COLD_RESET_N_REG_ADDR                                               (0xC0002040)
#define RESET_UNIT_SS_WARM_RESET_N_REG_OFFSET                                             (0x00000044)
#define RESET_UNIT_SS_WARM_RESET_N_REG_ADDR                                               (0xC0002044)
#define RESET_UNIT_SS_CONFIG_HOLD_REG_OFFSET                                              (0x00000048)
#define RESET_UNIT_SS_CONFIG_HOLD_REG_ADDR                                                (0xC0002048)
#define RESET_UNIT_SS_SRAM_HOLD_REG_OFFSET                                                (0x0000004C)
#define RESET_UNIT_SS_SRAM_HOLD_REG_ADDR                                                  (0xC000204C)
#define RESET_UNIT_SS_CRITICAL_HOLD_REG_OFFSET                                            (0x00000050)
#define RESET_UNIT_SS_CRITICAL_HOLD_REG_ADDR                                              (0xC0002050)
#define RESET_UNIT_SS_DEBUG_HOLD_REG_OFFSET                                               (0x00000054)
#define RESET_UNIT_SS_DEBUG_HOLD_REG_ADDR                                                 (0xC0002054)
#define RESET_UNIT_SS_RESET_COMPLETE_REG_OFFSET                                           (0x00000060)
#define RESET_UNIT_SS_RESET_COMPLETE_REG_ADDR                                             (0xC0002060)
#define RESET_UNIT_SS_COLD_RESET_LOCK_REG_OFFSET                                          (0x00000070)
#define RESET_UNIT_SS_COLD_RESET_LOCK_REG_ADDR                                            (0xC0002070)
#define RESET_UNIT_SS_FORCE_TO_REF_CLK_REG_OFFSET                                         (0x00000080)
#define RESET_UNIT_SS_FORCE_TO_REF_CLK_REG_ADDR                                           (0xC0002080)
#define RESET_UNIT_STRAPS_LO_REG_OFFSET                                                   (0x00000090)
#define RESET_UNIT_STRAPS_LO_REG_ADDR                                                     (0xC0002090)
#define RESET_UNIT_STRAPS_HI_REG_OFFSET                                                   (0x00000094)
#define RESET_UNIT_STRAPS_HI_REG_ADDR                                                     (0xC0002094)
#define RESET_UNIT_PERIPHERAL_RESETS_REG_OFFSET                                           (0x000000A0)
#define RESET_UNIT_PERIPHERAL_RESETS_REG_ADDR                                             (0xC00020A0)
#define RESET_UNIT_RAS_BANK_INFO_REG_OFFSET                                               (0x000000A4)
#define RESET_UNIT_RAS_BANK_INFO_REG_ADDR                                                 (0xC00020A4)
#define RESET_UNIT_SYNC_REG_REG_OFFSET                                                    (0x000000A8)
#define RESET_UNIT_SYNC_REG_REG_ADDR                                                      (0xC00020A8)
#define RESET_UNIT_ISOLATE_REQ_REG_REG_OFFSET                                             (0x000000B0)
#define RESET_UNIT_ISOLATE_REQ_REG_REG_ADDR                                               (0xC00020B0)
#define RESET_UNIT_ISOLATE_REQ_PINEN_REG_REG_OFFSET                                       (0x000000B4)
#define RESET_UNIT_ISOLATE_REQ_PINEN_REG_REG_ADDR                                         (0xC00020B4)
#define RESET_UNIT_ISOLATE_REQ_SMC_REG_REG_OFFSET                                         (0x000000B8)
#define RESET_UNIT_ISOLATE_REQ_SMC_REG_REG_ADDR                                           (0xC00020B8)
#define RESET_UNIT_ISOLATE_REQ_SMCEN_REG_REG_OFFSET                                       (0x000000BC)
#define RESET_UNIT_ISOLATE_REQ_SMCEN_REG_REG_ADDR                                         (0xC00020BC)
#define RESET_UNIT_ISOLATE_REQ_VIS_REG_OFFSET                                             (0x000000C0)
#define RESET_UNIT_ISOLATE_REQ_VIS_REG_ADDR                                               (0xC00020C0)
#define RESET_UNIT_ISOLATE_REQ_FLR_COUNTER_VALUE_REG_OFFSET                               (0x000000C4)
#define RESET_UNIT_ISOLATE_REQ_FLR_COUNTER_VALUE_REG_ADDR                                 (0xC00020C4)
#define RESET_UNIT_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_REG_OFFSET                         (0x000000C8)
#define RESET_UNIT_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_REG_ADDR                           (0xC00020C8)
#define RESET_UNIT_D2D_FORCE_STALL_REG_OFFSET                                             (0x000000D0)
#define RESET_UNIT_D2D_FORCE_STALL_REG_ADDR                                               (0xC00020D0)


//==============================================================================
// Addresses for Address Map: smc_wrap_scratch_cold
//==============================================================================


#define SMC_WRAP_SCRATCH_COLD_REG_MAP_BASE_ADDR  (0xC0002800)
#define SMC_WRAP_SCRATCH_COLD_REG_MAP_SIZE       (0x00000020)

#define SMC_WRAP_SCRATCH_COLD_SCRATCH_0__REG_OFFSET                                       (0x00000000)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_0__REG_ADDR                                         (0xC0002800)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_1__REG_OFFSET                                       (0x00000004)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_1__REG_ADDR                                         (0xC0002804)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_2__REG_OFFSET                                       (0x00000008)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_2__REG_ADDR                                         (0xC0002808)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_3__REG_OFFSET                                       (0x0000000C)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_3__REG_ADDR                                         (0xC000280C)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_4__REG_OFFSET                                       (0x00000010)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_4__REG_ADDR                                         (0xC0002810)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_5__REG_OFFSET                                       (0x00000014)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_5__REG_ADDR                                         (0xC0002814)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_6__REG_OFFSET                                       (0x00000018)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_6__REG_ADDR                                         (0xC0002818)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_7__REG_OFFSET                                       (0x0000001C)
#define SMC_WRAP_SCRATCH_COLD_SCRATCH_7__REG_ADDR                                         (0xC000281C)


//==============================================================================
// Addresses for Address Map: smc_wrap_scratch_cold_wdt
//==============================================================================


#define SMC_WRAP_SCRATCH_COLD_WDT_REG_MAP_BASE_ADDR  (0xC0002C00)
#define SMC_WRAP_SCRATCH_COLD_WDT_REG_MAP_SIZE       (0x00000020)

#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_0__REG_OFFSET                                   (0x00000000)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_0__REG_ADDR                                     (0xC0002C00)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_1__REG_OFFSET                                   (0x00000004)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_1__REG_ADDR                                     (0xC0002C04)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_2__REG_OFFSET                                   (0x00000008)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_2__REG_ADDR                                     (0xC0002C08)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_3__REG_OFFSET                                   (0x0000000C)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_3__REG_ADDR                                     (0xC0002C0C)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_4__REG_OFFSET                                   (0x00000010)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_4__REG_ADDR                                     (0xC0002C10)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_5__REG_OFFSET                                   (0x00000014)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_5__REG_ADDR                                     (0xC0002C14)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_6__REG_OFFSET                                   (0x00000018)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_6__REG_ADDR                                     (0xC0002C18)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_7__REG_OFFSET                                   (0x0000001C)
#define SMC_WRAP_SCRATCH_COLD_WDT_SCRATCH_7__REG_ADDR                                     (0xC0002C1C)


//==============================================================================
// Addresses for Address Map: smc_wrap_pll_cntl
//==============================================================================


#define SMC_WRAP_PLL_CNTL_REG_MAP_BASE_ADDR  (0xC0003000)
#define SMC_WRAP_PLL_CNTL_REG_MAP_SIZE       (0x00000EE2)



//==============================================================================
// Addresses for Address Map: smc_pll_cntl
//==============================================================================


#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_REG_MAP_BASE_ADDR  (0xC0003000)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_REG_MAP_SIZE       (0x00000088)

#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_0_STATUS_REG_OFFSET                            (0x00000000)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_0_STATUS_REG_ADDR                              (0xC0003000)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_1_STATUS_REG_OFFSET                            (0x00000004)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_1_STATUS_REG_ADDR                              (0xC0003004)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CTRL_REG_OFFSET                              (0x00000010)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CTRL_REG_ADDR                                (0xC0003010)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_STATUS_REG_OFFSET                            (0x00000014)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_STATUS_REG_ADDR                              (0xC0003014)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_CTRL_REG_OFFSET                              (0x00000018)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_CTRL_REG_ADDR                                (0xC0003018)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_STATUS_REG_OFFSET                            (0x0000001C)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_STATUS_REG_ADDR                              (0xC000301C)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AG_MUX_SELECT_REG_OFFSET                           (0x00000020)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AG_MUX_SELECT_REG_ADDR                             (0xC0003020)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_REG_OFFSET                       (0x00000024)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_REG_ADDR                         (0xC0003024)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_REG_OFFSET                      (0x00000030)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_REG_ADDR                        (0xC0003030)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_REG_OFFSET                    (0x00000034)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_REG_ADDR                      (0xC0003034)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_REG_OFFSET                 (0x00000038)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_REG_ADDR                   (0xC0003038)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_REG_OFFSET                 (0x0000003C)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_REG_ADDR                   (0xC000303C)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_0_CLOCK_0_COUNT_LO_REG_OFFSET                  (0x00000040)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_0_CLOCK_0_COUNT_LO_REG_ADDR                    (0xC0003040)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_0_CLOCK_0_COUNT_HI_REG_OFFSET                  (0x00000044)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_0_CLOCK_0_COUNT_HI_REG_ADDR                    (0xC0003044)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_1_CLOCK_0_COUNT_LO_REG_OFFSET                  (0x00000050)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_1_CLOCK_0_COUNT_LO_REG_ADDR                    (0xC0003050)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_1_CLOCK_0_COUNT_HI_REG_OFFSET                  (0x00000054)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_CGM_1_CLOCK_0_COUNT_HI_REG_ADDR                    (0xC0003054)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_0_COUNT_LO_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_0_COUNT_LO_REG_ADDR                    (0xC0003060)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_0_COUNT_HI_REG_OFFSET                  (0x00000064)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_0_COUNT_HI_REG_ADDR                    (0xC0003064)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_2_COUNT_LO_REG_OFFSET                  (0x00000070)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_2_COUNT_LO_REG_ADDR                    (0xC0003070)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_2_COUNT_HI_REG_OFFSET                  (0x00000074)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_0_CLOCK_2_COUNT_HI_REG_ADDR                    (0xC0003074)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_CLOCK_0_COUNT_LO_REG_OFFSET                  (0x00000080)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_CLOCK_0_COUNT_LO_REG_ADDR                    (0xC0003080)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_CLOCK_0_COUNT_HI_REG_OFFSET                  (0x00000084)
#define SMC_WRAP_PLL_CNTL_SMC_PLL_CNTL_AWM_1_CLOCK_0_COUNT_HI_REG_ADDR                    (0xC0003084)


//==============================================================================
// Addresses for Address Map: cgm_0
//==============================================================================


#define SMC_WRAP_PLL_CNTL_CGM_0_REG_MAP_BASE_ADDR  (0xC0003100)
#define SMC_WRAP_PLL_CNTL_CGM_0_REG_MAP_SIZE       (0x00000092)

#define SMC_WRAP_PLL_CNTL_CGM_0_ENABLES_REG_OFFSET                                        (0x00000000)
#define SMC_WRAP_PLL_CNTL_CGM_0_ENABLES_REG_ADDR                                          (0xC0003100)
#define SMC_WRAP_PLL_CNTL_CGM_0_FCW_INT_REG_OFFSET                                        (0x00000004)
#define SMC_WRAP_PLL_CNTL_CGM_0_FCW_INT_REG_ADDR                                          (0xC0003104)
#define SMC_WRAP_PLL_CNTL_CGM_0_FCW_FRAC_REG_OFFSET                                       (0x00000008)
#define SMC_WRAP_PLL_CNTL_CGM_0_FCW_FRAC_REG_ADDR                                         (0xC0003108)
#define SMC_WRAP_PLL_CNTL_CGM_0_PREDIV_REG_OFFSET                                         (0x0000000C)
#define SMC_WRAP_PLL_CNTL_CGM_0_PREDIV_REG_ADDR                                           (0xC000310C)
#define SMC_WRAP_PLL_CNTL_CGM_0_POSTDIV_ARRAY_0_REG_OFFSET                                (0x00000010)
#define SMC_WRAP_PLL_CNTL_CGM_0_POSTDIV_ARRAY_0_REG_ADDR                                  (0xC0003110)
#define SMC_WRAP_PLL_CNTL_CGM_0_POSTDIV_CONFIG_REG_OFFSET                                 (0x00000018)
#define SMC_WRAP_PLL_CNTL_CGM_0_POSTDIV_CONFIG_REG_ADDR                                   (0xC0003118)
#define SMC_WRAP_PLL_CNTL_CGM_0_LOCK_CONFIG_REG_OFFSET                                    (0x0000001C)
#define SMC_WRAP_PLL_CNTL_CGM_0_LOCK_CONFIG_REG_ADDR                                      (0xC000311C)
#define SMC_WRAP_PLL_CNTL_CGM_0_REG_UPDATE_REG_OFFSET                                     (0x00000020)
#define SMC_WRAP_PLL_CNTL_CGM_0_REG_UPDATE_REG_ADDR                                       (0xC0003120)
#define SMC_WRAP_PLL_CNTL_CGM_0_OPEN_LOOP_REG_OFFSET                                      (0x00000038)
#define SMC_WRAP_PLL_CNTL_CGM_0_OPEN_LOOP_REG_ADDR                                        (0xC0003138)
#define SMC_WRAP_PLL_CNTL_CGM_0_LOCK_MONITOR_REG_OFFSET                                   (0x0000003C)
#define SMC_WRAP_PLL_CNTL_CGM_0_LOCK_MONITOR_REG_ADDR                                     (0xC000313C)
#define SMC_WRAP_PLL_CNTL_CGM_0_SAMPLE_STROBE_REG_OFFSET                                  (0x00000040)
#define SMC_WRAP_PLL_CNTL_CGM_0_SAMPLE_STROBE_REG_ADDR                                    (0xC0003140)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM0_READ_REG_OFFSET                                       (0x00000044)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM0_READ_REG_ADDR                                         (0xC0003144)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM1_READ_REG_OFFSET                                       (0x00000048)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM1_READ_REG_ADDR                                         (0xC0003148)
#define SMC_WRAP_PLL_CNTL_CGM_0_CGM_STATUS_REG_OFFSET                                     (0x0000004C)
#define SMC_WRAP_PLL_CNTL_CGM_0_CGM_STATUS_REG_ADDR                                       (0xC000314C)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM2_READ_REG_OFFSET                                       (0x00000050)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM2_READ_REG_ADDR                                         (0xC0003150)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM3_READ_REG_OFFSET                                       (0x00000054)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM3_READ_REG_ADDR                                         (0xC0003154)
#define SMC_WRAP_PLL_CNTL_CGM_0_DCO_CODE_INST_READ_REG_OFFSET                             (0x00000058)
#define SMC_WRAP_PLL_CNTL_CGM_0_DCO_CODE_INST_READ_REG_ADDR                               (0xC0003158)
#define SMC_WRAP_PLL_CNTL_CGM_0_MONITOR_CONFIG_REG_OFFSET                                 (0x0000005C)
#define SMC_WRAP_PLL_CNTL_CGM_0_MONITOR_CONFIG_REG_ADDR                                   (0xC000315C)
#define SMC_WRAP_PLL_CNTL_CGM_0_FREQ_MONITOR_CONFIG_REG_OFFSET                            (0x00000060)
#define SMC_WRAP_PLL_CNTL_CGM_0_FREQ_MONITOR_CONFIG_REG_ADDR                              (0xC0003160)
#define SMC_WRAP_PLL_CNTL_CGM_0_FREQ_MONITOR_COUNT_REG_OFFSET                             (0x00000064)
#define SMC_WRAP_PLL_CNTL_CGM_0_FREQ_MONITOR_COUNT_REG_ADDR                               (0xC0003164)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM0_CONFIG_REG_OFFSET                                     (0x0000006C)
#define SMC_WRAP_PLL_CNTL_CGM_0_DM0_CONFIG_REG_ADDR                                       (0xC000316C)
#define SMC_WRAP_PLL_CNTL_CGM_0_FCW_INC_REG_OFFSET                                        (0x0000008C)
#define SMC_WRAP_PLL_CNTL_CGM_0_FCW_INC_REG_ADDR                                          (0xC000318C)
#define SMC_WRAP_PLL_CNTL_CGM_0_SSC_HALF_PERIOD_REG_OFFSET                                (0x00000090)
#define SMC_WRAP_PLL_CNTL_CGM_0_SSC_HALF_PERIOD_REG_ADDR                                  (0xC0003190)


//==============================================================================
// Addresses for Address Map: cgm_1
//==============================================================================


#define SMC_WRAP_PLL_CNTL_CGM_1_REG_MAP_BASE_ADDR  (0xC0003200)
#define SMC_WRAP_PLL_CNTL_CGM_1_REG_MAP_SIZE       (0x00000092)

#define SMC_WRAP_PLL_CNTL_CGM_1_ENABLES_REG_OFFSET                                        (0x00000000)
#define SMC_WRAP_PLL_CNTL_CGM_1_ENABLES_REG_ADDR                                          (0xC0003200)
#define SMC_WRAP_PLL_CNTL_CGM_1_FCW_INT_REG_OFFSET                                        (0x00000004)
#define SMC_WRAP_PLL_CNTL_CGM_1_FCW_INT_REG_ADDR                                          (0xC0003204)
#define SMC_WRAP_PLL_CNTL_CGM_1_FCW_FRAC_REG_OFFSET                                       (0x00000008)
#define SMC_WRAP_PLL_CNTL_CGM_1_FCW_FRAC_REG_ADDR                                         (0xC0003208)
#define SMC_WRAP_PLL_CNTL_CGM_1_PREDIV_REG_OFFSET                                         (0x0000000C)
#define SMC_WRAP_PLL_CNTL_CGM_1_PREDIV_REG_ADDR                                           (0xC000320C)
#define SMC_WRAP_PLL_CNTL_CGM_1_POSTDIV_ARRAY_0_REG_OFFSET                                (0x00000010)
#define SMC_WRAP_PLL_CNTL_CGM_1_POSTDIV_ARRAY_0_REG_ADDR                                  (0xC0003210)
#define SMC_WRAP_PLL_CNTL_CGM_1_POSTDIV_CONFIG_REG_OFFSET                                 (0x00000018)
#define SMC_WRAP_PLL_CNTL_CGM_1_POSTDIV_CONFIG_REG_ADDR                                   (0xC0003218)
#define SMC_WRAP_PLL_CNTL_CGM_1_LOCK_CONFIG_REG_OFFSET                                    (0x0000001C)
#define SMC_WRAP_PLL_CNTL_CGM_1_LOCK_CONFIG_REG_ADDR                                      (0xC000321C)
#define SMC_WRAP_PLL_CNTL_CGM_1_REG_UPDATE_REG_OFFSET                                     (0x00000020)
#define SMC_WRAP_PLL_CNTL_CGM_1_REG_UPDATE_REG_ADDR                                       (0xC0003220)
#define SMC_WRAP_PLL_CNTL_CGM_1_OPEN_LOOP_REG_OFFSET                                      (0x00000038)
#define SMC_WRAP_PLL_CNTL_CGM_1_OPEN_LOOP_REG_ADDR                                        (0xC0003238)
#define SMC_WRAP_PLL_CNTL_CGM_1_LOCK_MONITOR_REG_OFFSET                                   (0x0000003C)
#define SMC_WRAP_PLL_CNTL_CGM_1_LOCK_MONITOR_REG_ADDR                                     (0xC000323C)
#define SMC_WRAP_PLL_CNTL_CGM_1_SAMPLE_STROBE_REG_OFFSET                                  (0x00000040)
#define SMC_WRAP_PLL_CNTL_CGM_1_SAMPLE_STROBE_REG_ADDR                                    (0xC0003240)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM0_READ_REG_OFFSET                                       (0x00000044)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM0_READ_REG_ADDR                                         (0xC0003244)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM1_READ_REG_OFFSET                                       (0x00000048)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM1_READ_REG_ADDR                                         (0xC0003248)
#define SMC_WRAP_PLL_CNTL_CGM_1_CGM_STATUS_REG_OFFSET                                     (0x0000004C)
#define SMC_WRAP_PLL_CNTL_CGM_1_CGM_STATUS_REG_ADDR                                       (0xC000324C)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM2_READ_REG_OFFSET                                       (0x00000050)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM2_READ_REG_ADDR                                         (0xC0003250)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM3_READ_REG_OFFSET                                       (0x00000054)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM3_READ_REG_ADDR                                         (0xC0003254)
#define SMC_WRAP_PLL_CNTL_CGM_1_DCO_CODE_INST_READ_REG_OFFSET                             (0x00000058)
#define SMC_WRAP_PLL_CNTL_CGM_1_DCO_CODE_INST_READ_REG_ADDR                               (0xC0003258)
#define SMC_WRAP_PLL_CNTL_CGM_1_MONITOR_CONFIG_REG_OFFSET                                 (0x0000005C)
#define SMC_WRAP_PLL_CNTL_CGM_1_MONITOR_CONFIG_REG_ADDR                                   (0xC000325C)
#define SMC_WRAP_PLL_CNTL_CGM_1_FREQ_MONITOR_CONFIG_REG_OFFSET                            (0x00000060)
#define SMC_WRAP_PLL_CNTL_CGM_1_FREQ_MONITOR_CONFIG_REG_ADDR                              (0xC0003260)
#define SMC_WRAP_PLL_CNTL_CGM_1_FREQ_MONITOR_COUNT_REG_OFFSET                             (0x00000064)
#define SMC_WRAP_PLL_CNTL_CGM_1_FREQ_MONITOR_COUNT_REG_ADDR                               (0xC0003264)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM0_CONFIG_REG_OFFSET                                     (0x0000006C)
#define SMC_WRAP_PLL_CNTL_CGM_1_DM0_CONFIG_REG_ADDR                                       (0xC000326C)
#define SMC_WRAP_PLL_CNTL_CGM_1_FCW_INC_REG_OFFSET                                        (0x0000008C)
#define SMC_WRAP_PLL_CNTL_CGM_1_FCW_INC_REG_ADDR                                          (0xC000328C)
#define SMC_WRAP_PLL_CNTL_CGM_1_SSC_HALF_PERIOD_REG_OFFSET                                (0x00000090)
#define SMC_WRAP_PLL_CNTL_CGM_1_SSC_HALF_PERIOD_REG_ADDR                                  (0xC0003290)


//==============================================================================
// Addresses for Address Map: awm_0
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_REG_MAP_BASE_ADDR  (0xC0003400)
#define SMC_WRAP_PLL_CNTL_AWM_0_REG_MAP_SIZE       (0x000004E2)



//==============================================================================
// Addresses for Address Map: awm
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_REG_MAP_BASE_ADDR  (0xC0003400)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_REG_MAP_SIZE       (0x000004E2)



//==============================================================================
// Addresses for Address Map: GLOBAL_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_REG_MAP_BASE_ADDR  (0xC0003400)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_REG_MAP_SIZE       (0x000000AA)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_RESOURCE_CONFIGURATION_ENABLES_REG_OFFSET    (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_RESOURCE_CONFIGURATION_ENABLES_REG_ADDR      (0xC0003400)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_0_REG_OFFSET                  (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_0_REG_ADDR                    (0xC0003404)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_1_REG_OFFSET                  (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_1_REG_ADDR                    (0xC0003408)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_2_REG_OFFSET                  (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_2_REG_ADDR                    (0xC000340C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_3_REG_OFFSET                  (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_3_REG_ADDR                    (0xC0003410)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_4_REG_OFFSET                  (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_4_REG_ADDR                    (0xC0003414)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_5_REG_OFFSET                  (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DYNAMIC_SCHEME_5_REG_ADDR                    (0xC0003418)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_FCW_INT_BOUND_REG_OFFSET                     (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_FCW_INT_BOUND_REG_ADDR                       (0xC000341C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_FCW_FRAC_UPPERBOUND_REG_OFFSET               (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_FCW_FRAC_UPPERBOUND_REG_ADDR                 (0xC0003420)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_FCW_FRAC_LOWERBOUND_REG_OFFSET               (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_FCW_FRAC_LOWERBOUND_REG_ADDR                 (0xC0003424)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_REG_UPDATE_REG_OFFSET                        (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_REG_UPDATE_REG_ADDR                          (0xC0003428)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_CONFIG_REG_OFFSET                       (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_CONFIG_REG_ADDR                         (0xC0003434)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_DURATION0_REG_OFFSET                    (0x00000038)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_DURATION0_REG_ADDR                      (0xC0003438)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_DURATION1_REG_OFFSET                    (0x0000003C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_DURATION1_REG_ADDR                      (0xC000343C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_STATUS_REG_OFFSET                       (0x00000040)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_MEAS_STATUS_REG_ADDR                         (0xC0003440)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FREQ_REG_OFFSET                          (0x00000044)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FREQ_REG_ADDR                            (0xC0003444)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_REF_REG_OFFSET                           (0x00000048)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_REF_REG_ADDR                             (0xC0003448)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR0_REG_OFFSET                    (0x0000004C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR0_REG_ADDR                      (0xC000344C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR1_REG_OFFSET                    (0x00000050)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR1_REG_ADDR                      (0xC0003450)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR2_REG_OFFSET                    (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR2_REG_ADDR                      (0xC0003454)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR3_REG_OFFSET                    (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_DUR3_REG_ADDR                      (0xC0003458)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_TRAN01_REG_OFFSET                  (0x0000005C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_TRAN01_REG_ADDR                    (0xC000345C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_TRAN23_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_DROOP_TRAN23_REG_ADDR                    (0xC0003460)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR_LOOPS_REG_OFFSET                   (0x00000064)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR_LOOPS_REG_ADDR                     (0xC0003464)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR1_DURATION0_REG_OFFSET              (0x00000068)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR1_DURATION0_REG_ADDR                (0xC0003468)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR2_DURATION0_REG_OFFSET              (0x0000006C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR2_DURATION0_REG_ADDR                (0xC000346C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR3_DURATION0_REG_OFFSET              (0x00000070)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR3_DURATION0_REG_ADDR                (0xC0003470)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR1_DURATION1_REG_OFFSET              (0x00000074)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR1_DURATION1_REG_ADDR                (0xC0003474)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR2_DURATION1_REG_OFFSET              (0x00000078)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR2_DURATION1_REG_ADDR                (0xC0003478)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR3_DURATION1_REG_OFFSET              (0x0000007C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR3_DURATION1_REG_ADDR                (0xC000347C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR1_DURATION2_REG_OFFSET              (0x00000080)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR1_DURATION2_REG_ADDR                (0xC0003480)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR2_DURATION2_REG_OFFSET              (0x00000084)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR2_DURATION2_REG_ADDR                (0xC0003484)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR3_DURATION2_REG_OFFSET              (0x00000088)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_FLOOR3_DURATION2_REG_ADDR                (0xC0003488)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_SAFETY_DURATION0_REG_OFFSET              (0x0000008C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_SAFETY_DURATION0_REG_ADDR                (0xC000348C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_SAFETY_DURATION1_REG_OFFSET              (0x00000090)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_SAFETY_DURATION1_REG_ADDR                (0xC0003490)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_SAFETY_DURATION2_REG_OFFSET              (0x00000094)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_EXT_SAFETY_DURATION2_REG_ADDR                (0xC0003494)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_STATUS_REG_OFFSET                       (0x00000098)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_STATUS_REG_ADDR                         (0xC0003498)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_MONITOR_0_REG_OFFSET                    (0x0000009C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_MONITOR_0_REG_ADDR                      (0xC000349C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_MONITOR_1_REG_OFFSET                    (0x000000A0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_MONITOR_1_REG_ADDR                      (0xC00034A0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_MONITOR_2_REG_OFFSET                    (0x000000A4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_LOCK_MONITOR_2_REG_ADDR                      (0xC00034A4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DROOP_PAUSE_REG_OFFSET                       (0x000000A8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_GLOBAL_A_DROOP_PAUSE_REG_ADDR                         (0xC00034A8)


//==============================================================================
// Addresses for Address Map: FREQUENCY0_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_REG_MAP_BASE_ADDR  (0xC0003500)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_INT0_REG_ADDR                        (0xC0003500)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_INT1_REG_ADDR                        (0xC0003504)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC_REG_ADDR                        (0xC0003508)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC1_REG_ADDR                       (0xC000350C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC2_REG_ADDR                       (0xC0003510)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FCW_FRAC3_REG_ADDR                       (0xC0003514)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_PREDIV_REG_ADDR                          (0xC0003518)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY0_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC000351C)


//==============================================================================
// Addresses for Address Map: FREQUENCY1_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_REG_MAP_BASE_ADDR  (0xC0003540)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_INT0_REG_ADDR                        (0xC0003540)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_INT1_REG_ADDR                        (0xC0003544)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC_REG_ADDR                        (0xC0003548)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC1_REG_ADDR                       (0xC000354C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC2_REG_ADDR                       (0xC0003550)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FCW_FRAC3_REG_ADDR                       (0xC0003554)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_PREDIV_REG_ADDR                          (0xC0003558)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY1_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC000355C)


//==============================================================================
// Addresses for Address Map: FREQUENCY2_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_REG_MAP_BASE_ADDR  (0xC0003580)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_INT0_REG_ADDR                        (0xC0003580)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_INT1_REG_ADDR                        (0xC0003584)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC_REG_ADDR                        (0xC0003588)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC1_REG_ADDR                       (0xC000358C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC2_REG_ADDR                       (0xC0003590)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FCW_FRAC3_REG_ADDR                       (0xC0003594)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_PREDIV_REG_ADDR                          (0xC0003598)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY2_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC000359C)


//==============================================================================
// Addresses for Address Map: FREQUENCY3_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_REG_MAP_BASE_ADDR  (0xC00035C0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_INT0_REG_ADDR                        (0xC00035C0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_INT1_REG_ADDR                        (0xC00035C4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC_REG_ADDR                        (0xC00035C8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC1_REG_ADDR                       (0xC00035CC)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC2_REG_ADDR                       (0xC00035D0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FCW_FRAC3_REG_ADDR                       (0xC00035D4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_PREDIV_REG_ADDR                          (0xC00035D8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY3_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC00035DC)


//==============================================================================
// Addresses for Address Map: FREQUENCY4_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_REG_MAP_BASE_ADDR  (0xC0003600)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_INT0_REG_ADDR                        (0xC0003600)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_INT1_REG_ADDR                        (0xC0003604)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC_REG_ADDR                        (0xC0003608)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC1_REG_ADDR                       (0xC000360C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC2_REG_ADDR                       (0xC0003610)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FCW_FRAC3_REG_ADDR                       (0xC0003614)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_PREDIV_REG_ADDR                          (0xC0003618)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY4_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC000361C)


//==============================================================================
// Addresses for Address Map: FREQUENCY5_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_REG_MAP_BASE_ADDR  (0xC0003640)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_INT0_REG_ADDR                        (0xC0003640)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_INT1_REG_ADDR                        (0xC0003644)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC_REG_ADDR                        (0xC0003648)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC1_REG_ADDR                       (0xC000364C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC2_REG_ADDR                       (0xC0003650)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FCW_FRAC3_REG_ADDR                       (0xC0003654)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_PREDIV_REG_ADDR                          (0xC0003658)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_FREQUENCY5_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC000365C)


//==============================================================================
// Addresses for Address Map: CGM0_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_REG_MAP_BASE_ADDR  (0xC0003680)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_REG_MAP_SIZE       (0x00000062)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_ENABLES_REG_OFFSET                             (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_ENABLES_REG_ADDR                               (0xC0003680)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_OPEN_LOOP_REG_OFFSET                           (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_OPEN_LOOP_REG_ADDR                             (0xC0003684)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM0_READ_REG_OFFSET                            (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM0_READ_REG_ADDR                              (0xC00036A0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM1_READ_REG_OFFSET                            (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM1_READ_REG_ADDR                              (0xC00036A4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM2_READ_REG_OFFSET                            (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM2_READ_REG_ADDR                              (0xC00036A8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM3_READ_REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM3_READ_REG_ADDR                              (0xC00036AC)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_CGM_STATUS_REG_OFFSET                          (0x00000030)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_CGM_STATUS_REG_ADDR                            (0xC00036B0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM0_CONFIG_REG_OFFSET                          (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DM0_CONFIG_REG_ADDR                            (0xC00036B4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_FREQ_MONITOR_CONFIG_REG_OFFSET                 (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_FREQ_MONITOR_CONFIG_REG_ADDR                   (0xC00036D4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_FREQ_MONITOR_COUNT_REG_OFFSET                  (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_FREQ_MONITOR_COUNT_REG_ADDR                    (0xC00036D8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DCO_CODE_INST_READ_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM0_A_DCO_CODE_INST_READ_REG_ADDR                    (0xC00036E0)


//==============================================================================
// Addresses for Address Map: CGM1_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_REG_MAP_BASE_ADDR  (0xC0003780)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_REG_MAP_SIZE       (0x00000062)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_ENABLES_REG_OFFSET                             (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_ENABLES_REG_ADDR                               (0xC0003780)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_OPEN_LOOP_REG_OFFSET                           (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_OPEN_LOOP_REG_ADDR                             (0xC0003784)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM0_READ_REG_OFFSET                            (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM0_READ_REG_ADDR                              (0xC00037A0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM1_READ_REG_OFFSET                            (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM1_READ_REG_ADDR                              (0xC00037A4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM2_READ_REG_OFFSET                            (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM2_READ_REG_ADDR                              (0xC00037A8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM3_READ_REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM3_READ_REG_ADDR                              (0xC00037AC)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_CGM_STATUS_REG_OFFSET                          (0x00000030)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_CGM_STATUS_REG_ADDR                            (0xC00037B0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM0_CONFIG_REG_OFFSET                          (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DM0_CONFIG_REG_ADDR                            (0xC00037B4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_FREQ_MONITOR_CONFIG_REG_OFFSET                 (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_FREQ_MONITOR_CONFIG_REG_ADDR                   (0xC00037D4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_FREQ_MONITOR_COUNT_REG_OFFSET                  (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_FREQ_MONITOR_COUNT_REG_ADDR                    (0xC00037D8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DCO_CODE_INST_READ_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM1_A_DCO_CODE_INST_READ_REG_ADDR                    (0xC00037E0)


//==============================================================================
// Addresses for Address Map: CGM2_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_REG_MAP_BASE_ADDR  (0xC0003880)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_REG_MAP_SIZE       (0x00000062)

#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_ENABLES_REG_OFFSET                             (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_ENABLES_REG_ADDR                               (0xC0003880)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_OPEN_LOOP_REG_OFFSET                           (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_OPEN_LOOP_REG_ADDR                             (0xC0003884)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM0_READ_REG_OFFSET                            (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM0_READ_REG_ADDR                              (0xC00038A0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM1_READ_REG_OFFSET                            (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM1_READ_REG_ADDR                              (0xC00038A4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM2_READ_REG_OFFSET                            (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM2_READ_REG_ADDR                              (0xC00038A8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM3_READ_REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM3_READ_REG_ADDR                              (0xC00038AC)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_CGM_STATUS_REG_OFFSET                          (0x00000030)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_CGM_STATUS_REG_ADDR                            (0xC00038B0)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM0_CONFIG_REG_OFFSET                          (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DM0_CONFIG_REG_ADDR                            (0xC00038B4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_FREQ_MONITOR_CONFIG_REG_OFFSET                 (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_FREQ_MONITOR_CONFIG_REG_ADDR                   (0xC00038D4)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_FREQ_MONITOR_COUNT_REG_OFFSET                  (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_FREQ_MONITOR_COUNT_REG_ADDR                    (0xC00038D8)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DCO_CODE_INST_READ_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_0_AWM_CGM2_A_DCO_CODE_INST_READ_REG_ADDR                    (0xC00038E0)


//==============================================================================
// Addresses for Address Map: awm_1
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_REG_MAP_BASE_ADDR  (0xC0003A00)
#define SMC_WRAP_PLL_CNTL_AWM_1_REG_MAP_SIZE       (0x000004E2)



//==============================================================================
// Addresses for Address Map: awm
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_REG_MAP_BASE_ADDR  (0xC0003A00)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_REG_MAP_SIZE       (0x000004E2)



//==============================================================================
// Addresses for Address Map: GLOBAL_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_REG_MAP_BASE_ADDR  (0xC0003A00)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_REG_MAP_SIZE       (0x000000AA)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_RESOURCE_CONFIGURATION_ENABLES_REG_OFFSET    (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_RESOURCE_CONFIGURATION_ENABLES_REG_ADDR      (0xC0003A00)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_0_REG_OFFSET                  (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_0_REG_ADDR                    (0xC0003A04)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_1_REG_OFFSET                  (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_1_REG_ADDR                    (0xC0003A08)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_2_REG_OFFSET                  (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_2_REG_ADDR                    (0xC0003A0C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_3_REG_OFFSET                  (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_3_REG_ADDR                    (0xC0003A10)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_4_REG_OFFSET                  (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_4_REG_ADDR                    (0xC0003A14)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_5_REG_OFFSET                  (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DYNAMIC_SCHEME_5_REG_ADDR                    (0xC0003A18)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_FCW_INT_BOUND_REG_OFFSET                     (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_FCW_INT_BOUND_REG_ADDR                       (0xC0003A1C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_FCW_FRAC_UPPERBOUND_REG_OFFSET               (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_FCW_FRAC_UPPERBOUND_REG_ADDR                 (0xC0003A20)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_FCW_FRAC_LOWERBOUND_REG_OFFSET               (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_FCW_FRAC_LOWERBOUND_REG_ADDR                 (0xC0003A24)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_REG_UPDATE_REG_OFFSET                        (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_REG_UPDATE_REG_ADDR                          (0xC0003A28)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_CONFIG_REG_OFFSET                       (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_CONFIG_REG_ADDR                         (0xC0003A34)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_DURATION0_REG_OFFSET                    (0x00000038)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_DURATION0_REG_ADDR                      (0xC0003A38)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_DURATION1_REG_OFFSET                    (0x0000003C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_DURATION1_REG_ADDR                      (0xC0003A3C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_STATUS_REG_OFFSET                       (0x00000040)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_MEAS_STATUS_REG_ADDR                         (0xC0003A40)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FREQ_REG_OFFSET                          (0x00000044)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FREQ_REG_ADDR                            (0xC0003A44)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_REF_REG_OFFSET                           (0x00000048)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_REF_REG_ADDR                             (0xC0003A48)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR0_REG_OFFSET                    (0x0000004C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR0_REG_ADDR                      (0xC0003A4C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR1_REG_OFFSET                    (0x00000050)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR1_REG_ADDR                      (0xC0003A50)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR2_REG_OFFSET                    (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR2_REG_ADDR                      (0xC0003A54)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR3_REG_OFFSET                    (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_DUR3_REG_ADDR                      (0xC0003A58)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_TRAN01_REG_OFFSET                  (0x0000005C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_TRAN01_REG_ADDR                    (0xC0003A5C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_TRAN23_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_DROOP_TRAN23_REG_ADDR                    (0xC0003A60)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR_LOOPS_REG_OFFSET                   (0x00000064)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR_LOOPS_REG_ADDR                     (0xC0003A64)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR1_DURATION0_REG_OFFSET              (0x00000068)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR1_DURATION0_REG_ADDR                (0xC0003A68)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR2_DURATION0_REG_OFFSET              (0x0000006C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR2_DURATION0_REG_ADDR                (0xC0003A6C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR3_DURATION0_REG_OFFSET              (0x00000070)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR3_DURATION0_REG_ADDR                (0xC0003A70)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR1_DURATION1_REG_OFFSET              (0x00000074)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR1_DURATION1_REG_ADDR                (0xC0003A74)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR2_DURATION1_REG_OFFSET              (0x00000078)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR2_DURATION1_REG_ADDR                (0xC0003A78)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR3_DURATION1_REG_OFFSET              (0x0000007C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR3_DURATION1_REG_ADDR                (0xC0003A7C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR1_DURATION2_REG_OFFSET              (0x00000080)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR1_DURATION2_REG_ADDR                (0xC0003A80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR2_DURATION2_REG_OFFSET              (0x00000084)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR2_DURATION2_REG_ADDR                (0xC0003A84)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR3_DURATION2_REG_OFFSET              (0x00000088)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_FLOOR3_DURATION2_REG_ADDR                (0xC0003A88)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_SAFETY_DURATION0_REG_OFFSET              (0x0000008C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_SAFETY_DURATION0_REG_ADDR                (0xC0003A8C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_SAFETY_DURATION1_REG_OFFSET              (0x00000090)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_SAFETY_DURATION1_REG_ADDR                (0xC0003A90)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_SAFETY_DURATION2_REG_OFFSET              (0x00000094)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_EXT_SAFETY_DURATION2_REG_ADDR                (0xC0003A94)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_STATUS_REG_OFFSET                       (0x00000098)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_STATUS_REG_ADDR                         (0xC0003A98)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_MONITOR_0_REG_OFFSET                    (0x0000009C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_MONITOR_0_REG_ADDR                      (0xC0003A9C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_MONITOR_1_REG_OFFSET                    (0x000000A0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_MONITOR_1_REG_ADDR                      (0xC0003AA0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_MONITOR_2_REG_OFFSET                    (0x000000A4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_LOCK_MONITOR_2_REG_ADDR                      (0xC0003AA4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DROOP_PAUSE_REG_OFFSET                       (0x000000A8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_GLOBAL_A_DROOP_PAUSE_REG_ADDR                         (0xC0003AA8)


//==============================================================================
// Addresses for Address Map: FREQUENCY0_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_REG_MAP_BASE_ADDR  (0xC0003B00)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_INT0_REG_ADDR                        (0xC0003B00)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_INT1_REG_ADDR                        (0xC0003B04)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC_REG_ADDR                        (0xC0003B08)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC1_REG_ADDR                       (0xC0003B0C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC2_REG_ADDR                       (0xC0003B10)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FCW_FRAC3_REG_ADDR                       (0xC0003B14)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_PREDIV_REG_ADDR                          (0xC0003B18)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY0_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC0003B1C)


//==============================================================================
// Addresses for Address Map: FREQUENCY1_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_REG_MAP_BASE_ADDR  (0xC0003B40)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_INT0_REG_ADDR                        (0xC0003B40)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_INT1_REG_ADDR                        (0xC0003B44)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC_REG_ADDR                        (0xC0003B48)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC1_REG_ADDR                       (0xC0003B4C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC2_REG_ADDR                       (0xC0003B50)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FCW_FRAC3_REG_ADDR                       (0xC0003B54)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_PREDIV_REG_ADDR                          (0xC0003B58)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY1_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC0003B5C)


//==============================================================================
// Addresses for Address Map: FREQUENCY2_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_REG_MAP_BASE_ADDR  (0xC0003B80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_INT0_REG_ADDR                        (0xC0003B80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_INT1_REG_ADDR                        (0xC0003B84)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC_REG_ADDR                        (0xC0003B88)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC1_REG_ADDR                       (0xC0003B8C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC2_REG_ADDR                       (0xC0003B90)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FCW_FRAC3_REG_ADDR                       (0xC0003B94)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_PREDIV_REG_ADDR                          (0xC0003B98)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY2_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC0003B9C)


//==============================================================================
// Addresses for Address Map: FREQUENCY3_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_REG_MAP_BASE_ADDR  (0xC0003BC0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_INT0_REG_ADDR                        (0xC0003BC0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_INT1_REG_ADDR                        (0xC0003BC4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC_REG_ADDR                        (0xC0003BC8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC1_REG_ADDR                       (0xC0003BCC)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC2_REG_ADDR                       (0xC0003BD0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FCW_FRAC3_REG_ADDR                       (0xC0003BD4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_PREDIV_REG_ADDR                          (0xC0003BD8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY3_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC0003BDC)


//==============================================================================
// Addresses for Address Map: FREQUENCY4_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_REG_MAP_BASE_ADDR  (0xC0003C00)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_INT0_REG_ADDR                        (0xC0003C00)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_INT1_REG_ADDR                        (0xC0003C04)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC_REG_ADDR                        (0xC0003C08)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC1_REG_ADDR                       (0xC0003C0C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC2_REG_ADDR                       (0xC0003C10)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FCW_FRAC3_REG_ADDR                       (0xC0003C14)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_PREDIV_REG_ADDR                          (0xC0003C18)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY4_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC0003C1C)


//==============================================================================
// Addresses for Address Map: FREQUENCY5_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_REG_MAP_BASE_ADDR  (0xC0003C40)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_REG_MAP_SIZE       (0x0000001E)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_INT0_REG_OFFSET                      (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_INT0_REG_ADDR                        (0xC0003C40)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_INT1_REG_OFFSET                      (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_INT1_REG_ADDR                        (0xC0003C44)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC_REG_OFFSET                      (0x00000008)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC_REG_ADDR                        (0xC0003C48)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC1_REG_OFFSET                     (0x0000000C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC1_REG_ADDR                       (0xC0003C4C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC2_REG_OFFSET                     (0x00000010)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC2_REG_ADDR                       (0xC0003C50)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC3_REG_OFFSET                     (0x00000014)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FCW_FRAC3_REG_ADDR                       (0xC0003C54)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_PREDIV_REG_OFFSET                        (0x00000018)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_PREDIV_REG_ADDR                          (0xC0003C58)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FREQ_ACQ_ENABLES_REG_OFFSET              (0x0000001C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_FREQUENCY5_A_FREQ_ACQ_ENABLES_REG_ADDR                (0xC0003C5C)


//==============================================================================
// Addresses for Address Map: CGM0_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_REG_MAP_BASE_ADDR  (0xC0003C80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_REG_MAP_SIZE       (0x00000062)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_ENABLES_REG_OFFSET                             (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_ENABLES_REG_ADDR                               (0xC0003C80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_OPEN_LOOP_REG_OFFSET                           (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_OPEN_LOOP_REG_ADDR                             (0xC0003C84)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM0_READ_REG_OFFSET                            (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM0_READ_REG_ADDR                              (0xC0003CA0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM1_READ_REG_OFFSET                            (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM1_READ_REG_ADDR                              (0xC0003CA4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM2_READ_REG_OFFSET                            (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM2_READ_REG_ADDR                              (0xC0003CA8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM3_READ_REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM3_READ_REG_ADDR                              (0xC0003CAC)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_CGM_STATUS_REG_OFFSET                          (0x00000030)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_CGM_STATUS_REG_ADDR                            (0xC0003CB0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM0_CONFIG_REG_OFFSET                          (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DM0_CONFIG_REG_ADDR                            (0xC0003CB4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_FREQ_MONITOR_CONFIG_REG_OFFSET                 (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_FREQ_MONITOR_CONFIG_REG_ADDR                   (0xC0003CD4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_FREQ_MONITOR_COUNT_REG_OFFSET                  (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_FREQ_MONITOR_COUNT_REG_ADDR                    (0xC0003CD8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DCO_CODE_INST_READ_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM0_A_DCO_CODE_INST_READ_REG_ADDR                    (0xC0003CE0)


//==============================================================================
// Addresses for Address Map: CGM1_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_REG_MAP_BASE_ADDR  (0xC0003D80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_REG_MAP_SIZE       (0x00000062)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_ENABLES_REG_OFFSET                             (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_ENABLES_REG_ADDR                               (0xC0003D80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_OPEN_LOOP_REG_OFFSET                           (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_OPEN_LOOP_REG_ADDR                             (0xC0003D84)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM0_READ_REG_OFFSET                            (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM0_READ_REG_ADDR                              (0xC0003DA0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM1_READ_REG_OFFSET                            (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM1_READ_REG_ADDR                              (0xC0003DA4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM2_READ_REG_OFFSET                            (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM2_READ_REG_ADDR                              (0xC0003DA8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM3_READ_REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM3_READ_REG_ADDR                              (0xC0003DAC)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_CGM_STATUS_REG_OFFSET                          (0x00000030)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_CGM_STATUS_REG_ADDR                            (0xC0003DB0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM0_CONFIG_REG_OFFSET                          (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DM0_CONFIG_REG_ADDR                            (0xC0003DB4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_FREQ_MONITOR_CONFIG_REG_OFFSET                 (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_FREQ_MONITOR_CONFIG_REG_ADDR                   (0xC0003DD4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_FREQ_MONITOR_COUNT_REG_OFFSET                  (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_FREQ_MONITOR_COUNT_REG_ADDR                    (0xC0003DD8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DCO_CODE_INST_READ_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM1_A_DCO_CODE_INST_READ_REG_ADDR                    (0xC0003DE0)


//==============================================================================
// Addresses for Address Map: CGM2_a
//==============================================================================


#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_REG_MAP_BASE_ADDR  (0xC0003E80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_REG_MAP_SIZE       (0x00000062)

#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_ENABLES_REG_OFFSET                             (0x00000000)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_ENABLES_REG_ADDR                               (0xC0003E80)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_OPEN_LOOP_REG_OFFSET                           (0x00000004)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_OPEN_LOOP_REG_ADDR                             (0xC0003E84)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM0_READ_REG_OFFSET                            (0x00000020)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM0_READ_REG_ADDR                              (0xC0003EA0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM1_READ_REG_OFFSET                            (0x00000024)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM1_READ_REG_ADDR                              (0xC0003EA4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM2_READ_REG_OFFSET                            (0x00000028)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM2_READ_REG_ADDR                              (0xC0003EA8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM3_READ_REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM3_READ_REG_ADDR                              (0xC0003EAC)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_CGM_STATUS_REG_OFFSET                          (0x00000030)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_CGM_STATUS_REG_ADDR                            (0xC0003EB0)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM0_CONFIG_REG_OFFSET                          (0x00000034)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DM0_CONFIG_REG_ADDR                            (0xC0003EB4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_FREQ_MONITOR_CONFIG_REG_OFFSET                 (0x00000054)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_FREQ_MONITOR_CONFIG_REG_ADDR                   (0xC0003ED4)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_FREQ_MONITOR_COUNT_REG_OFFSET                  (0x00000058)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_FREQ_MONITOR_COUNT_REG_ADDR                    (0xC0003ED8)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DCO_CODE_INST_READ_REG_OFFSET                  (0x00000060)
#define SMC_WRAP_PLL_CNTL_AWM_1_AWM_CGM2_A_DCO_CODE_INST_READ_REG_ADDR                    (0xC0003EE0)


//==============================================================================
// Addresses for Address Map: gpio_wrap
//==============================================================================


#define GPIO_WRAP_REG_MAP_BASE_ADDR  (0xC0004000)
#define GPIO_WRAP_REG_MAP_SIZE       (0x0000051C)



//==============================================================================
// Addresses for Address Map: gpio[0]
//==============================================================================


#define GPIO_WRAP_GPIO_0__REG_MAP_BASE_ADDR  (0xC0004000)
#define GPIO_WRAP_GPIO_0__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_0__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_0__CONTROL_REG_ADDR                                                (0xC0004000)
#define GPIO_WRAP_GPIO_0__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_0__ACCESS_FILTER_REG_ADDR                                          (0xC0004008)


//==============================================================================
// Addresses for Address Map: gpio[1]
//==============================================================================


#define GPIO_WRAP_GPIO_1__REG_MAP_BASE_ADDR  (0xC0004010)
#define GPIO_WRAP_GPIO_1__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_1__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_1__CONTROL_REG_ADDR                                                (0xC0004010)
#define GPIO_WRAP_GPIO_1__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_1__ACCESS_FILTER_REG_ADDR                                          (0xC0004018)


//==============================================================================
// Addresses for Address Map: gpio[2]
//==============================================================================


#define GPIO_WRAP_GPIO_2__REG_MAP_BASE_ADDR  (0xC0004020)
#define GPIO_WRAP_GPIO_2__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_2__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_2__CONTROL_REG_ADDR                                                (0xC0004020)
#define GPIO_WRAP_GPIO_2__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_2__ACCESS_FILTER_REG_ADDR                                          (0xC0004028)


//==============================================================================
// Addresses for Address Map: gpio[3]
//==============================================================================


#define GPIO_WRAP_GPIO_3__REG_MAP_BASE_ADDR  (0xC0004030)
#define GPIO_WRAP_GPIO_3__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_3__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_3__CONTROL_REG_ADDR                                                (0xC0004030)
#define GPIO_WRAP_GPIO_3__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_3__ACCESS_FILTER_REG_ADDR                                          (0xC0004038)


//==============================================================================
// Addresses for Address Map: gpio[4]
//==============================================================================


#define GPIO_WRAP_GPIO_4__REG_MAP_BASE_ADDR  (0xC0004040)
#define GPIO_WRAP_GPIO_4__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_4__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_4__CONTROL_REG_ADDR                                                (0xC0004040)
#define GPIO_WRAP_GPIO_4__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_4__ACCESS_FILTER_REG_ADDR                                          (0xC0004048)


//==============================================================================
// Addresses for Address Map: gpio[5]
//==============================================================================


#define GPIO_WRAP_GPIO_5__REG_MAP_BASE_ADDR  (0xC0004050)
#define GPIO_WRAP_GPIO_5__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_5__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_5__CONTROL_REG_ADDR                                                (0xC0004050)
#define GPIO_WRAP_GPIO_5__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_5__ACCESS_FILTER_REG_ADDR                                          (0xC0004058)


//==============================================================================
// Addresses for Address Map: gpio[6]
//==============================================================================


#define GPIO_WRAP_GPIO_6__REG_MAP_BASE_ADDR  (0xC0004060)
#define GPIO_WRAP_GPIO_6__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_6__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_6__CONTROL_REG_ADDR                                                (0xC0004060)
#define GPIO_WRAP_GPIO_6__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_6__ACCESS_FILTER_REG_ADDR                                          (0xC0004068)


//==============================================================================
// Addresses for Address Map: gpio[7]
//==============================================================================


#define GPIO_WRAP_GPIO_7__REG_MAP_BASE_ADDR  (0xC0004070)
#define GPIO_WRAP_GPIO_7__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_7__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_7__CONTROL_REG_ADDR                                                (0xC0004070)
#define GPIO_WRAP_GPIO_7__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_7__ACCESS_FILTER_REG_ADDR                                          (0xC0004078)


//==============================================================================
// Addresses for Address Map: gpio[8]
//==============================================================================


#define GPIO_WRAP_GPIO_8__REG_MAP_BASE_ADDR  (0xC0004080)
#define GPIO_WRAP_GPIO_8__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_8__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_8__CONTROL_REG_ADDR                                                (0xC0004080)
#define GPIO_WRAP_GPIO_8__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_8__ACCESS_FILTER_REG_ADDR                                          (0xC0004088)


//==============================================================================
// Addresses for Address Map: gpio[9]
//==============================================================================


#define GPIO_WRAP_GPIO_9__REG_MAP_BASE_ADDR  (0xC0004090)
#define GPIO_WRAP_GPIO_9__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_9__CONTROL_REG_OFFSET                                              (0x00000000)
#define GPIO_WRAP_GPIO_9__CONTROL_REG_ADDR                                                (0xC0004090)
#define GPIO_WRAP_GPIO_9__ACCESS_FILTER_REG_OFFSET                                        (0x00000008)
#define GPIO_WRAP_GPIO_9__ACCESS_FILTER_REG_ADDR                                          (0xC0004098)


//==============================================================================
// Addresses for Address Map: gpio[10]
//==============================================================================


#define GPIO_WRAP_GPIO_10__REG_MAP_BASE_ADDR  (0xC00040A0)
#define GPIO_WRAP_GPIO_10__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_10__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_10__CONTROL_REG_ADDR                                               (0xC00040A0)
#define GPIO_WRAP_GPIO_10__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_10__ACCESS_FILTER_REG_ADDR                                         (0xC00040A8)


//==============================================================================
// Addresses for Address Map: gpio[11]
//==============================================================================


#define GPIO_WRAP_GPIO_11__REG_MAP_BASE_ADDR  (0xC00040B0)
#define GPIO_WRAP_GPIO_11__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_11__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_11__CONTROL_REG_ADDR                                               (0xC00040B0)
#define GPIO_WRAP_GPIO_11__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_11__ACCESS_FILTER_REG_ADDR                                         (0xC00040B8)


//==============================================================================
// Addresses for Address Map: gpio[12]
//==============================================================================


#define GPIO_WRAP_GPIO_12__REG_MAP_BASE_ADDR  (0xC00040C0)
#define GPIO_WRAP_GPIO_12__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_12__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_12__CONTROL_REG_ADDR                                               (0xC00040C0)
#define GPIO_WRAP_GPIO_12__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_12__ACCESS_FILTER_REG_ADDR                                         (0xC00040C8)


//==============================================================================
// Addresses for Address Map: gpio[13]
//==============================================================================


#define GPIO_WRAP_GPIO_13__REG_MAP_BASE_ADDR  (0xC00040D0)
#define GPIO_WRAP_GPIO_13__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_13__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_13__CONTROL_REG_ADDR                                               (0xC00040D0)
#define GPIO_WRAP_GPIO_13__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_13__ACCESS_FILTER_REG_ADDR                                         (0xC00040D8)


//==============================================================================
// Addresses for Address Map: gpio[14]
//==============================================================================


#define GPIO_WRAP_GPIO_14__REG_MAP_BASE_ADDR  (0xC00040E0)
#define GPIO_WRAP_GPIO_14__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_14__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_14__CONTROL_REG_ADDR                                               (0xC00040E0)
#define GPIO_WRAP_GPIO_14__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_14__ACCESS_FILTER_REG_ADDR                                         (0xC00040E8)


//==============================================================================
// Addresses for Address Map: gpio[15]
//==============================================================================


#define GPIO_WRAP_GPIO_15__REG_MAP_BASE_ADDR  (0xC00040F0)
#define GPIO_WRAP_GPIO_15__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_15__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_15__CONTROL_REG_ADDR                                               (0xC00040F0)
#define GPIO_WRAP_GPIO_15__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_15__ACCESS_FILTER_REG_ADDR                                         (0xC00040F8)


//==============================================================================
// Addresses for Address Map: gpio[16]
//==============================================================================


#define GPIO_WRAP_GPIO_16__REG_MAP_BASE_ADDR  (0xC0004100)
#define GPIO_WRAP_GPIO_16__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_16__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_16__CONTROL_REG_ADDR                                               (0xC0004100)
#define GPIO_WRAP_GPIO_16__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_16__ACCESS_FILTER_REG_ADDR                                         (0xC0004108)


//==============================================================================
// Addresses for Address Map: gpio[17]
//==============================================================================


#define GPIO_WRAP_GPIO_17__REG_MAP_BASE_ADDR  (0xC0004110)
#define GPIO_WRAP_GPIO_17__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_17__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_17__CONTROL_REG_ADDR                                               (0xC0004110)
#define GPIO_WRAP_GPIO_17__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_17__ACCESS_FILTER_REG_ADDR                                         (0xC0004118)


//==============================================================================
// Addresses for Address Map: gpio[18]
//==============================================================================


#define GPIO_WRAP_GPIO_18__REG_MAP_BASE_ADDR  (0xC0004120)
#define GPIO_WRAP_GPIO_18__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_18__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_18__CONTROL_REG_ADDR                                               (0xC0004120)
#define GPIO_WRAP_GPIO_18__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_18__ACCESS_FILTER_REG_ADDR                                         (0xC0004128)


//==============================================================================
// Addresses for Address Map: gpio[19]
//==============================================================================


#define GPIO_WRAP_GPIO_19__REG_MAP_BASE_ADDR  (0xC0004130)
#define GPIO_WRAP_GPIO_19__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_19__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_19__CONTROL_REG_ADDR                                               (0xC0004130)
#define GPIO_WRAP_GPIO_19__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_19__ACCESS_FILTER_REG_ADDR                                         (0xC0004138)


//==============================================================================
// Addresses for Address Map: gpio[20]
//==============================================================================


#define GPIO_WRAP_GPIO_20__REG_MAP_BASE_ADDR  (0xC0004140)
#define GPIO_WRAP_GPIO_20__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_20__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_20__CONTROL_REG_ADDR                                               (0xC0004140)
#define GPIO_WRAP_GPIO_20__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_20__ACCESS_FILTER_REG_ADDR                                         (0xC0004148)


//==============================================================================
// Addresses for Address Map: gpio[21]
//==============================================================================


#define GPIO_WRAP_GPIO_21__REG_MAP_BASE_ADDR  (0xC0004150)
#define GPIO_WRAP_GPIO_21__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_21__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_21__CONTROL_REG_ADDR                                               (0xC0004150)
#define GPIO_WRAP_GPIO_21__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_21__ACCESS_FILTER_REG_ADDR                                         (0xC0004158)


//==============================================================================
// Addresses for Address Map: gpio[22]
//==============================================================================


#define GPIO_WRAP_GPIO_22__REG_MAP_BASE_ADDR  (0xC0004160)
#define GPIO_WRAP_GPIO_22__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_22__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_22__CONTROL_REG_ADDR                                               (0xC0004160)
#define GPIO_WRAP_GPIO_22__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_22__ACCESS_FILTER_REG_ADDR                                         (0xC0004168)


//==============================================================================
// Addresses for Address Map: gpio[23]
//==============================================================================


#define GPIO_WRAP_GPIO_23__REG_MAP_BASE_ADDR  (0xC0004170)
#define GPIO_WRAP_GPIO_23__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_23__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_23__CONTROL_REG_ADDR                                               (0xC0004170)
#define GPIO_WRAP_GPIO_23__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_23__ACCESS_FILTER_REG_ADDR                                         (0xC0004178)


//==============================================================================
// Addresses for Address Map: gpio[24]
//==============================================================================


#define GPIO_WRAP_GPIO_24__REG_MAP_BASE_ADDR  (0xC0004180)
#define GPIO_WRAP_GPIO_24__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_24__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_24__CONTROL_REG_ADDR                                               (0xC0004180)
#define GPIO_WRAP_GPIO_24__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_24__ACCESS_FILTER_REG_ADDR                                         (0xC0004188)


//==============================================================================
// Addresses for Address Map: gpio[25]
//==============================================================================


#define GPIO_WRAP_GPIO_25__REG_MAP_BASE_ADDR  (0xC0004190)
#define GPIO_WRAP_GPIO_25__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_25__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_25__CONTROL_REG_ADDR                                               (0xC0004190)
#define GPIO_WRAP_GPIO_25__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_25__ACCESS_FILTER_REG_ADDR                                         (0xC0004198)


//==============================================================================
// Addresses for Address Map: gpio[26]
//==============================================================================


#define GPIO_WRAP_GPIO_26__REG_MAP_BASE_ADDR  (0xC00041A0)
#define GPIO_WRAP_GPIO_26__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_26__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_26__CONTROL_REG_ADDR                                               (0xC00041A0)
#define GPIO_WRAP_GPIO_26__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_26__ACCESS_FILTER_REG_ADDR                                         (0xC00041A8)


//==============================================================================
// Addresses for Address Map: gpio[27]
//==============================================================================


#define GPIO_WRAP_GPIO_27__REG_MAP_BASE_ADDR  (0xC00041B0)
#define GPIO_WRAP_GPIO_27__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_27__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_27__CONTROL_REG_ADDR                                               (0xC00041B0)
#define GPIO_WRAP_GPIO_27__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_27__ACCESS_FILTER_REG_ADDR                                         (0xC00041B8)


//==============================================================================
// Addresses for Address Map: gpio[28]
//==============================================================================


#define GPIO_WRAP_GPIO_28__REG_MAP_BASE_ADDR  (0xC00041C0)
#define GPIO_WRAP_GPIO_28__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_28__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_28__CONTROL_REG_ADDR                                               (0xC00041C0)
#define GPIO_WRAP_GPIO_28__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_28__ACCESS_FILTER_REG_ADDR                                         (0xC00041C8)


//==============================================================================
// Addresses for Address Map: gpio[29]
//==============================================================================


#define GPIO_WRAP_GPIO_29__REG_MAP_BASE_ADDR  (0xC00041D0)
#define GPIO_WRAP_GPIO_29__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_29__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_29__CONTROL_REG_ADDR                                               (0xC00041D0)
#define GPIO_WRAP_GPIO_29__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_29__ACCESS_FILTER_REG_ADDR                                         (0xC00041D8)


//==============================================================================
// Addresses for Address Map: gpio[30]
//==============================================================================


#define GPIO_WRAP_GPIO_30__REG_MAP_BASE_ADDR  (0xC00041E0)
#define GPIO_WRAP_GPIO_30__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_30__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_30__CONTROL_REG_ADDR                                               (0xC00041E0)
#define GPIO_WRAP_GPIO_30__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_30__ACCESS_FILTER_REG_ADDR                                         (0xC00041E8)


//==============================================================================
// Addresses for Address Map: gpio[31]
//==============================================================================


#define GPIO_WRAP_GPIO_31__REG_MAP_BASE_ADDR  (0xC00041F0)
#define GPIO_WRAP_GPIO_31__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_31__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_31__CONTROL_REG_ADDR                                               (0xC00041F0)
#define GPIO_WRAP_GPIO_31__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_31__ACCESS_FILTER_REG_ADDR                                         (0xC00041F8)


//==============================================================================
// Addresses for Address Map: gpio[32]
//==============================================================================


#define GPIO_WRAP_GPIO_32__REG_MAP_BASE_ADDR  (0xC0004200)
#define GPIO_WRAP_GPIO_32__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_32__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_32__CONTROL_REG_ADDR                                               (0xC0004200)
#define GPIO_WRAP_GPIO_32__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_32__ACCESS_FILTER_REG_ADDR                                         (0xC0004208)


//==============================================================================
// Addresses for Address Map: gpio[33]
//==============================================================================


#define GPIO_WRAP_GPIO_33__REG_MAP_BASE_ADDR  (0xC0004210)
#define GPIO_WRAP_GPIO_33__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_33__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_33__CONTROL_REG_ADDR                                               (0xC0004210)
#define GPIO_WRAP_GPIO_33__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_33__ACCESS_FILTER_REG_ADDR                                         (0xC0004218)


//==============================================================================
// Addresses for Address Map: gpio[34]
//==============================================================================


#define GPIO_WRAP_GPIO_34__REG_MAP_BASE_ADDR  (0xC0004220)
#define GPIO_WRAP_GPIO_34__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_34__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_34__CONTROL_REG_ADDR                                               (0xC0004220)
#define GPIO_WRAP_GPIO_34__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_34__ACCESS_FILTER_REG_ADDR                                         (0xC0004228)


//==============================================================================
// Addresses for Address Map: gpio[35]
//==============================================================================


#define GPIO_WRAP_GPIO_35__REG_MAP_BASE_ADDR  (0xC0004230)
#define GPIO_WRAP_GPIO_35__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_35__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_35__CONTROL_REG_ADDR                                               (0xC0004230)
#define GPIO_WRAP_GPIO_35__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_35__ACCESS_FILTER_REG_ADDR                                         (0xC0004238)


//==============================================================================
// Addresses for Address Map: gpio[36]
//==============================================================================


#define GPIO_WRAP_GPIO_36__REG_MAP_BASE_ADDR  (0xC0004240)
#define GPIO_WRAP_GPIO_36__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_36__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_36__CONTROL_REG_ADDR                                               (0xC0004240)
#define GPIO_WRAP_GPIO_36__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_36__ACCESS_FILTER_REG_ADDR                                         (0xC0004248)


//==============================================================================
// Addresses for Address Map: gpio[37]
//==============================================================================


#define GPIO_WRAP_GPIO_37__REG_MAP_BASE_ADDR  (0xC0004250)
#define GPIO_WRAP_GPIO_37__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_37__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_37__CONTROL_REG_ADDR                                               (0xC0004250)
#define GPIO_WRAP_GPIO_37__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_37__ACCESS_FILTER_REG_ADDR                                         (0xC0004258)


//==============================================================================
// Addresses for Address Map: gpio[38]
//==============================================================================


#define GPIO_WRAP_GPIO_38__REG_MAP_BASE_ADDR  (0xC0004260)
#define GPIO_WRAP_GPIO_38__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_38__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_38__CONTROL_REG_ADDR                                               (0xC0004260)
#define GPIO_WRAP_GPIO_38__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_38__ACCESS_FILTER_REG_ADDR                                         (0xC0004268)


//==============================================================================
// Addresses for Address Map: gpio[39]
//==============================================================================


#define GPIO_WRAP_GPIO_39__REG_MAP_BASE_ADDR  (0xC0004270)
#define GPIO_WRAP_GPIO_39__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_39__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_39__CONTROL_REG_ADDR                                               (0xC0004270)
#define GPIO_WRAP_GPIO_39__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_39__ACCESS_FILTER_REG_ADDR                                         (0xC0004278)


//==============================================================================
// Addresses for Address Map: gpio[40]
//==============================================================================


#define GPIO_WRAP_GPIO_40__REG_MAP_BASE_ADDR  (0xC0004280)
#define GPIO_WRAP_GPIO_40__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_40__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_40__CONTROL_REG_ADDR                                               (0xC0004280)
#define GPIO_WRAP_GPIO_40__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_40__ACCESS_FILTER_REG_ADDR                                         (0xC0004288)


//==============================================================================
// Addresses for Address Map: gpio[41]
//==============================================================================


#define GPIO_WRAP_GPIO_41__REG_MAP_BASE_ADDR  (0xC0004290)
#define GPIO_WRAP_GPIO_41__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_41__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_41__CONTROL_REG_ADDR                                               (0xC0004290)
#define GPIO_WRAP_GPIO_41__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_41__ACCESS_FILTER_REG_ADDR                                         (0xC0004298)


//==============================================================================
// Addresses for Address Map: gpio[42]
//==============================================================================


#define GPIO_WRAP_GPIO_42__REG_MAP_BASE_ADDR  (0xC00042A0)
#define GPIO_WRAP_GPIO_42__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_42__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_42__CONTROL_REG_ADDR                                               (0xC00042A0)
#define GPIO_WRAP_GPIO_42__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_42__ACCESS_FILTER_REG_ADDR                                         (0xC00042A8)


//==============================================================================
// Addresses for Address Map: gpio[43]
//==============================================================================


#define GPIO_WRAP_GPIO_43__REG_MAP_BASE_ADDR  (0xC00042B0)
#define GPIO_WRAP_GPIO_43__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_43__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_43__CONTROL_REG_ADDR                                               (0xC00042B0)
#define GPIO_WRAP_GPIO_43__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_43__ACCESS_FILTER_REG_ADDR                                         (0xC00042B8)


//==============================================================================
// Addresses for Address Map: gpio[44]
//==============================================================================


#define GPIO_WRAP_GPIO_44__REG_MAP_BASE_ADDR  (0xC00042C0)
#define GPIO_WRAP_GPIO_44__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_44__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_44__CONTROL_REG_ADDR                                               (0xC00042C0)
#define GPIO_WRAP_GPIO_44__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_44__ACCESS_FILTER_REG_ADDR                                         (0xC00042C8)


//==============================================================================
// Addresses for Address Map: gpio[45]
//==============================================================================


#define GPIO_WRAP_GPIO_45__REG_MAP_BASE_ADDR  (0xC00042D0)
#define GPIO_WRAP_GPIO_45__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_45__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_45__CONTROL_REG_ADDR                                               (0xC00042D0)
#define GPIO_WRAP_GPIO_45__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_45__ACCESS_FILTER_REG_ADDR                                         (0xC00042D8)


//==============================================================================
// Addresses for Address Map: gpio[46]
//==============================================================================


#define GPIO_WRAP_GPIO_46__REG_MAP_BASE_ADDR  (0xC00042E0)
#define GPIO_WRAP_GPIO_46__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_46__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_46__CONTROL_REG_ADDR                                               (0xC00042E0)
#define GPIO_WRAP_GPIO_46__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_46__ACCESS_FILTER_REG_ADDR                                         (0xC00042E8)


//==============================================================================
// Addresses for Address Map: gpio[47]
//==============================================================================


#define GPIO_WRAP_GPIO_47__REG_MAP_BASE_ADDR  (0xC00042F0)
#define GPIO_WRAP_GPIO_47__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_47__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_47__CONTROL_REG_ADDR                                               (0xC00042F0)
#define GPIO_WRAP_GPIO_47__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_47__ACCESS_FILTER_REG_ADDR                                         (0xC00042F8)


//==============================================================================
// Addresses for Address Map: gpio[48]
//==============================================================================


#define GPIO_WRAP_GPIO_48__REG_MAP_BASE_ADDR  (0xC0004300)
#define GPIO_WRAP_GPIO_48__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_48__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_48__CONTROL_REG_ADDR                                               (0xC0004300)
#define GPIO_WRAP_GPIO_48__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_48__ACCESS_FILTER_REG_ADDR                                         (0xC0004308)


//==============================================================================
// Addresses for Address Map: gpio[49]
//==============================================================================


#define GPIO_WRAP_GPIO_49__REG_MAP_BASE_ADDR  (0xC0004310)
#define GPIO_WRAP_GPIO_49__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_49__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_49__CONTROL_REG_ADDR                                               (0xC0004310)
#define GPIO_WRAP_GPIO_49__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_49__ACCESS_FILTER_REG_ADDR                                         (0xC0004318)


//==============================================================================
// Addresses for Address Map: gpio[50]
//==============================================================================


#define GPIO_WRAP_GPIO_50__REG_MAP_BASE_ADDR  (0xC0004320)
#define GPIO_WRAP_GPIO_50__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_50__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_50__CONTROL_REG_ADDR                                               (0xC0004320)
#define GPIO_WRAP_GPIO_50__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_50__ACCESS_FILTER_REG_ADDR                                         (0xC0004328)


//==============================================================================
// Addresses for Address Map: gpio[51]
//==============================================================================


#define GPIO_WRAP_GPIO_51__REG_MAP_BASE_ADDR  (0xC0004330)
#define GPIO_WRAP_GPIO_51__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_51__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_51__CONTROL_REG_ADDR                                               (0xC0004330)
#define GPIO_WRAP_GPIO_51__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_51__ACCESS_FILTER_REG_ADDR                                         (0xC0004338)


//==============================================================================
// Addresses for Address Map: gpio[52]
//==============================================================================


#define GPIO_WRAP_GPIO_52__REG_MAP_BASE_ADDR  (0xC0004340)
#define GPIO_WRAP_GPIO_52__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_52__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_52__CONTROL_REG_ADDR                                               (0xC0004340)
#define GPIO_WRAP_GPIO_52__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_52__ACCESS_FILTER_REG_ADDR                                         (0xC0004348)


//==============================================================================
// Addresses for Address Map: gpio[53]
//==============================================================================


#define GPIO_WRAP_GPIO_53__REG_MAP_BASE_ADDR  (0xC0004350)
#define GPIO_WRAP_GPIO_53__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_53__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_53__CONTROL_REG_ADDR                                               (0xC0004350)
#define GPIO_WRAP_GPIO_53__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_53__ACCESS_FILTER_REG_ADDR                                         (0xC0004358)


//==============================================================================
// Addresses for Address Map: gpio[54]
//==============================================================================


#define GPIO_WRAP_GPIO_54__REG_MAP_BASE_ADDR  (0xC0004360)
#define GPIO_WRAP_GPIO_54__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_54__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_54__CONTROL_REG_ADDR                                               (0xC0004360)
#define GPIO_WRAP_GPIO_54__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_54__ACCESS_FILTER_REG_ADDR                                         (0xC0004368)


//==============================================================================
// Addresses for Address Map: gpio[55]
//==============================================================================


#define GPIO_WRAP_GPIO_55__REG_MAP_BASE_ADDR  (0xC0004370)
#define GPIO_WRAP_GPIO_55__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_55__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_55__CONTROL_REG_ADDR                                               (0xC0004370)
#define GPIO_WRAP_GPIO_55__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_55__ACCESS_FILTER_REG_ADDR                                         (0xC0004378)


//==============================================================================
// Addresses for Address Map: gpio[56]
//==============================================================================


#define GPIO_WRAP_GPIO_56__REG_MAP_BASE_ADDR  (0xC0004380)
#define GPIO_WRAP_GPIO_56__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_56__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_56__CONTROL_REG_ADDR                                               (0xC0004380)
#define GPIO_WRAP_GPIO_56__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_56__ACCESS_FILTER_REG_ADDR                                         (0xC0004388)


//==============================================================================
// Addresses for Address Map: gpio[57]
//==============================================================================


#define GPIO_WRAP_GPIO_57__REG_MAP_BASE_ADDR  (0xC0004390)
#define GPIO_WRAP_GPIO_57__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_57__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_57__CONTROL_REG_ADDR                                               (0xC0004390)
#define GPIO_WRAP_GPIO_57__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_57__ACCESS_FILTER_REG_ADDR                                         (0xC0004398)


//==============================================================================
// Addresses for Address Map: gpio[58]
//==============================================================================


#define GPIO_WRAP_GPIO_58__REG_MAP_BASE_ADDR  (0xC00043A0)
#define GPIO_WRAP_GPIO_58__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_58__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_58__CONTROL_REG_ADDR                                               (0xC00043A0)
#define GPIO_WRAP_GPIO_58__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_58__ACCESS_FILTER_REG_ADDR                                         (0xC00043A8)


//==============================================================================
// Addresses for Address Map: gpio[59]
//==============================================================================


#define GPIO_WRAP_GPIO_59__REG_MAP_BASE_ADDR  (0xC00043B0)
#define GPIO_WRAP_GPIO_59__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_59__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_59__CONTROL_REG_ADDR                                               (0xC00043B0)
#define GPIO_WRAP_GPIO_59__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_59__ACCESS_FILTER_REG_ADDR                                         (0xC00043B8)


//==============================================================================
// Addresses for Address Map: gpio[60]
//==============================================================================


#define GPIO_WRAP_GPIO_60__REG_MAP_BASE_ADDR  (0xC00043C0)
#define GPIO_WRAP_GPIO_60__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_60__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_60__CONTROL_REG_ADDR                                               (0xC00043C0)
#define GPIO_WRAP_GPIO_60__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_60__ACCESS_FILTER_REG_ADDR                                         (0xC00043C8)


//==============================================================================
// Addresses for Address Map: gpio[61]
//==============================================================================


#define GPIO_WRAP_GPIO_61__REG_MAP_BASE_ADDR  (0xC00043D0)
#define GPIO_WRAP_GPIO_61__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_61__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_61__CONTROL_REG_ADDR                                               (0xC00043D0)
#define GPIO_WRAP_GPIO_61__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_61__ACCESS_FILTER_REG_ADDR                                         (0xC00043D8)


//==============================================================================
// Addresses for Address Map: gpio[62]
//==============================================================================


#define GPIO_WRAP_GPIO_62__REG_MAP_BASE_ADDR  (0xC00043E0)
#define GPIO_WRAP_GPIO_62__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_62__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_62__CONTROL_REG_ADDR                                               (0xC00043E0)
#define GPIO_WRAP_GPIO_62__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_62__ACCESS_FILTER_REG_ADDR                                         (0xC00043E8)


//==============================================================================
// Addresses for Address Map: gpio[63]
//==============================================================================


#define GPIO_WRAP_GPIO_63__REG_MAP_BASE_ADDR  (0xC00043F0)
#define GPIO_WRAP_GPIO_63__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_63__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_63__CONTROL_REG_ADDR                                               (0xC00043F0)
#define GPIO_WRAP_GPIO_63__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_63__ACCESS_FILTER_REG_ADDR                                         (0xC00043F8)


//==============================================================================
// Addresses for Address Map: gpio[64]
//==============================================================================


#define GPIO_WRAP_GPIO_64__REG_MAP_BASE_ADDR  (0xC0004400)
#define GPIO_WRAP_GPIO_64__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_64__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_64__CONTROL_REG_ADDR                                               (0xC0004400)
#define GPIO_WRAP_GPIO_64__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_64__ACCESS_FILTER_REG_ADDR                                         (0xC0004408)


//==============================================================================
// Addresses for Address Map: gpio[65]
//==============================================================================


#define GPIO_WRAP_GPIO_65__REG_MAP_BASE_ADDR  (0xC0004410)
#define GPIO_WRAP_GPIO_65__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_65__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_65__CONTROL_REG_ADDR                                               (0xC0004410)
#define GPIO_WRAP_GPIO_65__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_65__ACCESS_FILTER_REG_ADDR                                         (0xC0004418)


//==============================================================================
// Addresses for Address Map: gpio[66]
//==============================================================================


#define GPIO_WRAP_GPIO_66__REG_MAP_BASE_ADDR  (0xC0004420)
#define GPIO_WRAP_GPIO_66__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_66__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_66__CONTROL_REG_ADDR                                               (0xC0004420)
#define GPIO_WRAP_GPIO_66__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_66__ACCESS_FILTER_REG_ADDR                                         (0xC0004428)


//==============================================================================
// Addresses for Address Map: gpio[67]
//==============================================================================


#define GPIO_WRAP_GPIO_67__REG_MAP_BASE_ADDR  (0xC0004430)
#define GPIO_WRAP_GPIO_67__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_67__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_67__CONTROL_REG_ADDR                                               (0xC0004430)
#define GPIO_WRAP_GPIO_67__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_67__ACCESS_FILTER_REG_ADDR                                         (0xC0004438)


//==============================================================================
// Addresses for Address Map: gpio[68]
//==============================================================================


#define GPIO_WRAP_GPIO_68__REG_MAP_BASE_ADDR  (0xC0004440)
#define GPIO_WRAP_GPIO_68__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_68__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_68__CONTROL_REG_ADDR                                               (0xC0004440)
#define GPIO_WRAP_GPIO_68__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_68__ACCESS_FILTER_REG_ADDR                                         (0xC0004448)


//==============================================================================
// Addresses for Address Map: gpio[69]
//==============================================================================


#define GPIO_WRAP_GPIO_69__REG_MAP_BASE_ADDR  (0xC0004450)
#define GPIO_WRAP_GPIO_69__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_69__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_69__CONTROL_REG_ADDR                                               (0xC0004450)
#define GPIO_WRAP_GPIO_69__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_69__ACCESS_FILTER_REG_ADDR                                         (0xC0004458)


//==============================================================================
// Addresses for Address Map: gpio[70]
//==============================================================================


#define GPIO_WRAP_GPIO_70__REG_MAP_BASE_ADDR  (0xC0004460)
#define GPIO_WRAP_GPIO_70__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_70__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_70__CONTROL_REG_ADDR                                               (0xC0004460)
#define GPIO_WRAP_GPIO_70__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_70__ACCESS_FILTER_REG_ADDR                                         (0xC0004468)


//==============================================================================
// Addresses for Address Map: gpio[71]
//==============================================================================


#define GPIO_WRAP_GPIO_71__REG_MAP_BASE_ADDR  (0xC0004470)
#define GPIO_WRAP_GPIO_71__REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_71__CONTROL_REG_OFFSET                                             (0x00000000)
#define GPIO_WRAP_GPIO_71__CONTROL_REG_ADDR                                               (0xC0004470)
#define GPIO_WRAP_GPIO_71__ACCESS_FILTER_REG_OFFSET                                       (0x00000008)
#define GPIO_WRAP_GPIO_71__ACCESS_FILTER_REG_ADDR                                         (0xC0004478)


//==============================================================================
// Addresses for Address Map: gpio_poc_pbias_ctrl_sys
//==============================================================================


#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SYS_REG_MAP_BASE_ADDR  (0xC0004480)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SYS_REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SYS_CONTROL_REG_OFFSET                              (0x00000000)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SYS_CONTROL_REG_ADDR                                (0xC0004480)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SYS_ACCESS_FILTER_REG_OFFSET                        (0x00000008)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SYS_ACCESS_FILTER_REG_ADDR                          (0xC0004488)


//==============================================================================
// Addresses for Address Map: gpio_poc_pbias_ctrl_soc
//==============================================================================


#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SOC_REG_MAP_BASE_ADDR  (0xC0004490)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SOC_REG_MAP_SIZE       (0x0000000C)

#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SOC_CONTROL_REG_OFFSET                              (0x00000000)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SOC_CONTROL_REG_ADDR                                (0xC0004490)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SOC_ACCESS_FILTER_REG_OFFSET                        (0x00000008)
#define GPIO_WRAP_GPIO_POC_PBIAS_CTRL_SOC_ACCESS_FILTER_REG_ADDR                          (0xC0004498)


//==============================================================================
// Addresses for Address Map: gpio_restricted
//==============================================================================


#define GPIO_WRAP_GPIO_RESTRICTED_REG_MAP_BASE_ADDR  (0xC00044A0)
#define GPIO_WRAP_GPIO_RESTRICTED_REG_MAP_SIZE       (0x0000007C)

#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_0__REG_OFFSET                                (0x00000000)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_0__REG_ADDR                                  (0xC00044A0)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_1__REG_OFFSET                                (0x00000004)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_1__REG_ADDR                                  (0xC00044A4)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_2__REG_OFFSET                                (0x00000008)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_2__REG_ADDR                                  (0xC00044A8)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_3__REG_OFFSET                                (0x0000000C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_3__REG_ADDR                                  (0xC00044AC)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_4__REG_OFFSET                                (0x00000010)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_4__REG_ADDR                                  (0xC00044B0)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_5__REG_OFFSET                                (0x00000014)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_5__REG_ADDR                                  (0xC00044B4)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_6__REG_OFFSET                                (0x00000018)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_6__REG_ADDR                                  (0xC00044B8)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_7__REG_OFFSET                                (0x0000001C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_7__REG_ADDR                                  (0xC00044BC)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_8__REG_OFFSET                                (0x00000020)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_8__REG_ADDR                                  (0xC00044C0)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_9__REG_OFFSET                                (0x00000024)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_9__REG_ADDR                                  (0xC00044C4)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_10__REG_OFFSET                               (0x00000028)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_10__REG_ADDR                                 (0xC00044C8)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_11__REG_OFFSET                               (0x0000002C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_11__REG_ADDR                                 (0xC00044CC)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_12__REG_OFFSET                               (0x00000030)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_12__REG_ADDR                                 (0xC00044D0)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_13__REG_OFFSET                               (0x00000034)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_13__REG_ADDR                                 (0xC00044D4)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_14__REG_OFFSET                               (0x00000038)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_14__REG_ADDR                                 (0xC00044D8)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_15__REG_OFFSET                               (0x0000003C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_15__REG_ADDR                                 (0xC00044DC)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_16__REG_OFFSET                               (0x00000040)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_16__REG_ADDR                                 (0xC00044E0)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_17__REG_OFFSET                               (0x00000044)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_17__REG_ADDR                                 (0xC00044E4)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_18__REG_OFFSET                               (0x00000048)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_18__REG_ADDR                                 (0xC00044E8)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_19__REG_OFFSET                               (0x0000004C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_19__REG_ADDR                                 (0xC00044EC)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_20__REG_OFFSET                               (0x00000050)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_20__REG_ADDR                                 (0xC00044F0)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_21__REG_OFFSET                               (0x00000054)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_21__REG_ADDR                                 (0xC00044F4)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_22__REG_OFFSET                               (0x00000058)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_22__REG_ADDR                                 (0xC00044F8)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_23__REG_OFFSET                               (0x0000005C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_23__REG_ADDR                                 (0xC00044FC)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_24__REG_OFFSET                               (0x00000060)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_24__REG_ADDR                                 (0xC0004500)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_25__REG_OFFSET                               (0x00000064)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_25__REG_ADDR                                 (0xC0004504)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_26__REG_OFFSET                               (0x00000068)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_26__REG_ADDR                                 (0xC0004508)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_27__REG_OFFSET                               (0x0000006C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_27__REG_ADDR                                 (0xC000450C)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_28__REG_OFFSET                               (0x00000070)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_28__REG_ADDR                                 (0xC0004510)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_29__REG_OFFSET                               (0x00000074)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_29__REG_ADDR                                 (0xC0004514)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_30__REG_OFFSET                               (0x00000078)
#define GPIO_WRAP_GPIO_RESTRICTED_RESTRICTED_30__REG_ADDR                                 (0xC0004518)


//==============================================================================
// Addresses for Address Map: i3c_wrap_0
//==============================================================================


#define I3C_WRAP_0_REG_MAP_BASE_ADDR  (0xC0005000)
#define I3C_WRAP_0_REG_MAP_SIZE       (0x00000390)



//==============================================================================
// Addresses for Address Map: cadence_i3c
//==============================================================================


#define I3C_WRAP_0_CADENCE_I3C_REG_MAP_BASE_ADDR  (0xC0005000)
#define I3C_WRAP_0_CADENCE_I3C_REG_MAP_SIZE       (0x00000224)



//==============================================================================
// Register File: cdnsi3c_reg_a
//==============================================================================

#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_BASE_ADDR  (0xC0005000)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_SIZE       (0x00000224)

#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_OFFSET                            (0x00000000)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_ADDR                              (0xC0005000)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_OFFSET                      (0x00000004)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_ADDR                        (0xC0005004)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_OFFSET                      (0x00000008)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_ADDR                        (0xC0005008)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_OFFSET                            (0x0000000C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_ADDR                              (0xC000500C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_OFFSET                              (0x00000010)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_ADDR                                (0xC0005010)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_OFFSET                      (0x00000014)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_ADDR                        (0xC0005014)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_OFFSET                      (0x00000018)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_ADDR                        (0xC0005018)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_OFFSET                       (0x0000001C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_ADDR                         (0xC000501C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_OFFSET                           (0x00000020)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_ADDR                             (0xC0005020)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_OFFSET                           (0x00000024)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_ADDR                             (0xC0005024)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_OFFSET                           (0x00000028)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_ADDR                             (0xC0005028)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_OFFSET                           (0x0000002C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_ADDR                             (0xC000502C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_OFFSET                           (0x00000030)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_ADDR                             (0xC0005030)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_OFFSET                       (0x00000034)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_ADDR                         (0xC0005034)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_OFFSET                              (0x00000038)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_ADDR                                (0xC0005038)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_OFFSET                              (0x0000003C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_ADDR                                (0xC000503C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_OFFSET                           (0x00000040)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_ADDR                             (0xC0005040)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_OFFSET                           (0x00000044)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_ADDR                             (0xC0005044)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_OFFSET                           (0x00000048)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_ADDR                             (0xC0005048)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_OFFSET                           (0x0000004C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_ADDR                             (0xC000504C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_OFFSET                           (0x00000050)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_ADDR                             (0xC0005050)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_OFFSET                       (0x00000054)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_ADDR                         (0xC0005054)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_OFFSET                       (0x00000058)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_ADDR                         (0xC0005058)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_OFFSET                      (0x0000005C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_ADDR                        (0xC000505C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_OFFSET                         (0x00000060)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_ADDR                           (0xC0005060)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_OFFSET                         (0x00000064)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_ADDR                           (0xC0005064)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_OFFSET                           (0x00000068)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_ADDR                             (0xC0005068)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_OFFSET                    (0x0000006C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_ADDR                      (0xC000506C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_OFFSET                          (0x00000070)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_ADDR                            (0xC0005070)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_OFFSET                          (0x00000074)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_ADDR                            (0xC0005074)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_OFFSET                          (0x00000078)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_ADDR                            (0xC0005078)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_OFFSET                    (0x0000007C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_ADDR                      (0xC000507C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_OFFSET                           (0x00000080)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_ADDR                             (0xC0005080)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_OFFSET                     (0x00000084)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_ADDR                       (0xC0005084)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_OFFSET                   (0x00000088)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_ADDR                     (0xC0005088)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_OFFSET                   (0x0000008C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_ADDR                     (0xC000508C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_OFFSET                  (0x00000090)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_ADDR                    (0xC0005090)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_OFFSET                    (0x00000094)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_ADDR                      (0xC0005094)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_OFFSET            (0x00000098)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_ADDR              (0xC0005098)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_OFFSET                        (0x0000009C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_ADDR                          (0xC000509C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_OFFSET                          (0x000000A0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_ADDR                            (0xC00050A0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_OFFSET           (0x000000A4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_ADDR             (0xC00050A4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_OFFSET                       (0x000000A8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_ADDR                         (0xC00050A8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_OFFSET                       (0x000000AC)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_ADDR                         (0xC00050AC)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_OFFSET                         (0x000000B8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_ADDR                           (0xC00050B8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_OFFSET                       (0x000000C0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_ADDR                         (0xC00050C0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_OFFSET                       (0x000000C4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_ADDR                         (0xC00050C4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_OFFSET                       (0x000000C8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_ADDR                         (0xC00050C8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_OFFSET                       (0x000000D0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_ADDR                         (0xC00050D0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_OFFSET                       (0x000000D4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_ADDR                         (0xC00050D4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_OFFSET                       (0x000000D8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_ADDR                         (0xC00050D8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_OFFSET                       (0x000000E0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_ADDR                         (0xC00050E0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_OFFSET                       (0x000000E4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_ADDR                         (0xC00050E4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_OFFSET                       (0x000000E8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_ADDR                         (0xC00050E8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_OFFSET                       (0x000000F0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_ADDR                         (0xC00050F0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_OFFSET                       (0x000000F4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_ADDR                         (0xC00050F4)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_OFFSET                       (0x000000F8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_ADDR                         (0xC00050F8)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_OFFSET                       (0x00000100)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_ADDR                         (0xC0005100)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_OFFSET                       (0x00000104)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_ADDR                         (0xC0005104)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_OFFSET                       (0x00000108)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_ADDR                         (0xC0005108)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_OFFSET                       (0x00000110)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_ADDR                         (0xC0005110)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_OFFSET                       (0x00000114)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_ADDR                         (0xC0005114)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_OFFSET                       (0x00000118)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_ADDR                         (0xC0005118)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_OFFSET                       (0x00000120)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_ADDR                         (0xC0005120)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_OFFSET                       (0x00000124)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_ADDR                         (0xC0005124)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_OFFSET                       (0x00000128)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_ADDR                         (0xC0005128)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_OFFSET                       (0x00000130)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_ADDR                         (0xC0005130)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_OFFSET                       (0x00000134)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_ADDR                         (0xC0005134)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_OFFSET                       (0x00000138)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_ADDR                         (0xC0005138)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_OFFSET                       (0x00000140)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_ADDR                         (0xC0005140)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_OFFSET                       (0x00000144)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_ADDR                         (0xC0005144)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_OFFSET                       (0x00000148)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_ADDR                         (0xC0005148)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_OFFSET                       (0x00000150)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_ADDR                         (0xC0005150)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_OFFSET                       (0x00000154)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_ADDR                         (0xC0005154)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_OFFSET                       (0x00000158)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_ADDR                         (0xC0005158)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_OFFSET                      (0x00000160)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_ADDR                        (0xC0005160)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_OFFSET                      (0x00000164)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_ADDR                        (0xC0005164)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_OFFSET                      (0x00000168)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_ADDR                        (0xC0005168)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_OFFSET                      (0x00000170)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_ADDR                        (0xC0005170)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_OFFSET                      (0x00000174)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_ADDR                        (0xC0005174)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_OFFSET                      (0x00000178)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_ADDR                        (0xC0005178)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_OFFSET                          (0x00000180)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_ADDR                            (0xC0005180)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_OFFSET                          (0x00000184)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_ADDR                            (0xC0005184)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_OFFSET                          (0x00000188)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_ADDR                            (0xC0005188)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_OFFSET                          (0x0000018C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_ADDR                            (0xC000518C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_OFFSET                          (0x00000190)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_ADDR                            (0xC0005190)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_OFFSET                          (0x00000194)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_ADDR                            (0xC0005194)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_OFFSET                      (0x00000198)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_ADDR                        (0xC0005198)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_OFFSET                        (0x0000019C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_ADDR                          (0xC000519C)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_OFFSET                        (0x000001A0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_ADDR                          (0xC00051A0)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_OFFSET                        (0x00000220)
#define I3C_WRAP_0_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_ADDR                          (0xC0005220)


//==============================================================================
// Addresses for Address Map: i3c_ctrl
//==============================================================================


#define I3C_WRAP_0_I3C_CTRL_REG_MAP_BASE_ADDR  (0xC0005300)
#define I3C_WRAP_0_I3C_CTRL_REG_MAP_SIZE       (0x00000090)

#define I3C_WRAP_0_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_OFFSET                              (0x00000000)
#define I3C_WRAP_0_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_ADDR                                (0xC0005300)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_OFFSET                                 (0x00000004)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_ADDR                                   (0xC0005304)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_OFFSET                                 (0x00000008)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_ADDR                                   (0xC0005308)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_OFFSET                                 (0x0000000C)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_ADDR                                   (0xC000530C)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_OFFSET                                 (0x00000010)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_ADDR                                   (0xC0005310)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_3_REG_OFFSET                                  (0x00000014)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_3_REG_ADDR                                    (0xC0005314)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_4_REG_OFFSET                                  (0x00000018)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_4_REG_ADDR                                    (0xC0005318)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_5_REG_OFFSET                                  (0x0000001C)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_5_REG_ADDR                                    (0xC000531C)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_6_REG_OFFSET                                  (0x00000020)
#define I3C_WRAP_0_I3C_CTRL_PINSTRAPS_GROUP_6_REG_ADDR                                    (0xC0005320)
#define I3C_WRAP_0_I3C_CTRL_DMA_STAMP_0_REG_OFFSET                                        (0x00000024)
#define I3C_WRAP_0_I3C_CTRL_DMA_STAMP_0_REG_ADDR                                          (0xC0005324)
#define I3C_WRAP_0_I3C_CTRL_DMA_STAMP_1_REG_OFFSET                                        (0x00000028)
#define I3C_WRAP_0_I3C_CTRL_DMA_STAMP_1_REG_ADDR                                          (0xC0005328)
#define I3C_WRAP_0_I3C_CTRL_DMA_STAMP_2_REG_OFFSET                                        (0x0000002C)
#define I3C_WRAP_0_I3C_CTRL_DMA_STAMP_2_REG_ADDR                                          (0xC000532C)
#define I3C_WRAP_0_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_OFFSET                               (0x00000030)
#define I3C_WRAP_0_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_ADDR                                 (0xC0005330)
#define I3C_WRAP_0_I3C_CTRL_ASF_STATUS_REG_OFFSET                                         (0x00000038)
#define I3C_WRAP_0_I3C_CTRL_ASF_STATUS_REG_ADDR                                           (0xC0005338)
#define I3C_WRAP_0_I3C_CTRL_RESET_REQ_MASKS_REG_OFFSET                                    (0x0000003C)
#define I3C_WRAP_0_I3C_CTRL_RESET_REQ_MASKS_REG_ADDR                                      (0xC000533C)
#define I3C_WRAP_0_I3C_CTRL_GPI_0__REG_OFFSET                                             (0x00000040)
#define I3C_WRAP_0_I3C_CTRL_GPI_0__REG_ADDR                                               (0xC0005340)
#define I3C_WRAP_0_I3C_CTRL_GPI_1__REG_OFFSET                                             (0x00000044)
#define I3C_WRAP_0_I3C_CTRL_GPI_1__REG_ADDR                                               (0xC0005344)
#define I3C_WRAP_0_I3C_CTRL_GPI_2__REG_OFFSET                                             (0x00000048)
#define I3C_WRAP_0_I3C_CTRL_GPI_2__REG_ADDR                                               (0xC0005348)
#define I3C_WRAP_0_I3C_CTRL_GPI_3__REG_OFFSET                                             (0x0000004C)
#define I3C_WRAP_0_I3C_CTRL_GPI_3__REG_ADDR                                               (0xC000534C)
#define I3C_WRAP_0_I3C_CTRL_GPO_0__REG_OFFSET                                             (0x00000080)
#define I3C_WRAP_0_I3C_CTRL_GPO_0__REG_ADDR                                               (0xC0005380)
#define I3C_WRAP_0_I3C_CTRL_GPO_1__REG_OFFSET                                             (0x00000084)
#define I3C_WRAP_0_I3C_CTRL_GPO_1__REG_ADDR                                               (0xC0005384)
#define I3C_WRAP_0_I3C_CTRL_GPO_2__REG_OFFSET                                             (0x00000088)
#define I3C_WRAP_0_I3C_CTRL_GPO_2__REG_ADDR                                               (0xC0005388)
#define I3C_WRAP_0_I3C_CTRL_GPO_3__REG_OFFSET                                             (0x0000008C)
#define I3C_WRAP_0_I3C_CTRL_GPO_3__REG_ADDR                                               (0xC000538C)


//==============================================================================
// Addresses for Address Map: i3c_wrap_1
//==============================================================================


#define I3C_WRAP_1_REG_MAP_BASE_ADDR  (0xC0005400)
#define I3C_WRAP_1_REG_MAP_SIZE       (0x00000390)



//==============================================================================
// Addresses for Address Map: cadence_i3c
//==============================================================================


#define I3C_WRAP_1_CADENCE_I3C_REG_MAP_BASE_ADDR  (0xC0005400)
#define I3C_WRAP_1_CADENCE_I3C_REG_MAP_SIZE       (0x00000224)



//==============================================================================
// Register File: cdnsi3c_reg_a
//==============================================================================

#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_BASE_ADDR  (0xC0005400)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_SIZE       (0x00000224)

#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_OFFSET                            (0x00000000)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_ADDR                              (0xC0005400)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_OFFSET                      (0x00000004)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_ADDR                        (0xC0005404)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_OFFSET                      (0x00000008)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_ADDR                        (0xC0005408)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_OFFSET                            (0x0000000C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_ADDR                              (0xC000540C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_OFFSET                              (0x00000010)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_ADDR                                (0xC0005410)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_OFFSET                      (0x00000014)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_ADDR                        (0xC0005414)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_OFFSET                      (0x00000018)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_ADDR                        (0xC0005418)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_OFFSET                       (0x0000001C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_ADDR                         (0xC000541C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_OFFSET                           (0x00000020)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_ADDR                             (0xC0005420)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_OFFSET                           (0x00000024)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_ADDR                             (0xC0005424)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_OFFSET                           (0x00000028)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_ADDR                             (0xC0005428)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_OFFSET                           (0x0000002C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_ADDR                             (0xC000542C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_OFFSET                           (0x00000030)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_ADDR                             (0xC0005430)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_OFFSET                       (0x00000034)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_ADDR                         (0xC0005434)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_OFFSET                              (0x00000038)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_ADDR                                (0xC0005438)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_OFFSET                              (0x0000003C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_ADDR                                (0xC000543C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_OFFSET                           (0x00000040)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_ADDR                             (0xC0005440)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_OFFSET                           (0x00000044)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_ADDR                             (0xC0005444)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_OFFSET                           (0x00000048)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_ADDR                             (0xC0005448)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_OFFSET                           (0x0000004C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_ADDR                             (0xC000544C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_OFFSET                           (0x00000050)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_ADDR                             (0xC0005450)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_OFFSET                       (0x00000054)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_ADDR                         (0xC0005454)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_OFFSET                       (0x00000058)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_ADDR                         (0xC0005458)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_OFFSET                      (0x0000005C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_ADDR                        (0xC000545C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_OFFSET                         (0x00000060)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_ADDR                           (0xC0005460)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_OFFSET                         (0x00000064)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_ADDR                           (0xC0005464)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_OFFSET                           (0x00000068)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_ADDR                             (0xC0005468)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_OFFSET                    (0x0000006C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_ADDR                      (0xC000546C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_OFFSET                          (0x00000070)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_ADDR                            (0xC0005470)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_OFFSET                          (0x00000074)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_ADDR                            (0xC0005474)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_OFFSET                          (0x00000078)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_ADDR                            (0xC0005478)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_OFFSET                    (0x0000007C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_ADDR                      (0xC000547C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_OFFSET                           (0x00000080)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_ADDR                             (0xC0005480)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_OFFSET                     (0x00000084)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_ADDR                       (0xC0005484)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_OFFSET                   (0x00000088)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_ADDR                     (0xC0005488)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_OFFSET                   (0x0000008C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_ADDR                     (0xC000548C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_OFFSET                  (0x00000090)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_ADDR                    (0xC0005490)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_OFFSET                    (0x00000094)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_ADDR                      (0xC0005494)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_OFFSET            (0x00000098)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_ADDR              (0xC0005498)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_OFFSET                        (0x0000009C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_ADDR                          (0xC000549C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_OFFSET                          (0x000000A0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_ADDR                            (0xC00054A0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_OFFSET           (0x000000A4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_ADDR             (0xC00054A4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_OFFSET                       (0x000000A8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_ADDR                         (0xC00054A8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_OFFSET                       (0x000000AC)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_ADDR                         (0xC00054AC)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_OFFSET                         (0x000000B8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_ADDR                           (0xC00054B8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_OFFSET                       (0x000000C0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_ADDR                         (0xC00054C0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_OFFSET                       (0x000000C4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_ADDR                         (0xC00054C4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_OFFSET                       (0x000000C8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_ADDR                         (0xC00054C8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_OFFSET                       (0x000000D0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_ADDR                         (0xC00054D0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_OFFSET                       (0x000000D4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_ADDR                         (0xC00054D4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_OFFSET                       (0x000000D8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_ADDR                         (0xC00054D8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_OFFSET                       (0x000000E0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_ADDR                         (0xC00054E0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_OFFSET                       (0x000000E4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_ADDR                         (0xC00054E4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_OFFSET                       (0x000000E8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_ADDR                         (0xC00054E8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_OFFSET                       (0x000000F0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_ADDR                         (0xC00054F0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_OFFSET                       (0x000000F4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_ADDR                         (0xC00054F4)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_OFFSET                       (0x000000F8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_ADDR                         (0xC00054F8)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_OFFSET                       (0x00000100)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_ADDR                         (0xC0005500)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_OFFSET                       (0x00000104)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_ADDR                         (0xC0005504)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_OFFSET                       (0x00000108)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_ADDR                         (0xC0005508)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_OFFSET                       (0x00000110)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_ADDR                         (0xC0005510)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_OFFSET                       (0x00000114)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_ADDR                         (0xC0005514)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_OFFSET                       (0x00000118)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_ADDR                         (0xC0005518)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_OFFSET                       (0x00000120)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_ADDR                         (0xC0005520)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_OFFSET                       (0x00000124)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_ADDR                         (0xC0005524)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_OFFSET                       (0x00000128)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_ADDR                         (0xC0005528)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_OFFSET                       (0x00000130)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_ADDR                         (0xC0005530)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_OFFSET                       (0x00000134)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_ADDR                         (0xC0005534)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_OFFSET                       (0x00000138)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_ADDR                         (0xC0005538)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_OFFSET                       (0x00000140)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_ADDR                         (0xC0005540)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_OFFSET                       (0x00000144)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_ADDR                         (0xC0005544)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_OFFSET                       (0x00000148)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_ADDR                         (0xC0005548)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_OFFSET                       (0x00000150)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_ADDR                         (0xC0005550)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_OFFSET                       (0x00000154)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_ADDR                         (0xC0005554)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_OFFSET                       (0x00000158)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_ADDR                         (0xC0005558)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_OFFSET                      (0x00000160)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_ADDR                        (0xC0005560)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_OFFSET                      (0x00000164)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_ADDR                        (0xC0005564)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_OFFSET                      (0x00000168)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_ADDR                        (0xC0005568)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_OFFSET                      (0x00000170)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_ADDR                        (0xC0005570)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_OFFSET                      (0x00000174)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_ADDR                        (0xC0005574)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_OFFSET                      (0x00000178)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_ADDR                        (0xC0005578)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_OFFSET                          (0x00000180)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_ADDR                            (0xC0005580)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_OFFSET                          (0x00000184)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_ADDR                            (0xC0005584)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_OFFSET                          (0x00000188)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_ADDR                            (0xC0005588)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_OFFSET                          (0x0000018C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_ADDR                            (0xC000558C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_OFFSET                          (0x00000190)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_ADDR                            (0xC0005590)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_OFFSET                          (0x00000194)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_ADDR                            (0xC0005594)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_OFFSET                      (0x00000198)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_ADDR                        (0xC0005598)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_OFFSET                        (0x0000019C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_ADDR                          (0xC000559C)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_OFFSET                        (0x000001A0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_ADDR                          (0xC00055A0)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_OFFSET                        (0x00000220)
#define I3C_WRAP_1_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_ADDR                          (0xC0005620)


//==============================================================================
// Addresses for Address Map: i3c_ctrl
//==============================================================================


#define I3C_WRAP_1_I3C_CTRL_REG_MAP_BASE_ADDR  (0xC0005700)
#define I3C_WRAP_1_I3C_CTRL_REG_MAP_SIZE       (0x00000090)

#define I3C_WRAP_1_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_OFFSET                              (0x00000000)
#define I3C_WRAP_1_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_ADDR                                (0xC0005700)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_OFFSET                                 (0x00000004)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_ADDR                                   (0xC0005704)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_OFFSET                                 (0x00000008)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_ADDR                                   (0xC0005708)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_OFFSET                                 (0x0000000C)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_ADDR                                   (0xC000570C)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_OFFSET                                 (0x00000010)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_ADDR                                   (0xC0005710)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_3_REG_OFFSET                                  (0x00000014)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_3_REG_ADDR                                    (0xC0005714)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_4_REG_OFFSET                                  (0x00000018)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_4_REG_ADDR                                    (0xC0005718)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_5_REG_OFFSET                                  (0x0000001C)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_5_REG_ADDR                                    (0xC000571C)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_6_REG_OFFSET                                  (0x00000020)
#define I3C_WRAP_1_I3C_CTRL_PINSTRAPS_GROUP_6_REG_ADDR                                    (0xC0005720)
#define I3C_WRAP_1_I3C_CTRL_DMA_STAMP_0_REG_OFFSET                                        (0x00000024)
#define I3C_WRAP_1_I3C_CTRL_DMA_STAMP_0_REG_ADDR                                          (0xC0005724)
#define I3C_WRAP_1_I3C_CTRL_DMA_STAMP_1_REG_OFFSET                                        (0x00000028)
#define I3C_WRAP_1_I3C_CTRL_DMA_STAMP_1_REG_ADDR                                          (0xC0005728)
#define I3C_WRAP_1_I3C_CTRL_DMA_STAMP_2_REG_OFFSET                                        (0x0000002C)
#define I3C_WRAP_1_I3C_CTRL_DMA_STAMP_2_REG_ADDR                                          (0xC000572C)
#define I3C_WRAP_1_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_OFFSET                               (0x00000030)
#define I3C_WRAP_1_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_ADDR                                 (0xC0005730)
#define I3C_WRAP_1_I3C_CTRL_ASF_STATUS_REG_OFFSET                                         (0x00000038)
#define I3C_WRAP_1_I3C_CTRL_ASF_STATUS_REG_ADDR                                           (0xC0005738)
#define I3C_WRAP_1_I3C_CTRL_RESET_REQ_MASKS_REG_OFFSET                                    (0x0000003C)
#define I3C_WRAP_1_I3C_CTRL_RESET_REQ_MASKS_REG_ADDR                                      (0xC000573C)
#define I3C_WRAP_1_I3C_CTRL_GPI_0__REG_OFFSET                                             (0x00000040)
#define I3C_WRAP_1_I3C_CTRL_GPI_0__REG_ADDR                                               (0xC0005740)
#define I3C_WRAP_1_I3C_CTRL_GPI_1__REG_OFFSET                                             (0x00000044)
#define I3C_WRAP_1_I3C_CTRL_GPI_1__REG_ADDR                                               (0xC0005744)
#define I3C_WRAP_1_I3C_CTRL_GPI_2__REG_OFFSET                                             (0x00000048)
#define I3C_WRAP_1_I3C_CTRL_GPI_2__REG_ADDR                                               (0xC0005748)
#define I3C_WRAP_1_I3C_CTRL_GPI_3__REG_OFFSET                                             (0x0000004C)
#define I3C_WRAP_1_I3C_CTRL_GPI_3__REG_ADDR                                               (0xC000574C)
#define I3C_WRAP_1_I3C_CTRL_GPO_0__REG_OFFSET                                             (0x00000080)
#define I3C_WRAP_1_I3C_CTRL_GPO_0__REG_ADDR                                               (0xC0005780)
#define I3C_WRAP_1_I3C_CTRL_GPO_1__REG_OFFSET                                             (0x00000084)
#define I3C_WRAP_1_I3C_CTRL_GPO_1__REG_ADDR                                               (0xC0005784)
#define I3C_WRAP_1_I3C_CTRL_GPO_2__REG_OFFSET                                             (0x00000088)
#define I3C_WRAP_1_I3C_CTRL_GPO_2__REG_ADDR                                               (0xC0005788)
#define I3C_WRAP_1_I3C_CTRL_GPO_3__REG_OFFSET                                             (0x0000008C)
#define I3C_WRAP_1_I3C_CTRL_GPO_3__REG_ADDR                                               (0xC000578C)


//==============================================================================
// Addresses for Address Map: i3c_wrap_2
//==============================================================================


#define I3C_WRAP_2_REG_MAP_BASE_ADDR  (0xC0005800)
#define I3C_WRAP_2_REG_MAP_SIZE       (0x00000390)



//==============================================================================
// Addresses for Address Map: cadence_i3c
//==============================================================================


#define I3C_WRAP_2_CADENCE_I3C_REG_MAP_BASE_ADDR  (0xC0005800)
#define I3C_WRAP_2_CADENCE_I3C_REG_MAP_SIZE       (0x00000224)



//==============================================================================
// Register File: cdnsi3c_reg_a
//==============================================================================

#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_BASE_ADDR  (0xC0005800)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_SIZE       (0x00000224)

#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_OFFSET                            (0x00000000)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_ADDR                              (0xC0005800)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_OFFSET                      (0x00000004)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_ADDR                        (0xC0005804)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_OFFSET                      (0x00000008)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_ADDR                        (0xC0005808)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_OFFSET                            (0x0000000C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_ADDR                              (0xC000580C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_OFFSET                              (0x00000010)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_ADDR                                (0xC0005810)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_OFFSET                      (0x00000014)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_ADDR                        (0xC0005814)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_OFFSET                      (0x00000018)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_ADDR                        (0xC0005818)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_OFFSET                       (0x0000001C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_ADDR                         (0xC000581C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_OFFSET                           (0x00000020)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_ADDR                             (0xC0005820)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_OFFSET                           (0x00000024)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_ADDR                             (0xC0005824)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_OFFSET                           (0x00000028)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_ADDR                             (0xC0005828)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_OFFSET                           (0x0000002C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_ADDR                             (0xC000582C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_OFFSET                           (0x00000030)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_ADDR                             (0xC0005830)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_OFFSET                       (0x00000034)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_ADDR                         (0xC0005834)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_OFFSET                              (0x00000038)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_ADDR                                (0xC0005838)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_OFFSET                              (0x0000003C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_ADDR                                (0xC000583C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_OFFSET                           (0x00000040)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_ADDR                             (0xC0005840)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_OFFSET                           (0x00000044)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_ADDR                             (0xC0005844)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_OFFSET                           (0x00000048)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_ADDR                             (0xC0005848)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_OFFSET                           (0x0000004C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_ADDR                             (0xC000584C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_OFFSET                           (0x00000050)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_ADDR                             (0xC0005850)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_OFFSET                       (0x00000054)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_ADDR                         (0xC0005854)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_OFFSET                       (0x00000058)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_ADDR                         (0xC0005858)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_OFFSET                      (0x0000005C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_ADDR                        (0xC000585C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_OFFSET                         (0x00000060)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_ADDR                           (0xC0005860)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_OFFSET                         (0x00000064)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_ADDR                           (0xC0005864)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_OFFSET                           (0x00000068)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_ADDR                             (0xC0005868)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_OFFSET                    (0x0000006C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_ADDR                      (0xC000586C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_OFFSET                          (0x00000070)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_ADDR                            (0xC0005870)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_OFFSET                          (0x00000074)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_ADDR                            (0xC0005874)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_OFFSET                          (0x00000078)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_ADDR                            (0xC0005878)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_OFFSET                    (0x0000007C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_ADDR                      (0xC000587C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_OFFSET                           (0x00000080)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_ADDR                             (0xC0005880)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_OFFSET                     (0x00000084)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_ADDR                       (0xC0005884)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_OFFSET                   (0x00000088)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_ADDR                     (0xC0005888)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_OFFSET                   (0x0000008C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_ADDR                     (0xC000588C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_OFFSET                  (0x00000090)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_ADDR                    (0xC0005890)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_OFFSET                    (0x00000094)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_ADDR                      (0xC0005894)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_OFFSET            (0x00000098)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_ADDR              (0xC0005898)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_OFFSET                        (0x0000009C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_ADDR                          (0xC000589C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_OFFSET                          (0x000000A0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_ADDR                            (0xC00058A0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_OFFSET           (0x000000A4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_ADDR             (0xC00058A4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_OFFSET                       (0x000000A8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_ADDR                         (0xC00058A8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_OFFSET                       (0x000000AC)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_ADDR                         (0xC00058AC)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_OFFSET                         (0x000000B8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_ADDR                           (0xC00058B8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_OFFSET                       (0x000000C0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_ADDR                         (0xC00058C0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_OFFSET                       (0x000000C4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_ADDR                         (0xC00058C4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_OFFSET                       (0x000000C8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_ADDR                         (0xC00058C8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_OFFSET                       (0x000000D0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_ADDR                         (0xC00058D0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_OFFSET                       (0x000000D4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_ADDR                         (0xC00058D4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_OFFSET                       (0x000000D8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_ADDR                         (0xC00058D8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_OFFSET                       (0x000000E0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_ADDR                         (0xC00058E0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_OFFSET                       (0x000000E4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_ADDR                         (0xC00058E4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_OFFSET                       (0x000000E8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_ADDR                         (0xC00058E8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_OFFSET                       (0x000000F0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_ADDR                         (0xC00058F0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_OFFSET                       (0x000000F4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_ADDR                         (0xC00058F4)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_OFFSET                       (0x000000F8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_ADDR                         (0xC00058F8)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_OFFSET                       (0x00000100)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_ADDR                         (0xC0005900)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_OFFSET                       (0x00000104)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_ADDR                         (0xC0005904)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_OFFSET                       (0x00000108)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_ADDR                         (0xC0005908)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_OFFSET                       (0x00000110)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_ADDR                         (0xC0005910)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_OFFSET                       (0x00000114)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_ADDR                         (0xC0005914)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_OFFSET                       (0x00000118)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_ADDR                         (0xC0005918)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_OFFSET                       (0x00000120)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_ADDR                         (0xC0005920)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_OFFSET                       (0x00000124)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_ADDR                         (0xC0005924)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_OFFSET                       (0x00000128)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_ADDR                         (0xC0005928)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_OFFSET                       (0x00000130)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_ADDR                         (0xC0005930)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_OFFSET                       (0x00000134)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_ADDR                         (0xC0005934)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_OFFSET                       (0x00000138)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_ADDR                         (0xC0005938)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_OFFSET                       (0x00000140)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_ADDR                         (0xC0005940)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_OFFSET                       (0x00000144)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_ADDR                         (0xC0005944)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_OFFSET                       (0x00000148)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_ADDR                         (0xC0005948)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_OFFSET                       (0x00000150)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_ADDR                         (0xC0005950)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_OFFSET                       (0x00000154)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_ADDR                         (0xC0005954)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_OFFSET                       (0x00000158)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_ADDR                         (0xC0005958)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_OFFSET                      (0x00000160)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_ADDR                        (0xC0005960)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_OFFSET                      (0x00000164)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_ADDR                        (0xC0005964)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_OFFSET                      (0x00000168)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_ADDR                        (0xC0005968)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_OFFSET                      (0x00000170)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_ADDR                        (0xC0005970)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_OFFSET                      (0x00000174)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_ADDR                        (0xC0005974)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_OFFSET                      (0x00000178)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_ADDR                        (0xC0005978)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_OFFSET                          (0x00000180)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_ADDR                            (0xC0005980)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_OFFSET                          (0x00000184)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_ADDR                            (0xC0005984)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_OFFSET                          (0x00000188)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_ADDR                            (0xC0005988)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_OFFSET                          (0x0000018C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_ADDR                            (0xC000598C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_OFFSET                          (0x00000190)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_ADDR                            (0xC0005990)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_OFFSET                          (0x00000194)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_ADDR                            (0xC0005994)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_OFFSET                      (0x00000198)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_ADDR                        (0xC0005998)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_OFFSET                        (0x0000019C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_ADDR                          (0xC000599C)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_OFFSET                        (0x000001A0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_ADDR                          (0xC00059A0)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_OFFSET                        (0x00000220)
#define I3C_WRAP_2_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_ADDR                          (0xC0005A20)


//==============================================================================
// Addresses for Address Map: i3c_ctrl
//==============================================================================


#define I3C_WRAP_2_I3C_CTRL_REG_MAP_BASE_ADDR  (0xC0005B00)
#define I3C_WRAP_2_I3C_CTRL_REG_MAP_SIZE       (0x00000090)

#define I3C_WRAP_2_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_OFFSET                              (0x00000000)
#define I3C_WRAP_2_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_ADDR                                (0xC0005B00)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_OFFSET                                 (0x00000004)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_ADDR                                   (0xC0005B04)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_OFFSET                                 (0x00000008)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_ADDR                                   (0xC0005B08)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_OFFSET                                 (0x0000000C)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_ADDR                                   (0xC0005B0C)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_OFFSET                                 (0x00000010)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_ADDR                                   (0xC0005B10)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_3_REG_OFFSET                                  (0x00000014)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_3_REG_ADDR                                    (0xC0005B14)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_4_REG_OFFSET                                  (0x00000018)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_4_REG_ADDR                                    (0xC0005B18)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_5_REG_OFFSET                                  (0x0000001C)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_5_REG_ADDR                                    (0xC0005B1C)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_6_REG_OFFSET                                  (0x00000020)
#define I3C_WRAP_2_I3C_CTRL_PINSTRAPS_GROUP_6_REG_ADDR                                    (0xC0005B20)
#define I3C_WRAP_2_I3C_CTRL_DMA_STAMP_0_REG_OFFSET                                        (0x00000024)
#define I3C_WRAP_2_I3C_CTRL_DMA_STAMP_0_REG_ADDR                                          (0xC0005B24)
#define I3C_WRAP_2_I3C_CTRL_DMA_STAMP_1_REG_OFFSET                                        (0x00000028)
#define I3C_WRAP_2_I3C_CTRL_DMA_STAMP_1_REG_ADDR                                          (0xC0005B28)
#define I3C_WRAP_2_I3C_CTRL_DMA_STAMP_2_REG_OFFSET                                        (0x0000002C)
#define I3C_WRAP_2_I3C_CTRL_DMA_STAMP_2_REG_ADDR                                          (0xC0005B2C)
#define I3C_WRAP_2_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_OFFSET                               (0x00000030)
#define I3C_WRAP_2_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_ADDR                                 (0xC0005B30)
#define I3C_WRAP_2_I3C_CTRL_ASF_STATUS_REG_OFFSET                                         (0x00000038)
#define I3C_WRAP_2_I3C_CTRL_ASF_STATUS_REG_ADDR                                           (0xC0005B38)
#define I3C_WRAP_2_I3C_CTRL_RESET_REQ_MASKS_REG_OFFSET                                    (0x0000003C)
#define I3C_WRAP_2_I3C_CTRL_RESET_REQ_MASKS_REG_ADDR                                      (0xC0005B3C)
#define I3C_WRAP_2_I3C_CTRL_GPI_0__REG_OFFSET                                             (0x00000040)
#define I3C_WRAP_2_I3C_CTRL_GPI_0__REG_ADDR                                               (0xC0005B40)
#define I3C_WRAP_2_I3C_CTRL_GPI_1__REG_OFFSET                                             (0x00000044)
#define I3C_WRAP_2_I3C_CTRL_GPI_1__REG_ADDR                                               (0xC0005B44)
#define I3C_WRAP_2_I3C_CTRL_GPI_2__REG_OFFSET                                             (0x00000048)
#define I3C_WRAP_2_I3C_CTRL_GPI_2__REG_ADDR                                               (0xC0005B48)
#define I3C_WRAP_2_I3C_CTRL_GPI_3__REG_OFFSET                                             (0x0000004C)
#define I3C_WRAP_2_I3C_CTRL_GPI_3__REG_ADDR                                               (0xC0005B4C)
#define I3C_WRAP_2_I3C_CTRL_GPO_0__REG_OFFSET                                             (0x00000080)
#define I3C_WRAP_2_I3C_CTRL_GPO_0__REG_ADDR                                               (0xC0005B80)
#define I3C_WRAP_2_I3C_CTRL_GPO_1__REG_OFFSET                                             (0x00000084)
#define I3C_WRAP_2_I3C_CTRL_GPO_1__REG_ADDR                                               (0xC0005B84)
#define I3C_WRAP_2_I3C_CTRL_GPO_2__REG_OFFSET                                             (0x00000088)
#define I3C_WRAP_2_I3C_CTRL_GPO_2__REG_ADDR                                               (0xC0005B88)
#define I3C_WRAP_2_I3C_CTRL_GPO_3__REG_OFFSET                                             (0x0000008C)
#define I3C_WRAP_2_I3C_CTRL_GPO_3__REG_ADDR                                               (0xC0005B8C)


//==============================================================================
// Addresses for Address Map: i3c_wrap_3
//==============================================================================


#define I3C_WRAP_3_REG_MAP_BASE_ADDR  (0xC0005C00)
#define I3C_WRAP_3_REG_MAP_SIZE       (0x00000390)



//==============================================================================
// Addresses for Address Map: cadence_i3c
//==============================================================================


#define I3C_WRAP_3_CADENCE_I3C_REG_MAP_BASE_ADDR  (0xC0005C00)
#define I3C_WRAP_3_CADENCE_I3C_REG_MAP_SIZE       (0x00000224)



//==============================================================================
// Register File: cdnsi3c_reg_a
//==============================================================================

#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_BASE_ADDR  (0xC0005C00)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_SIZE       (0x00000224)

#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_OFFSET                            (0x00000000)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_ADDR                              (0xC0005C00)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_OFFSET                      (0x00000004)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_ADDR                        (0xC0005C04)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_OFFSET                      (0x00000008)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_ADDR                        (0xC0005C08)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_OFFSET                            (0x0000000C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_ADDR                              (0xC0005C0C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_OFFSET                              (0x00000010)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_ADDR                                (0xC0005C10)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_OFFSET                      (0x00000014)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_ADDR                        (0xC0005C14)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_OFFSET                      (0x00000018)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_ADDR                        (0xC0005C18)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_OFFSET                       (0x0000001C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_ADDR                         (0xC0005C1C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_OFFSET                           (0x00000020)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_ADDR                             (0xC0005C20)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_OFFSET                           (0x00000024)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_ADDR                             (0xC0005C24)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_OFFSET                           (0x00000028)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_ADDR                             (0xC0005C28)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_OFFSET                           (0x0000002C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_ADDR                             (0xC0005C2C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_OFFSET                           (0x00000030)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_ADDR                             (0xC0005C30)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_OFFSET                       (0x00000034)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_ADDR                         (0xC0005C34)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_OFFSET                              (0x00000038)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_ADDR                                (0xC0005C38)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_OFFSET                              (0x0000003C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_ADDR                                (0xC0005C3C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_OFFSET                           (0x00000040)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_ADDR                             (0xC0005C40)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_OFFSET                           (0x00000044)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_ADDR                             (0xC0005C44)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_OFFSET                           (0x00000048)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_ADDR                             (0xC0005C48)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_OFFSET                           (0x0000004C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_ADDR                             (0xC0005C4C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_OFFSET                           (0x00000050)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_ADDR                             (0xC0005C50)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_OFFSET                       (0x00000054)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_ADDR                         (0xC0005C54)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_OFFSET                       (0x00000058)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_ADDR                         (0xC0005C58)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_OFFSET                      (0x0000005C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_ADDR                        (0xC0005C5C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_OFFSET                         (0x00000060)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_ADDR                           (0xC0005C60)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_OFFSET                         (0x00000064)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_ADDR                           (0xC0005C64)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_OFFSET                           (0x00000068)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_ADDR                             (0xC0005C68)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_OFFSET                    (0x0000006C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_ADDR                      (0xC0005C6C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_OFFSET                          (0x00000070)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_ADDR                            (0xC0005C70)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_OFFSET                          (0x00000074)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_ADDR                            (0xC0005C74)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_OFFSET                          (0x00000078)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_ADDR                            (0xC0005C78)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_OFFSET                    (0x0000007C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_ADDR                      (0xC0005C7C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_OFFSET                           (0x00000080)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_ADDR                             (0xC0005C80)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_OFFSET                     (0x00000084)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_ADDR                       (0xC0005C84)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_OFFSET                   (0x00000088)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_ADDR                     (0xC0005C88)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_OFFSET                   (0x0000008C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_ADDR                     (0xC0005C8C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_OFFSET                  (0x00000090)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_ADDR                    (0xC0005C90)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_OFFSET                    (0x00000094)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_ADDR                      (0xC0005C94)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_OFFSET            (0x00000098)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_ADDR              (0xC0005C98)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_OFFSET                        (0x0000009C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_ADDR                          (0xC0005C9C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_OFFSET                          (0x000000A0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_ADDR                            (0xC0005CA0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_OFFSET           (0x000000A4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_ADDR             (0xC0005CA4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_OFFSET                       (0x000000A8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_ADDR                         (0xC0005CA8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_OFFSET                       (0x000000AC)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_ADDR                         (0xC0005CAC)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_OFFSET                         (0x000000B8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_ADDR                           (0xC0005CB8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_OFFSET                       (0x000000C0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_ADDR                         (0xC0005CC0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_OFFSET                       (0x000000C4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_ADDR                         (0xC0005CC4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_OFFSET                       (0x000000C8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_ADDR                         (0xC0005CC8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_OFFSET                       (0x000000D0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_ADDR                         (0xC0005CD0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_OFFSET                       (0x000000D4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_ADDR                         (0xC0005CD4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_OFFSET                       (0x000000D8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_ADDR                         (0xC0005CD8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_OFFSET                       (0x000000E0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_ADDR                         (0xC0005CE0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_OFFSET                       (0x000000E4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_ADDR                         (0xC0005CE4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_OFFSET                       (0x000000E8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_ADDR                         (0xC0005CE8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_OFFSET                       (0x000000F0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_ADDR                         (0xC0005CF0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_OFFSET                       (0x000000F4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_ADDR                         (0xC0005CF4)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_OFFSET                       (0x000000F8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_ADDR                         (0xC0005CF8)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_OFFSET                       (0x00000100)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_ADDR                         (0xC0005D00)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_OFFSET                       (0x00000104)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_ADDR                         (0xC0005D04)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_OFFSET                       (0x00000108)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_ADDR                         (0xC0005D08)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_OFFSET                       (0x00000110)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_ADDR                         (0xC0005D10)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_OFFSET                       (0x00000114)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_ADDR                         (0xC0005D14)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_OFFSET                       (0x00000118)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_ADDR                         (0xC0005D18)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_OFFSET                       (0x00000120)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_ADDR                         (0xC0005D20)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_OFFSET                       (0x00000124)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_ADDR                         (0xC0005D24)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_OFFSET                       (0x00000128)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_ADDR                         (0xC0005D28)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_OFFSET                       (0x00000130)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_ADDR                         (0xC0005D30)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_OFFSET                       (0x00000134)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_ADDR                         (0xC0005D34)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_OFFSET                       (0x00000138)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_ADDR                         (0xC0005D38)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_OFFSET                       (0x00000140)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_ADDR                         (0xC0005D40)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_OFFSET                       (0x00000144)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_ADDR                         (0xC0005D44)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_OFFSET                       (0x00000148)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_ADDR                         (0xC0005D48)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_OFFSET                       (0x00000150)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_ADDR                         (0xC0005D50)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_OFFSET                       (0x00000154)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_ADDR                         (0xC0005D54)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_OFFSET                       (0x00000158)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_ADDR                         (0xC0005D58)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_OFFSET                      (0x00000160)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_ADDR                        (0xC0005D60)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_OFFSET                      (0x00000164)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_ADDR                        (0xC0005D64)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_OFFSET                      (0x00000168)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_ADDR                        (0xC0005D68)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_OFFSET                      (0x00000170)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_ADDR                        (0xC0005D70)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_OFFSET                      (0x00000174)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_ADDR                        (0xC0005D74)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_OFFSET                      (0x00000178)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_ADDR                        (0xC0005D78)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_OFFSET                          (0x00000180)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_ADDR                            (0xC0005D80)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_OFFSET                          (0x00000184)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_ADDR                            (0xC0005D84)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_OFFSET                          (0x00000188)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_ADDR                            (0xC0005D88)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_OFFSET                          (0x0000018C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_ADDR                            (0xC0005D8C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_OFFSET                          (0x00000190)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_ADDR                            (0xC0005D90)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_OFFSET                          (0x00000194)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_ADDR                            (0xC0005D94)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_OFFSET                      (0x00000198)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_ADDR                        (0xC0005D98)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_OFFSET                        (0x0000019C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_ADDR                          (0xC0005D9C)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_OFFSET                        (0x000001A0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_ADDR                          (0xC0005DA0)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_OFFSET                        (0x00000220)
#define I3C_WRAP_3_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_ADDR                          (0xC0005E20)


//==============================================================================
// Addresses for Address Map: i3c_ctrl
//==============================================================================


#define I3C_WRAP_3_I3C_CTRL_REG_MAP_BASE_ADDR  (0xC0005F00)
#define I3C_WRAP_3_I3C_CTRL_REG_MAP_SIZE       (0x00000090)

#define I3C_WRAP_3_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_OFFSET                              (0x00000000)
#define I3C_WRAP_3_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_ADDR                                (0xC0005F00)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_OFFSET                                 (0x00000004)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_ADDR                                   (0xC0005F04)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_OFFSET                                 (0x00000008)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_ADDR                                   (0xC0005F08)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_OFFSET                                 (0x0000000C)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_ADDR                                   (0xC0005F0C)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_OFFSET                                 (0x00000010)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_ADDR                                   (0xC0005F10)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_3_REG_OFFSET                                  (0x00000014)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_3_REG_ADDR                                    (0xC0005F14)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_4_REG_OFFSET                                  (0x00000018)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_4_REG_ADDR                                    (0xC0005F18)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_5_REG_OFFSET                                  (0x0000001C)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_5_REG_ADDR                                    (0xC0005F1C)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_6_REG_OFFSET                                  (0x00000020)
#define I3C_WRAP_3_I3C_CTRL_PINSTRAPS_GROUP_6_REG_ADDR                                    (0xC0005F20)
#define I3C_WRAP_3_I3C_CTRL_DMA_STAMP_0_REG_OFFSET                                        (0x00000024)
#define I3C_WRAP_3_I3C_CTRL_DMA_STAMP_0_REG_ADDR                                          (0xC0005F24)
#define I3C_WRAP_3_I3C_CTRL_DMA_STAMP_1_REG_OFFSET                                        (0x00000028)
#define I3C_WRAP_3_I3C_CTRL_DMA_STAMP_1_REG_ADDR                                          (0xC0005F28)
#define I3C_WRAP_3_I3C_CTRL_DMA_STAMP_2_REG_OFFSET                                        (0x0000002C)
#define I3C_WRAP_3_I3C_CTRL_DMA_STAMP_2_REG_ADDR                                          (0xC0005F2C)
#define I3C_WRAP_3_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_OFFSET                               (0x00000030)
#define I3C_WRAP_3_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_ADDR                                 (0xC0005F30)
#define I3C_WRAP_3_I3C_CTRL_ASF_STATUS_REG_OFFSET                                         (0x00000038)
#define I3C_WRAP_3_I3C_CTRL_ASF_STATUS_REG_ADDR                                           (0xC0005F38)
#define I3C_WRAP_3_I3C_CTRL_RESET_REQ_MASKS_REG_OFFSET                                    (0x0000003C)
#define I3C_WRAP_3_I3C_CTRL_RESET_REQ_MASKS_REG_ADDR                                      (0xC0005F3C)
#define I3C_WRAP_3_I3C_CTRL_GPI_0__REG_OFFSET                                             (0x00000040)
#define I3C_WRAP_3_I3C_CTRL_GPI_0__REG_ADDR                                               (0xC0005F40)
#define I3C_WRAP_3_I3C_CTRL_GPI_1__REG_OFFSET                                             (0x00000044)
#define I3C_WRAP_3_I3C_CTRL_GPI_1__REG_ADDR                                               (0xC0005F44)
#define I3C_WRAP_3_I3C_CTRL_GPI_2__REG_OFFSET                                             (0x00000048)
#define I3C_WRAP_3_I3C_CTRL_GPI_2__REG_ADDR                                               (0xC0005F48)
#define I3C_WRAP_3_I3C_CTRL_GPI_3__REG_OFFSET                                             (0x0000004C)
#define I3C_WRAP_3_I3C_CTRL_GPI_3__REG_ADDR                                               (0xC0005F4C)
#define I3C_WRAP_3_I3C_CTRL_GPO_0__REG_OFFSET                                             (0x00000080)
#define I3C_WRAP_3_I3C_CTRL_GPO_0__REG_ADDR                                               (0xC0005F80)
#define I3C_WRAP_3_I3C_CTRL_GPO_1__REG_OFFSET                                             (0x00000084)
#define I3C_WRAP_3_I3C_CTRL_GPO_1__REG_ADDR                                               (0xC0005F84)
#define I3C_WRAP_3_I3C_CTRL_GPO_2__REG_OFFSET                                             (0x00000088)
#define I3C_WRAP_3_I3C_CTRL_GPO_2__REG_ADDR                                               (0xC0005F88)
#define I3C_WRAP_3_I3C_CTRL_GPO_3__REG_OFFSET                                             (0x0000008C)
#define I3C_WRAP_3_I3C_CTRL_GPO_3__REG_ADDR                                               (0xC0005F8C)


//==============================================================================
// Addresses for Address Map: i3c_wrap_4
//==============================================================================


#define I3C_WRAP_4_REG_MAP_BASE_ADDR  (0xC0006000)
#define I3C_WRAP_4_REG_MAP_SIZE       (0x00000390)



//==============================================================================
// Addresses for Address Map: cadence_i3c
//==============================================================================


#define I3C_WRAP_4_CADENCE_I3C_REG_MAP_BASE_ADDR  (0xC0006000)
#define I3C_WRAP_4_CADENCE_I3C_REG_MAP_SIZE       (0x00000224)



//==============================================================================
// Register File: cdnsi3c_reg_a
//==============================================================================

#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_BASE_ADDR  (0xC0006000)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_SIZE       (0x00000224)

#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_OFFSET                            (0x00000000)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_ADDR                              (0xC0006000)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_OFFSET                      (0x00000004)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_ADDR                        (0xC0006004)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_OFFSET                      (0x00000008)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_ADDR                        (0xC0006008)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_OFFSET                            (0x0000000C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_ADDR                              (0xC000600C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_OFFSET                              (0x00000010)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_ADDR                                (0xC0006010)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_OFFSET                      (0x00000014)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_ADDR                        (0xC0006014)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_OFFSET                      (0x00000018)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_ADDR                        (0xC0006018)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_OFFSET                       (0x0000001C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_ADDR                         (0xC000601C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_OFFSET                           (0x00000020)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_ADDR                             (0xC0006020)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_OFFSET                           (0x00000024)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_ADDR                             (0xC0006024)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_OFFSET                           (0x00000028)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_ADDR                             (0xC0006028)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_OFFSET                           (0x0000002C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_ADDR                             (0xC000602C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_OFFSET                           (0x00000030)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_ADDR                             (0xC0006030)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_OFFSET                       (0x00000034)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_ADDR                         (0xC0006034)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_OFFSET                              (0x00000038)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_ADDR                                (0xC0006038)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_OFFSET                              (0x0000003C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_ADDR                                (0xC000603C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_OFFSET                           (0x00000040)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_ADDR                             (0xC0006040)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_OFFSET                           (0x00000044)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_ADDR                             (0xC0006044)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_OFFSET                           (0x00000048)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_ADDR                             (0xC0006048)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_OFFSET                           (0x0000004C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_ADDR                             (0xC000604C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_OFFSET                           (0x00000050)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_ADDR                             (0xC0006050)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_OFFSET                       (0x00000054)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_ADDR                         (0xC0006054)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_OFFSET                       (0x00000058)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_ADDR                         (0xC0006058)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_OFFSET                      (0x0000005C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_ADDR                        (0xC000605C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_OFFSET                         (0x00000060)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_ADDR                           (0xC0006060)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_OFFSET                         (0x00000064)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_ADDR                           (0xC0006064)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_OFFSET                           (0x00000068)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_ADDR                             (0xC0006068)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_OFFSET                    (0x0000006C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_ADDR                      (0xC000606C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_OFFSET                          (0x00000070)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_ADDR                            (0xC0006070)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_OFFSET                          (0x00000074)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_ADDR                            (0xC0006074)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_OFFSET                          (0x00000078)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_ADDR                            (0xC0006078)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_OFFSET                    (0x0000007C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_ADDR                      (0xC000607C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_OFFSET                           (0x00000080)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_ADDR                             (0xC0006080)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_OFFSET                     (0x00000084)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_ADDR                       (0xC0006084)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_OFFSET                   (0x00000088)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_ADDR                     (0xC0006088)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_OFFSET                   (0x0000008C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_ADDR                     (0xC000608C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_OFFSET                  (0x00000090)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_ADDR                    (0xC0006090)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_OFFSET                    (0x00000094)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_ADDR                      (0xC0006094)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_OFFSET            (0x00000098)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_ADDR              (0xC0006098)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_OFFSET                        (0x0000009C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_ADDR                          (0xC000609C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_OFFSET                          (0x000000A0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_ADDR                            (0xC00060A0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_OFFSET           (0x000000A4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_ADDR             (0xC00060A4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_OFFSET                       (0x000000A8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_ADDR                         (0xC00060A8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_OFFSET                       (0x000000AC)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_ADDR                         (0xC00060AC)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_OFFSET                         (0x000000B8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_ADDR                           (0xC00060B8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_OFFSET                       (0x000000C0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_ADDR                         (0xC00060C0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_OFFSET                       (0x000000C4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_ADDR                         (0xC00060C4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_OFFSET                       (0x000000C8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_ADDR                         (0xC00060C8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_OFFSET                       (0x000000D0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_ADDR                         (0xC00060D0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_OFFSET                       (0x000000D4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_ADDR                         (0xC00060D4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_OFFSET                       (0x000000D8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_ADDR                         (0xC00060D8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_OFFSET                       (0x000000E0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_ADDR                         (0xC00060E0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_OFFSET                       (0x000000E4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_ADDR                         (0xC00060E4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_OFFSET                       (0x000000E8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_ADDR                         (0xC00060E8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_OFFSET                       (0x000000F0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_ADDR                         (0xC00060F0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_OFFSET                       (0x000000F4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_ADDR                         (0xC00060F4)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_OFFSET                       (0x000000F8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_ADDR                         (0xC00060F8)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_OFFSET                       (0x00000100)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_ADDR                         (0xC0006100)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_OFFSET                       (0x00000104)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_ADDR                         (0xC0006104)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_OFFSET                       (0x00000108)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_ADDR                         (0xC0006108)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_OFFSET                       (0x00000110)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_ADDR                         (0xC0006110)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_OFFSET                       (0x00000114)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_ADDR                         (0xC0006114)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_OFFSET                       (0x00000118)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_ADDR                         (0xC0006118)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_OFFSET                       (0x00000120)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_ADDR                         (0xC0006120)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_OFFSET                       (0x00000124)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_ADDR                         (0xC0006124)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_OFFSET                       (0x00000128)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_ADDR                         (0xC0006128)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_OFFSET                       (0x00000130)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_ADDR                         (0xC0006130)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_OFFSET                       (0x00000134)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_ADDR                         (0xC0006134)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_OFFSET                       (0x00000138)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_ADDR                         (0xC0006138)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_OFFSET                       (0x00000140)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_ADDR                         (0xC0006140)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_OFFSET                       (0x00000144)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_ADDR                         (0xC0006144)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_OFFSET                       (0x00000148)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_ADDR                         (0xC0006148)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_OFFSET                       (0x00000150)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_ADDR                         (0xC0006150)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_OFFSET                       (0x00000154)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_ADDR                         (0xC0006154)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_OFFSET                       (0x00000158)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_ADDR                         (0xC0006158)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_OFFSET                      (0x00000160)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_ADDR                        (0xC0006160)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_OFFSET                      (0x00000164)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_ADDR                        (0xC0006164)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_OFFSET                      (0x00000168)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_ADDR                        (0xC0006168)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_OFFSET                      (0x00000170)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_ADDR                        (0xC0006170)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_OFFSET                      (0x00000174)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_ADDR                        (0xC0006174)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_OFFSET                      (0x00000178)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_ADDR                        (0xC0006178)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_OFFSET                          (0x00000180)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_ADDR                            (0xC0006180)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_OFFSET                          (0x00000184)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_ADDR                            (0xC0006184)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_OFFSET                          (0x00000188)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_ADDR                            (0xC0006188)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_OFFSET                          (0x0000018C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_ADDR                            (0xC000618C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_OFFSET                          (0x00000190)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_ADDR                            (0xC0006190)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_OFFSET                          (0x00000194)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_ADDR                            (0xC0006194)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_OFFSET                      (0x00000198)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_ADDR                        (0xC0006198)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_OFFSET                        (0x0000019C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_ADDR                          (0xC000619C)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_OFFSET                        (0x000001A0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_ADDR                          (0xC00061A0)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_OFFSET                        (0x00000220)
#define I3C_WRAP_4_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_ADDR                          (0xC0006220)


//==============================================================================
// Addresses for Address Map: i3c_ctrl
//==============================================================================


#define I3C_WRAP_4_I3C_CTRL_REG_MAP_BASE_ADDR  (0xC0006300)
#define I3C_WRAP_4_I3C_CTRL_REG_MAP_SIZE       (0x00000090)

#define I3C_WRAP_4_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_OFFSET                              (0x00000000)
#define I3C_WRAP_4_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_ADDR                                (0xC0006300)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_OFFSET                                 (0x00000004)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_ADDR                                   (0xC0006304)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_OFFSET                                 (0x00000008)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_ADDR                                   (0xC0006308)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_OFFSET                                 (0x0000000C)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_ADDR                                   (0xC000630C)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_OFFSET                                 (0x00000010)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_ADDR                                   (0xC0006310)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_3_REG_OFFSET                                  (0x00000014)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_3_REG_ADDR                                    (0xC0006314)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_4_REG_OFFSET                                  (0x00000018)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_4_REG_ADDR                                    (0xC0006318)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_5_REG_OFFSET                                  (0x0000001C)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_5_REG_ADDR                                    (0xC000631C)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_6_REG_OFFSET                                  (0x00000020)
#define I3C_WRAP_4_I3C_CTRL_PINSTRAPS_GROUP_6_REG_ADDR                                    (0xC0006320)
#define I3C_WRAP_4_I3C_CTRL_DMA_STAMP_0_REG_OFFSET                                        (0x00000024)
#define I3C_WRAP_4_I3C_CTRL_DMA_STAMP_0_REG_ADDR                                          (0xC0006324)
#define I3C_WRAP_4_I3C_CTRL_DMA_STAMP_1_REG_OFFSET                                        (0x00000028)
#define I3C_WRAP_4_I3C_CTRL_DMA_STAMP_1_REG_ADDR                                          (0xC0006328)
#define I3C_WRAP_4_I3C_CTRL_DMA_STAMP_2_REG_OFFSET                                        (0x0000002C)
#define I3C_WRAP_4_I3C_CTRL_DMA_STAMP_2_REG_ADDR                                          (0xC000632C)
#define I3C_WRAP_4_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_OFFSET                               (0x00000030)
#define I3C_WRAP_4_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_ADDR                                 (0xC0006330)
#define I3C_WRAP_4_I3C_CTRL_ASF_STATUS_REG_OFFSET                                         (0x00000038)
#define I3C_WRAP_4_I3C_CTRL_ASF_STATUS_REG_ADDR                                           (0xC0006338)
#define I3C_WRAP_4_I3C_CTRL_RESET_REQ_MASKS_REG_OFFSET                                    (0x0000003C)
#define I3C_WRAP_4_I3C_CTRL_RESET_REQ_MASKS_REG_ADDR                                      (0xC000633C)
#define I3C_WRAP_4_I3C_CTRL_GPI_0__REG_OFFSET                                             (0x00000040)
#define I3C_WRAP_4_I3C_CTRL_GPI_0__REG_ADDR                                               (0xC0006340)
#define I3C_WRAP_4_I3C_CTRL_GPI_1__REG_OFFSET                                             (0x00000044)
#define I3C_WRAP_4_I3C_CTRL_GPI_1__REG_ADDR                                               (0xC0006344)
#define I3C_WRAP_4_I3C_CTRL_GPI_2__REG_OFFSET                                             (0x00000048)
#define I3C_WRAP_4_I3C_CTRL_GPI_2__REG_ADDR                                               (0xC0006348)
#define I3C_WRAP_4_I3C_CTRL_GPI_3__REG_OFFSET                                             (0x0000004C)
#define I3C_WRAP_4_I3C_CTRL_GPI_3__REG_ADDR                                               (0xC000634C)
#define I3C_WRAP_4_I3C_CTRL_GPO_0__REG_OFFSET                                             (0x00000080)
#define I3C_WRAP_4_I3C_CTRL_GPO_0__REG_ADDR                                               (0xC0006380)
#define I3C_WRAP_4_I3C_CTRL_GPO_1__REG_OFFSET                                             (0x00000084)
#define I3C_WRAP_4_I3C_CTRL_GPO_1__REG_ADDR                                               (0xC0006384)
#define I3C_WRAP_4_I3C_CTRL_GPO_2__REG_OFFSET                                             (0x00000088)
#define I3C_WRAP_4_I3C_CTRL_GPO_2__REG_ADDR                                               (0xC0006388)
#define I3C_WRAP_4_I3C_CTRL_GPO_3__REG_OFFSET                                             (0x0000008C)
#define I3C_WRAP_4_I3C_CTRL_GPO_3__REG_ADDR                                               (0xC000638C)


//==============================================================================
// Addresses for Address Map: i3c_wrap_5
//==============================================================================


#define I3C_WRAP_5_REG_MAP_BASE_ADDR  (0xC0006400)
#define I3C_WRAP_5_REG_MAP_SIZE       (0x00000390)



//==============================================================================
// Addresses for Address Map: cadence_i3c
//==============================================================================


#define I3C_WRAP_5_CADENCE_I3C_REG_MAP_BASE_ADDR  (0xC0006400)
#define I3C_WRAP_5_CADENCE_I3C_REG_MAP_SIZE       (0x00000224)



//==============================================================================
// Register File: cdnsi3c_reg_a
//==============================================================================

#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_BASE_ADDR  (0xC0006400)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_REG_FILE_SIZE       (0x00000224)

#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_OFFSET                            (0x00000000)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID_REG_ADDR                              (0xC0006400)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_OFFSET                      (0x00000004)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS0_REG_ADDR                        (0xC0006404)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_OFFSET                      (0x00000008)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CONF_STATUS1_REG_ADDR                        (0xC0006408)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_OFFSET                            (0x0000000C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_REV_ID_REG_ADDR                              (0xC000640C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_OFFSET                              (0x00000010)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CTRL_REG_ADDR                                (0xC0006410)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_OFFSET                      (0x00000014)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL0_REG_ADDR                        (0xC0006414)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_OFFSET                      (0x00000018)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_PRESCL_CTRL1_REG_ADDR                        (0xC0006418)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_OFFSET                       (0x0000001C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS4_REG_ADDR                         (0xC000641C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_OFFSET                           (0x00000020)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_IER_REG_ADDR                             (0xC0006420)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_OFFSET                           (0x00000024)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_IDR_REG_ADDR                             (0xC0006424)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_OFFSET                           (0x00000028)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_IMR_REG_ADDR                             (0xC0006428)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_OFFSET                           (0x0000002C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_ICR_REG_ADDR                             (0xC000642C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_OFFSET                           (0x00000030)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_ISR_REG_ADDR                             (0xC0006430)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_OFFSET                       (0x00000034)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_MST_STATUS0_REG_ADDR                         (0xC0006434)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_OFFSET                              (0x00000038)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMDR_REG_ADDR                                (0xC0006438)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_OFFSET                              (0x0000003C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IBIR_REG_ADDR                                (0xC000643C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_OFFSET                           (0x00000040)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IER_REG_ADDR                             (0xC0006440)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_OFFSET                           (0x00000044)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IDR_REG_ADDR                             (0xC0006444)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_OFFSET                           (0x00000048)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IMR_REG_ADDR                             (0xC0006448)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_OFFSET                           (0x0000004C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_ICR_REG_ADDR                             (0xC000644C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_OFFSET                           (0x00000050)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_ISR_REG_ADDR                             (0xC0006450)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_OFFSET                       (0x00000054)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS0_REG_ADDR                         (0xC0006454)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_OFFSET                       (0x00000058)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS1_REG_ADDR                         (0xC0006458)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_OFFSET                      (0x0000005C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_IBI_CTRL_REG_ADDR                        (0xC000645C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_OFFSET                         (0x00000060)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMD0_FIFO_REG_ADDR                           (0xC0006460)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_OFFSET                         (0x00000064)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMD1_FIFO_REG_ADDR                           (0xC0006464)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_OFFSET                           (0x00000068)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_REG_ADDR                             (0xC0006468)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_OFFSET                    (0x0000006C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_TX_FIFO_STATUS_REG_ADDR                      (0xC000646C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_OFFSET                          (0x00000070)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD0_REG_ADDR                            (0xC0006470)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_OFFSET                          (0x00000074)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IMD_CMD1_REG_ADDR                            (0xC0006474)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_OFFSET                          (0x00000078)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IMD_DATA_REG_ADDR                            (0xC0006478)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_OFFSET                    (0x0000007C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_STATUS_REG_ADDR                      (0xC000647C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_OFFSET                           (0x00000080)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_RX_FIFO_REG_ADDR                             (0xC0006480)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_OFFSET                     (0x00000084)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_IBI_DATA_FIFO_REG_ADDR                       (0xC0006484)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_OFFSET                   (0x00000088)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_FIFO_REG_ADDR                     (0xC0006488)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_OFFSET                   (0x0000008C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_RX_FIFO_REG_ADDR                     (0xC000648C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_OFFSET                  (0x00000090)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_CMD_IBI_THR_CTRL_REG_ADDR                    (0xC0006490)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_OFFSET                    (0x00000094)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_TX_RX_THR_CTRL_REG_ADDR                      (0xC0006494)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_OFFSET            (0x00000098)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_DDR_TX_RX_THR_CTRL_REG_ADDR              (0xC0006498)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_OFFSET                        (0x0000009C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_FLUSH_CTRL_REG_ADDR                          (0xC000649C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_OFFSET                          (0x000000A0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_CTRL_REG_ADDR                            (0xC00064A0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_OFFSET           (0x000000A4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_PROTOCOL_ERROR_TYPE_REG_ADDR             (0xC00064A4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_OFFSET                       (0x000000A8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS2_REG_ADDR                         (0xC00064A8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_OFFSET                       (0x000000AC)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SLV_STATUS3_REG_ADDR                         (0xC00064AC)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_OFFSET                         (0x000000B8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEVS_CTRL_REG_ADDR                           (0xC00064B8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_OFFSET                       (0x000000C0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR0_REG_ADDR                         (0xC00064C0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_OFFSET                       (0x000000C4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR1_REG_ADDR                         (0xC00064C4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_OFFSET                       (0x000000C8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID0_RR2_REG_ADDR                         (0xC00064C8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_OFFSET                       (0x000000D0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR0_REG_ADDR                         (0xC00064D0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_OFFSET                       (0x000000D4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR1_REG_ADDR                         (0xC00064D4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_OFFSET                       (0x000000D8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID1_RR2_REG_ADDR                         (0xC00064D8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_OFFSET                       (0x000000E0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR0_REG_ADDR                         (0xC00064E0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_OFFSET                       (0x000000E4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR1_REG_ADDR                         (0xC00064E4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_OFFSET                       (0x000000E8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID2_RR2_REG_ADDR                         (0xC00064E8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_OFFSET                       (0x000000F0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR0_REG_ADDR                         (0xC00064F0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_OFFSET                       (0x000000F4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR1_REG_ADDR                         (0xC00064F4)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_OFFSET                       (0x000000F8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID3_RR2_REG_ADDR                         (0xC00064F8)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_OFFSET                       (0x00000100)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR0_REG_ADDR                         (0xC0006500)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_OFFSET                       (0x00000104)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR1_REG_ADDR                         (0xC0006504)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_OFFSET                       (0x00000108)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID4_RR2_REG_ADDR                         (0xC0006508)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_OFFSET                       (0x00000110)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR0_REG_ADDR                         (0xC0006510)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_OFFSET                       (0x00000114)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR1_REG_ADDR                         (0xC0006514)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_OFFSET                       (0x00000118)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID5_RR2_REG_ADDR                         (0xC0006518)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_OFFSET                       (0x00000120)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR0_REG_ADDR                         (0xC0006520)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_OFFSET                       (0x00000124)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR1_REG_ADDR                         (0xC0006524)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_OFFSET                       (0x00000128)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID6_RR2_REG_ADDR                         (0xC0006528)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_OFFSET                       (0x00000130)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR0_REG_ADDR                         (0xC0006530)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_OFFSET                       (0x00000134)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR1_REG_ADDR                         (0xC0006534)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_OFFSET                       (0x00000138)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID7_RR2_REG_ADDR                         (0xC0006538)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_OFFSET                       (0x00000140)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR0_REG_ADDR                         (0xC0006540)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_OFFSET                       (0x00000144)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR1_REG_ADDR                         (0xC0006544)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_OFFSET                       (0x00000148)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID8_RR2_REG_ADDR                         (0xC0006548)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_OFFSET                       (0x00000150)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR0_REG_ADDR                         (0xC0006550)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_OFFSET                       (0x00000154)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR1_REG_ADDR                         (0xC0006554)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_OFFSET                       (0x00000158)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID9_RR2_REG_ADDR                         (0xC0006558)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_OFFSET                      (0x00000160)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR0_REG_ADDR                        (0xC0006560)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_OFFSET                      (0x00000164)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR1_REG_ADDR                        (0xC0006564)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_OFFSET                      (0x00000168)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID10_RR2_REG_ADDR                        (0xC0006568)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_OFFSET                      (0x00000170)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR0_REG_ADDR                        (0xC0006570)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_OFFSET                      (0x00000174)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR1_REG_ADDR                        (0xC0006574)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_OFFSET                      (0x00000178)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_DEV_ID11_RR2_REG_ADDR                        (0xC0006578)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_OFFSET                          (0x00000180)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP0_REG_ADDR                            (0xC0006580)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_OFFSET                          (0x00000184)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP1_REG_ADDR                            (0xC0006584)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_OFFSET                          (0x00000188)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP2_REG_ADDR                            (0xC0006588)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_OFFSET                          (0x0000018C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP3_REG_ADDR                            (0xC000658C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_OFFSET                          (0x00000190)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP4_REG_ADDR                            (0xC0006590)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_OFFSET                          (0x00000194)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_SIR_MAP5_REG_ADDR                            (0xC0006594)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_OFFSET                      (0x00000198)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_LIST_REG_ADDR                        (0xC0006598)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_OFFSET                        (0x0000019C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GRPADDR_CS_REG_ADDR                          (0xC000659C)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_OFFSET                        (0x000001A0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GPIR_WORD0_REG_ADDR                          (0xC00065A0)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_OFFSET                        (0x00000220)
#define I3C_WRAP_5_CADENCE_I3C_CDNSI3C_REG_A_GPOR_WORD0_REG_ADDR                          (0xC0006620)


//==============================================================================
// Addresses for Address Map: i3c_ctrl
//==============================================================================


#define I3C_WRAP_5_I3C_CTRL_REG_MAP_BASE_ADDR  (0xC0006700)
#define I3C_WRAP_5_I3C_CTRL_REG_MAP_SIZE       (0x00000090)

#define I3C_WRAP_5_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_OFFSET                              (0x00000000)
#define I3C_WRAP_5_I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_ADDR                                (0xC0006700)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_OFFSET                                 (0x00000004)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_1A_REG_ADDR                                   (0xC0006704)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_OFFSET                                 (0x00000008)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_1B_REG_ADDR                                   (0xC0006708)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_OFFSET                                 (0x0000000C)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_2A_REG_ADDR                                   (0xC000670C)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_OFFSET                                 (0x00000010)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_2B_REG_ADDR                                   (0xC0006710)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_3_REG_OFFSET                                  (0x00000014)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_3_REG_ADDR                                    (0xC0006714)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_4_REG_OFFSET                                  (0x00000018)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_4_REG_ADDR                                    (0xC0006718)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_5_REG_OFFSET                                  (0x0000001C)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_5_REG_ADDR                                    (0xC000671C)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_6_REG_OFFSET                                  (0x00000020)
#define I3C_WRAP_5_I3C_CTRL_PINSTRAPS_GROUP_6_REG_ADDR                                    (0xC0006720)
#define I3C_WRAP_5_I3C_CTRL_DMA_STAMP_0_REG_OFFSET                                        (0x00000024)
#define I3C_WRAP_5_I3C_CTRL_DMA_STAMP_0_REG_ADDR                                          (0xC0006724)
#define I3C_WRAP_5_I3C_CTRL_DMA_STAMP_1_REG_OFFSET                                        (0x00000028)
#define I3C_WRAP_5_I3C_CTRL_DMA_STAMP_1_REG_ADDR                                          (0xC0006728)
#define I3C_WRAP_5_I3C_CTRL_DMA_STAMP_2_REG_OFFSET                                        (0x0000002C)
#define I3C_WRAP_5_I3C_CTRL_DMA_STAMP_2_REG_ADDR                                          (0xC000672C)
#define I3C_WRAP_5_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_OFFSET                               (0x00000030)
#define I3C_WRAP_5_I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_ADDR                                 (0xC0006730)
#define I3C_WRAP_5_I3C_CTRL_ASF_STATUS_REG_OFFSET                                         (0x00000038)
#define I3C_WRAP_5_I3C_CTRL_ASF_STATUS_REG_ADDR                                           (0xC0006738)
#define I3C_WRAP_5_I3C_CTRL_RESET_REQ_MASKS_REG_OFFSET                                    (0x0000003C)
#define I3C_WRAP_5_I3C_CTRL_RESET_REQ_MASKS_REG_ADDR                                      (0xC000673C)
#define I3C_WRAP_5_I3C_CTRL_GPI_0__REG_OFFSET                                             (0x00000040)
#define I3C_WRAP_5_I3C_CTRL_GPI_0__REG_ADDR                                               (0xC0006740)
#define I3C_WRAP_5_I3C_CTRL_GPI_1__REG_OFFSET                                             (0x00000044)
#define I3C_WRAP_5_I3C_CTRL_GPI_1__REG_ADDR                                               (0xC0006744)
#define I3C_WRAP_5_I3C_CTRL_GPI_2__REG_OFFSET                                             (0x00000048)
#define I3C_WRAP_5_I3C_CTRL_GPI_2__REG_ADDR                                               (0xC0006748)
#define I3C_WRAP_5_I3C_CTRL_GPI_3__REG_OFFSET                                             (0x0000004C)
#define I3C_WRAP_5_I3C_CTRL_GPI_3__REG_ADDR                                               (0xC000674C)
#define I3C_WRAP_5_I3C_CTRL_GPO_0__REG_OFFSET                                             (0x00000080)
#define I3C_WRAP_5_I3C_CTRL_GPO_0__REG_ADDR                                               (0xC0006780)
#define I3C_WRAP_5_I3C_CTRL_GPO_1__REG_OFFSET                                             (0x00000084)
#define I3C_WRAP_5_I3C_CTRL_GPO_1__REG_ADDR                                               (0xC0006784)
#define I3C_WRAP_5_I3C_CTRL_GPO_2__REG_OFFSET                                             (0x00000088)
#define I3C_WRAP_5_I3C_CTRL_GPO_2__REG_ADDR                                               (0xC0006788)
#define I3C_WRAP_5_I3C_CTRL_GPO_3__REG_OFFSET                                             (0x0000008C)
#define I3C_WRAP_5_I3C_CTRL_GPO_3__REG_ADDR                                               (0xC000678C)


//==============================================================================
// Addresses for Address Map: pvt
//==============================================================================


#define PVT_REG_MAP_BASE_ADDR  (0xC0007000)
#define PVT_REG_MAP_SIZE       (0x00000948)



//==============================================================================
// Addresses for Address Map: combined_pvt_ctrl
//==============================================================================


#define PVT_COMBINED_PVT_CTRL_REG_MAP_BASE_ADDR  (0xC0007000)
#define PVT_COMBINED_PVT_CTRL_REG_MAP_SIZE       (0x00000098)

#define PVT_COMBINED_PVT_CTRL_PROCESS_CTRL_REG_OFFSET                                     (0x00000000)
#define PVT_COMBINED_PVT_CTRL_PROCESS_CTRL_REG_ADDR                                       (0xC0007000)
#define PVT_COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_REG_OFFSET                             (0x00000004)
#define PVT_COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_REG_ADDR                               (0xC0007004)
#define PVT_COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_REG_OFFSET                                (0x00000010)
#define PVT_COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_REG_ADDR                                  (0xC0007010)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_0__REG_OFFSET                                    (0x00000020)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_0__REG_ADDR                                      (0xC0007020)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_1__REG_OFFSET                                    (0x00000024)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_1__REG_ADDR                                      (0xC0007024)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_2__REG_OFFSET                                    (0x00000028)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_2__REG_ADDR                                      (0xC0007028)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_3__REG_OFFSET                                    (0x0000002C)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_3__REG_ADDR                                      (0xC000702C)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_4__REG_OFFSET                                    (0x00000030)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_4__REG_ADDR                                      (0xC0007030)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_5__REG_OFFSET                                    (0x00000034)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_5__REG_ADDR                                      (0xC0007034)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_6__REG_OFFSET                                    (0x00000038)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_6__REG_ADDR                                      (0xC0007038)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_7__REG_OFFSET                                    (0x0000003C)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_7__REG_ADDR                                      (0xC000703C)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_8__REG_OFFSET                                    (0x00000040)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_8__REG_ADDR                                      (0xC0007040)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_9__REG_OFFSET                                    (0x00000044)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_9__REG_ADDR                                      (0xC0007044)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_10__REG_OFFSET                                   (0x00000048)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_10__REG_ADDR                                     (0xC0007048)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_11__REG_OFFSET                                   (0x0000004C)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_11__REG_ADDR                                     (0xC000704C)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_12__REG_OFFSET                                   (0x00000050)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_12__REG_ADDR                                     (0xC0007050)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_13__REG_OFFSET                                   (0x00000054)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_13__REG_ADDR                                     (0xC0007054)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_14__REG_OFFSET                                   (0x00000058)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_14__REG_ADDR                                     (0xC0007058)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_15__REG_OFFSET                                   (0x0000005C)
#define PVT_COMBINED_PVT_CTRL_TILE_EVENT_15__REG_ADDR                                     (0xC000705C)
#define PVT_COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_REG_OFFSET                               (0x00000060)
#define PVT_COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_REG_ADDR                                 (0xC0007060)
#define PVT_COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_REG_OFFSET                          (0x00000064)
#define PVT_COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_REG_ADDR                            (0xC0007064)
#define PVT_COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_REG_OFFSET                          (0x00000068)
#define PVT_COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_REG_ADDR                            (0xC0007068)
#define PVT_COMBINED_PVT_CTRL_PM_CLOCK_0_COUNT_LO_REG_OFFSET                              (0x0000006C)
#define PVT_COMBINED_PVT_CTRL_PM_CLOCK_0_COUNT_LO_REG_ADDR                                (0xC000706C)
#define PVT_COMBINED_PVT_CTRL_PM_CLOCK_0_COUNT_HI_REG_OFFSET                              (0x00000070)
#define PVT_COMBINED_PVT_CTRL_PM_CLOCK_0_COUNT_HI_REG_ADDR                                (0xC0007070)
#define PVT_COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_REG_OFFSET                            (0x00000074)
#define PVT_COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_REG_ADDR                              (0xC0007074)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_REG_OFFSET                              (0x00000080)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_REG_ADDR                                (0xC0007080)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_REG_OFFSET                             (0x00000084)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_REG_ADDR                               (0xC0007084)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_REG_OFFSET                            (0x00000088)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_REG_ADDR                              (0xC0007088)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_REG_OFFSET                         (0x0000008C)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_REG_ADDR                           (0xC000708C)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_REG_OFFSET                            (0x00000090)
#define PVT_COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_REG_ADDR                              (0xC0007090)
#define PVT_COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_REG_OFFSET                           (0x00000094)
#define PVT_COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_REG_ADDR                             (0xC0007094)


//==============================================================================
// Addresses for Address Map: droop
//==============================================================================


#define PVT_DROOP_REG_MAP_BASE_ADDR  (0xC0007400)
#define PVT_DROOP_REG_MAP_SIZE       (0x000000F2)

#define PVT_DROOP_ENABLES_REG_OFFSET                                                      (0x00000000)
#define PVT_DROOP_ENABLES_REG_ADDR                                                        (0xC0007400)
#define PVT_DROOP_SAMPLE_STROBE_REG_OFFSET                                                (0x00000004)
#define PVT_DROOP_SAMPLE_STROBE_REG_ADDR                                                  (0xC0007404)
#define PVT_DROOP_TARGET_MONITOR_CODE_REG_OFFSET                                          (0x00000008)
#define PVT_DROOP_TARGET_MONITOR_CODE_REG_ADDR                                            (0xC0007408)
#define PVT_DROOP_CONFIG_REG_OFFSET                                                       (0x0000000C)
#define PVT_DROOP_CONFIG_REG_ADDR                                                         (0xC000740C)
#define PVT_DROOP_MEAS_DURATION0_REG_OFFSET                                               (0x00000010)
#define PVT_DROOP_MEAS_DURATION0_REG_ADDR                                                 (0xC0007410)
#define PVT_DROOP_MEAS_DURATION1_REG_OFFSET                                               (0x00000014)
#define PVT_DROOP_MEAS_DURATION1_REG_ADDR                                                 (0xC0007414)
#define PVT_DROOP_LONG_TERM_MAX_CODE_REG_OFFSET                                           (0x00000018)
#define PVT_DROOP_LONG_TERM_MAX_CODE_REG_ADDR                                             (0xC0007418)
#define PVT_DROOP_LONG_TERM_MIN_CODE_REG_OFFSET                                           (0x0000001C)
#define PVT_DROOP_LONG_TERM_MIN_CODE_REG_ADDR                                             (0xC000741C)
#define PVT_DROOP_EXT_DROOP_DUR0_REG_OFFSET                                               (0x00000020)
#define PVT_DROOP_EXT_DROOP_DUR0_REG_ADDR                                                 (0xC0007420)
#define PVT_DROOP_EXT_DROOP_DUR1_REG_OFFSET                                               (0x00000024)
#define PVT_DROOP_EXT_DROOP_DUR1_REG_ADDR                                                 (0xC0007424)
#define PVT_DROOP_EXT_DROOP_DUR2_REG_OFFSET                                               (0x00000028)
#define PVT_DROOP_EXT_DROOP_DUR2_REG_ADDR                                                 (0xC0007428)
#define PVT_DROOP_EXT_DROOP_DUR3_REG_OFFSET                                               (0x0000002C)
#define PVT_DROOP_EXT_DROOP_DUR3_REG_ADDR                                                 (0xC000742C)
#define PVT_DROOP_EXT_DROOP_TRAN_01_REG_OFFSET                                            (0x00000030)
#define PVT_DROOP_EXT_DROOP_TRAN_01_REG_ADDR                                              (0xC0007430)
#define PVT_DROOP_EXT_DROOP_TRAN_23_REG_OFFSET                                            (0x00000034)
#define PVT_DROOP_EXT_DROOP_TRAN_23_REG_ADDR                                              (0xC0007434)
#define PVT_DROOP_FORCE_REG_OFFSET                                                        (0x00000038)
#define PVT_DROOP_FORCE_REG_ADDR                                                          (0xC0007438)
#define PVT_DROOP_SAMPLED_AVG_MONITOR_REG_OFFSET                                          (0x0000003C)
#define PVT_DROOP_SAMPLED_AVG_MONITOR_REG_ADDR                                            (0xC000743C)
#define PVT_DROOP_SAMPLED_DROOP_REG_OFFSET                                                (0x00000040)
#define PVT_DROOP_SAMPLED_DROOP_REG_ADDR                                                  (0xC0007440)
#define PVT_DROOP_SAMPLED_MONITOR_REG_OFFSET                                              (0x00000044)
#define PVT_DROOP_SAMPLED_MONITOR_REG_ADDR                                                (0xC0007444)
#define PVT_DROOP_SAMPLED_DELAY_REG_OFFSET                                                (0x00000048)
#define PVT_DROOP_SAMPLED_DELAY_REG_ADDR                                                  (0xC0007448)
#define PVT_DROOP_CONFIG_SETTING_0_LW_REG_OFFSET                                          (0x0000004C)
#define PVT_DROOP_CONFIG_SETTING_0_LW_REG_ADDR                                            (0xC000744C)
#define PVT_DROOP_CONFIG_SETTING_0_HW_REG_OFFSET                                          (0x00000050)
#define PVT_DROOP_CONFIG_SETTING_0_HW_REG_ADDR                                            (0xC0007450)
#define PVT_DROOP_CONFIG_SETTING_1_LW_REG_OFFSET                                          (0x00000054)
#define PVT_DROOP_CONFIG_SETTING_1_LW_REG_ADDR                                            (0xC0007454)
#define PVT_DROOP_CONFIG_SETTING_1_HW_REG_OFFSET                                          (0x00000058)
#define PVT_DROOP_CONFIG_SETTING_1_HW_REG_ADDR                                            (0xC0007458)
#define PVT_DROOP_CONFIG_SETTING_2_LW_REG_OFFSET                                          (0x0000005C)
#define PVT_DROOP_CONFIG_SETTING_2_LW_REG_ADDR                                            (0xC000745C)
#define PVT_DROOP_CONFIG_SETTING_2_HW_REG_OFFSET                                          (0x00000060)
#define PVT_DROOP_CONFIG_SETTING_2_HW_REG_ADDR                                            (0xC0007460)
#define PVT_DROOP_CONFIG_SETTING_3_LW_REG_OFFSET                                          (0x00000064)
#define PVT_DROOP_CONFIG_SETTING_3_LW_REG_ADDR                                            (0xC0007464)
#define PVT_DROOP_CONFIG_SETTING_3_HW_REG_OFFSET                                          (0x00000068)
#define PVT_DROOP_CONFIG_SETTING_3_HW_REG_ADDR                                            (0xC0007468)
#define PVT_DROOP_CONFIG_SETTING_4_LW_REG_OFFSET                                          (0x0000006C)
#define PVT_DROOP_CONFIG_SETTING_4_LW_REG_ADDR                                            (0xC000746C)
#define PVT_DROOP_CONFIG_SETTING_4_HW_REG_OFFSET                                          (0x00000070)
#define PVT_DROOP_CONFIG_SETTING_4_HW_REG_ADDR                                            (0xC0007470)
#define PVT_DROOP_CONFIG_SETTING_5_LW_REG_OFFSET                                          (0x00000074)
#define PVT_DROOP_CONFIG_SETTING_5_LW_REG_ADDR                                            (0xC0007474)
#define PVT_DROOP_CONFIG_SETTING_5_HW_REG_OFFSET                                          (0x00000078)
#define PVT_DROOP_CONFIG_SETTING_5_HW_REG_ADDR                                            (0xC0007478)
#define PVT_DROOP_CONFIG_SETTING_6_LW_REG_OFFSET                                          (0x0000007C)
#define PVT_DROOP_CONFIG_SETTING_6_LW_REG_ADDR                                            (0xC000747C)
#define PVT_DROOP_CONFIG_SETTING_6_HW_REG_OFFSET                                          (0x00000080)
#define PVT_DROOP_CONFIG_SETTING_6_HW_REG_ADDR                                            (0xC0007480)
#define PVT_DROOP_CONFIG_SETTING_7_LW_REG_OFFSET                                          (0x00000084)
#define PVT_DROOP_CONFIG_SETTING_7_LW_REG_ADDR                                            (0xC0007484)
#define PVT_DROOP_CONFIG_SETTING_7_HW_REG_OFFSET                                          (0x00000088)
#define PVT_DROOP_CONFIG_SETTING_7_HW_REG_ADDR                                            (0xC0007488)
#define PVT_DROOP_CONFIG_SETTING_8_LW_REG_OFFSET                                          (0x0000008C)
#define PVT_DROOP_CONFIG_SETTING_8_LW_REG_ADDR                                            (0xC000748C)
#define PVT_DROOP_CONFIG_SETTING_8_HW_REG_OFFSET                                          (0x00000090)
#define PVT_DROOP_CONFIG_SETTING_8_HW_REG_ADDR                                            (0xC0007490)
#define PVT_DROOP_CONFIG_SETTING_9_LW_REG_OFFSET                                          (0x00000094)
#define PVT_DROOP_CONFIG_SETTING_9_LW_REG_ADDR                                            (0xC0007494)
#define PVT_DROOP_CONFIG_SETTING_9_HW_REG_OFFSET                                          (0x00000098)
#define PVT_DROOP_CONFIG_SETTING_9_HW_REG_ADDR                                            (0xC0007498)
#define PVT_DROOP_CONFIG_SETTING_10_LW_REG_OFFSET                                         (0x0000009C)
#define PVT_DROOP_CONFIG_SETTING_10_LW_REG_ADDR                                           (0xC000749C)
#define PVT_DROOP_CONFIG_SETTING_10_HW_REG_OFFSET                                         (0x000000A0)
#define PVT_DROOP_CONFIG_SETTING_10_HW_REG_ADDR                                           (0xC00074A0)
#define PVT_DROOP_CONFIG_SETTING_11_LW_REG_OFFSET                                         (0x000000A4)
#define PVT_DROOP_CONFIG_SETTING_11_LW_REG_ADDR                                           (0xC00074A4)
#define PVT_DROOP_CONFIG_SETTING_11_HW_REG_OFFSET                                         (0x000000A8)
#define PVT_DROOP_CONFIG_SETTING_11_HW_REG_ADDR                                           (0xC00074A8)
#define PVT_DROOP_CONFIG_SETTING_12_LW_REG_OFFSET                                         (0x000000AC)
#define PVT_DROOP_CONFIG_SETTING_12_LW_REG_ADDR                                           (0xC00074AC)
#define PVT_DROOP_CONFIG_SETTING_12_HW_REG_OFFSET                                         (0x000000B0)
#define PVT_DROOP_CONFIG_SETTING_12_HW_REG_ADDR                                           (0xC00074B0)
#define PVT_DROOP_CONFIG_SETTING_13_LW_REG_OFFSET                                         (0x000000B4)
#define PVT_DROOP_CONFIG_SETTING_13_LW_REG_ADDR                                           (0xC00074B4)
#define PVT_DROOP_CONFIG_SETTING_13_HW_REG_OFFSET                                         (0x000000B8)
#define PVT_DROOP_CONFIG_SETTING_13_HW_REG_ADDR                                           (0xC00074B8)
#define PVT_DROOP_CONFIG_SETTING_14_LW_REG_OFFSET                                         (0x000000BC)
#define PVT_DROOP_CONFIG_SETTING_14_LW_REG_ADDR                                           (0xC00074BC)
#define PVT_DROOP_CONFIG_SETTING_14_HW_REG_OFFSET                                         (0x000000C0)
#define PVT_DROOP_CONFIG_SETTING_14_HW_REG_ADDR                                           (0xC00074C0)
#define PVT_DROOP_CONFIG_SETTING_15_LW_REG_OFFSET                                         (0x000000C4)
#define PVT_DROOP_CONFIG_SETTING_15_LW_REG_ADDR                                           (0xC00074C4)
#define PVT_DROOP_CONFIG_SETTING_15_HW_REG_OFFSET                                         (0x000000C8)
#define PVT_DROOP_CONFIG_SETTING_15_HW_REG_ADDR                                           (0xC00074C8)
#define PVT_DROOP_CONFIG_SETTING_01_K2_REG_OFFSET                                         (0x000000CC)
#define PVT_DROOP_CONFIG_SETTING_01_K2_REG_ADDR                                           (0xC00074CC)
#define PVT_DROOP_CONFIG_SETTING_23_K2_REG_OFFSET                                         (0x000000D0)
#define PVT_DROOP_CONFIG_SETTING_23_K2_REG_ADDR                                           (0xC00074D0)
#define PVT_DROOP_CONFIG_SETTING_45_K2_REG_OFFSET                                         (0x000000D4)
#define PVT_DROOP_CONFIG_SETTING_45_K2_REG_ADDR                                           (0xC00074D4)
#define PVT_DROOP_CONFIG_SETTING_67_K2_REG_OFFSET                                         (0x000000D8)
#define PVT_DROOP_CONFIG_SETTING_67_K2_REG_ADDR                                           (0xC00074D8)
#define PVT_DROOP_CONFIG_SETTING_89_K2_REG_OFFSET                                         (0x000000DC)
#define PVT_DROOP_CONFIG_SETTING_89_K2_REG_ADDR                                           (0xC00074DC)
#define PVT_DROOP_CONFIG_SETTING_1011_K2_REG_OFFSET                                       (0x000000E0)
#define PVT_DROOP_CONFIG_SETTING_1011_K2_REG_ADDR                                         (0xC00074E0)
#define PVT_DROOP_CONFIG_SETTING_1213_K2_REG_OFFSET                                       (0x000000E4)
#define PVT_DROOP_CONFIG_SETTING_1213_K2_REG_ADDR                                         (0xC00074E4)
#define PVT_DROOP_CONFIG_SETTING_1415_K2_REG_OFFSET                                       (0x000000E8)
#define PVT_DROOP_CONFIG_SETTING_1415_K2_REG_ADDR                                         (0xC00074E8)
#define PVT_DROOP_PERCENT_DELAY_TH0_REG_OFFSET                                            (0x000000EC)
#define PVT_DROOP_PERCENT_DELAY_TH0_REG_ADDR                                              (0xC00074EC)
#define PVT_DROOP_PERCENT_DELAY_TH1_REG_OFFSET                                            (0x000000F0)
#define PVT_DROOP_PERCENT_DELAY_TH1_REG_ADDR                                              (0xC00074F0)


//==============================================================================
// Addresses for Address Map: temp_sensor_wrap
//==============================================================================


#define PVT_TEMP_SENSOR_WRAP_REG_MAP_BASE_ADDR  (0xC0007800)
#define PVT_TEMP_SENSOR_WRAP_REG_MAP_SIZE       (0x00000148)



//==============================================================================
// Addresses for Address Map: temp_sensor
//==============================================================================


#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REG_MAP_BASE_ADDR  (0xC0007800)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REG_MAP_SIZE       (0x000000C0)

#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_SENSOR_CTRL_REG_OFFSET                      (0x00000000)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_SENSOR_CTRL_REG_ADDR                        (0xC0007800)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_BYPASS_ID_LO_REG_OFFSET                          (0x00000004)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_BYPASS_ID_LO_REG_ADDR                            (0xC0007804)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_BYPASS_ID_HI_REG_OFFSET                          (0x00000008)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_BYPASS_ID_HI_REG_ADDR                            (0xC0007808)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_0_REG_OFFSET                     (0x0000000C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_0_REG_ADDR                       (0xC000780C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_1_REG_OFFSET                     (0x00000010)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_SENSOR_CFG_1_REG_ADDR                       (0xC0007810)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_COEFF_B_REG_OFFSET                          (0x00000014)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_COEFF_B_REG_ADDR                            (0xC0007814)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_COEFF_C_REG_OFFSET                          (0x00000018)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEMP_COEFF_C_REG_ADDR                            (0xC0007818)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_ADC_TARGET_REG_OFFSET                            (0x0000001C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_ADC_TARGET_REG_ADDR                              (0xC000781C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CONV_AVG_SEL_NUM_REG_OFFSET                      (0x00000020)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CONV_AVG_SEL_NUM_REG_ADDR                        (0xC0007820)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_DAC_GAIN_REG_OFFSET                              (0x00000024)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_DAC_GAIN_REG_ADDR                                (0xC0007824)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_0__REG_OFFSET                 (0x00000028)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_0__REG_ADDR                   (0xC0007828)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_1__REG_OFFSET                 (0x0000002C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_1__REG_ADDR                   (0xC000782C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_2__REG_OFFSET                 (0x00000030)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_2__REG_ADDR                   (0xC0007830)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_3__REG_OFFSET                 (0x00000034)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_3__REG_ADDR                   (0xC0007834)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_4__REG_OFFSET                 (0x00000038)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_4__REG_ADDR                   (0xC0007838)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_5__REG_OFFSET                 (0x0000003C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_5__REG_ADDR                   (0xC000783C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_6__REG_OFFSET                 (0x00000040)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_6__REG_ADDR                   (0xC0007840)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_7__REG_OFFSET                 (0x00000044)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_7__REG_ADDR                   (0xC0007844)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_8__REG_OFFSET                 (0x00000048)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_8__REG_ADDR                   (0xC0007848)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_9__REG_OFFSET                 (0x0000004C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_9__REG_ADDR                   (0xC000784C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_10__REG_OFFSET                (0x00000050)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_10__REG_ADDR                  (0xC0007850)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_11__REG_OFFSET                (0x00000054)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_11__REG_ADDR                  (0xC0007854)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_12__REG_OFFSET                (0x00000058)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_12__REG_ADDR                  (0xC0007858)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_13__REG_OFFSET                (0x0000005C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_13__REG_ADDR                  (0xC000785C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_14__REG_OFFSET                (0x00000060)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_14__REG_ADDR                  (0xC0007860)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_15__REG_OFFSET                (0x00000064)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_CALIBRATION_15__REG_ADDR                  (0xC0007864)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_ATE_CTRL_REG_OFFSET                              (0x00000068)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_ATE_CTRL_REG_ADDR                                (0xC0007868)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEST_LMT_MAX_REG_OFFSET                          (0x0000006C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEST_LMT_MAX_REG_ADDR                            (0xC000786C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEST_LMT_MIN_REG_OFFSET                          (0x00000070)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_TEST_LMT_MIN_REG_ADDR                            (0xC0007870)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_START_TEMP_SENSE_REG_OFFSET                      (0x00000074)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_START_TEMP_SENSE_REG_ADDR                        (0xC0007874)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_0_REG_OFFSET                  (0x00000080)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_0_REG_ADDR                    (0xC0007880)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_1_REG_OFFSET                  (0x00000084)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_1_REG_ADDR                    (0xC0007884)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_2_REG_OFFSET                  (0x00000088)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_2_REG_ADDR                    (0xC0007888)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_3_REG_OFFSET                  (0x0000008C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_3_REG_ADDR                    (0xC000788C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_4_REG_OFFSET                  (0x00000090)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_4_REG_ADDR                    (0xC0007890)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_5_REG_OFFSET                  (0x00000094)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_5_REG_ADDR                    (0xC0007894)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_6_REG_OFFSET                  (0x00000098)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_6_REG_ADDR                    (0xC0007898)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_7_REG_OFFSET                  (0x0000009C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_7_REG_ADDR                    (0xC000789C)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_8_REG_OFFSET                  (0x000000A0)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_8_REG_ADDR                    (0xC00078A0)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_9_REG_OFFSET                  (0x000000A4)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_9_REG_ADDR                    (0xC00078A4)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_10_REG_OFFSET                 (0x000000A8)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_10_REG_ADDR                   (0xC00078A8)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_11_REG_OFFSET                 (0x000000AC)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_11_REG_ADDR                   (0xC00078AC)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_12_REG_OFFSET                 (0x000000B0)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_12_REG_ADDR                   (0xC00078B0)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_13_REG_OFFSET                 (0x000000B4)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_13_REG_ADDR                   (0xC00078B4)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_14_REG_OFFSET                 (0x000000B8)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_14_REG_ADDR                   (0xC00078B8)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_15_REG_OFFSET                 (0x000000BC)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_REMOTE_SENSOR_DATA_15_REG_ADDR                   (0xC00078BC)


//==============================================================================
// Addresses for Address Map: temp_sensor_ctrl
//==============================================================================


#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_REG_MAP_BASE_ADDR  (0xC0007900)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_REG_MAP_SIZE       (0x00000048)

#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TEMP_CONTROL_REG_OFFSET                     (0x00000000)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TEMP_CONTROL_REG_ADDR                       (0xC0007900)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_INTERRUPT_REG_OFFSET                        (0x00000004)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_INTERRUPT_REG_ADDR                          (0xC0007904)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TS_POLL_STATE_REG_OFFSET                    (0x00000008)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TS_POLL_STATE_REG_ADDR                      (0xC0007908)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_LAST_TEMP_DATA_0__REG_OFFSET                (0x00000010)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_LAST_TEMP_DATA_0__REG_ADDR                  (0xC0007910)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TEMP_THRESHOLD_REG_OFFSET                   (0x00000040)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TEMP_THRESHOLD_REG_ADDR                     (0xC0007940)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TS_STATUS_REG_OFFSET                        (0x00000044)
#define PVT_TEMP_SENSOR_WRAP_TEMP_SENSOR_CTRL_TS_STATUS_REG_ADDR                          (0xC0007944)


//==============================================================================
// Addresses for Address Map: apb2avsbus
//==============================================================================


#define APB2AVSBUS_REG_MAP_BASE_ADDR  (0xC0008000)
#define APB2AVSBUS_REG_MAP_SIZE       (0x0000005C)

#define APB2AVSBUS_AVS_CMD_REG_OFFSET                                                     (0x00000000)
#define APB2AVSBUS_AVS_CMD_REG_ADDR                                                       (0xC0008000)
#define APB2AVSBUS_AVS_READBACK_REG_OFFSET                                                (0x00000004)
#define APB2AVSBUS_AVS_READBACK_REG_ADDR                                                  (0xC0008004)
#define APB2AVSBUS_AVS_DEBUG_READBACK_REG_OFFSET                                          (0x00000008)
#define APB2AVSBUS_AVS_DEBUG_READBACK_REG_ADDR                                            (0xC0008008)
#define APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_REG_OFFSET                                   (0x0000000C)
#define APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_REG_ADDR                                     (0xC000800C)
#define APB2AVSBUS_AVS_NORMAL_STATUS_REG_OFFSET                                           (0x00000020)
#define APB2AVSBUS_AVS_NORMAL_STATUS_REG_ADDR                                             (0xC0008020)
#define APB2AVSBUS_AVS_SLAVE_STATUS_REG_OFFSET                                            (0x00000024)
#define APB2AVSBUS_AVS_SLAVE_STATUS_REG_ADDR                                              (0xC0008024)
#define APB2AVSBUS_AVS_FIFOS_STATUS_REG_OFFSET                                            (0x00000028)
#define APB2AVSBUS_AVS_FIFOS_STATUS_REG_ADDR                                              (0xC0008028)
#define APB2AVSBUS_AVS_INTERRUPT_REG_OFFSET                                               (0x00000030)
#define APB2AVSBUS_AVS_INTERRUPT_REG_ADDR                                                 (0xC0008030)
#define APB2AVSBUS_AVS_INTERRUPT_MASK_REG_OFFSET                                          (0x00000034)
#define APB2AVSBUS_AVS_INTERRUPT_MASK_REG_ADDR                                            (0xC0008034)
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_REG_OFFSET                                         (0x00000038)
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_REG_ADDR                                           (0xC0008038)
#define APB2AVSBUS_AVS_CFG_0_REG_OFFSET                                                   (0x00000050)
#define APB2AVSBUS_AVS_CFG_0_REG_ADDR                                                     (0xC0008050)
#define APB2AVSBUS_AVS_CFG_1_REG_OFFSET                                                   (0x00000054)
#define APB2AVSBUS_AVS_CFG_1_REG_ADDR                                                     (0xC0008054)
#define APB2AVSBUS_AVS_ENABLE_REG_OFFSET                                                  (0x00000058)
#define APB2AVSBUS_AVS_ENABLE_REG_ADDR                                                    (0xC0008058)


//==============================================================================
// Addresses for Address Map: i2c_0
//==============================================================================


#define I2C_0_REG_MAP_BASE_ADDR  (0xC0009000)
#define I2C_0_REG_MAP_SIZE       (0x000001F8)



//==============================================================================
// Addresses for Address Map: DWC_i2c_operational_block_a
//==============================================================================


#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_REG_MAP_BASE_ADDR  (0xC0009000)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_REG_MAP_SIZE       (0x00000020)

#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_HCI_VERSION_REG_OFFSET                       (0x00000000)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_HCI_VERSION_REG_ADDR                         (0xC0009000)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_ENABLE_REG_OFFSET                            (0x00000004)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_ENABLE_REG_ADDR                              (0xC0009004)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_RESET_CTRL_REG_OFFSET                        (0x00000008)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_RESET_CTRL_REG_ADDR                          (0xC0009008)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_CAPABILITIES_REG_OFFSET                      (0x0000000C)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_CAPABILITIES_REG_ADDR                        (0xC000900C)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_CAPABILITIES_REG_OFFSET                  (0x00000010)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_CAPABILITIES_REG_ADDR                    (0xC0009010)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_BLOCK_OFFSET_REG_OFFSET                  (0x00000014)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_BLOCK_OFFSET_REG_ADDR                    (0xC0009014)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_CAPABILITIES_REG_OFFSET                (0x00000018)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_CAPABILITIES_REG_ADDR                  (0xC0009018)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_BLOCK_OFFSET_REG_OFFSET                (0x0000001C)
#define I2C_0_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_BLOCK_OFFSET_REG_ADDR                  (0xC000901C)


//==============================================================================
// Addresses for Address Map: DWC_i2c_i2c_block_a
//==============================================================================


#define I2C_0_DWC_I2C_I2C_BLOCK_A_REG_MAP_BASE_ADDR  (0xC0009020)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_REG_MAP_SIZE       (0x000000BC)

#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_I2C_CORE_HEADER_REG_OFFSET                           (0x00000000)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_I2C_CORE_HEADER_REG_ADDR                             (0xC0009020)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_CTRL_REG_OFFSET                                      (0x00000004)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_CTRL_REG_ADDR                                        (0xC0009024)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TAR_REG_OFFSET                                       (0x00000008)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TAR_REG_ADDR                                         (0xC0009028)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR_REG_OFFSET                                       (0x0000000C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR_REG_ADDR                                         (0xC000902C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_ACK_GENERAL_CALL_REG_OFFSET                          (0x00000018)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_ACK_GENERAL_CALL_REG_ADDR                            (0xC0009038)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TIMING_CTRL_HEADER_REG_OFFSET                        (0x0000001C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TIMING_CTRL_HEADER_REG_ADDR                          (0xC000903C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_HCNT_REG_OFFSET                                  (0x00000024)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_HCNT_REG_ADDR                                    (0xC0009044)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_LCNT_REG_OFFSET                                  (0x00000028)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_LCNT_REG_ADDR                                    (0xC0009048)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SDA_HOLD_REG_OFFSET                                  (0x00000034)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SDA_HOLD_REG_ADDR                                    (0xC0009054)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SDA_SETUP_REG_OFFSET                                 (0x00000038)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SDA_SETUP_REG_ADDR                                   (0xC0009058)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SPKLEN_REG_OFFSET                                    (0x0000003C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SPKLEN_REG_ADDR                                      (0xC000905C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_REG_OFFSET                  (0x00000044)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_REG_ADDR                    (0xC0009064)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_REG_OFFSET              (0x00000048)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_REG_ADDR                (0xC0009068)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SDA_STUCK_AT_LOW_TIMEOUT_REG_OFFSET                  (0x0000004C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SDA_STUCK_AT_LOW_TIMEOUT_REG_ADDR                    (0xC000906C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_REG_TIMEOUT_RST_REG_OFFSET                           (0x00000050)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_REG_TIMEOUT_RST_REG_ADDR                             (0xC0009070)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_FIFO_CTRL_HEADER_REG_OFFSET                          (0x00000054)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_FIFO_CTRL_HEADER_REG_ADDR                            (0xC0009074)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DATA_CMD_REG_OFFSET                                  (0x00000058)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DATA_CMD_REG_ADDR                                    (0xC0009078)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_RX_TL_REG_OFFSET                                     (0x0000005C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_RX_TL_REG_ADDR                                       (0xC000907C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TX_TL_REG_OFFSET                                     (0x00000060)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TX_TL_REG_ADDR                                       (0xC0009080)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DMA_CR_REG_OFFSET                                    (0x00000064)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DMA_CR_REG_ADDR                                      (0xC0009084)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DMA_TDLR_REG_OFFSET                                  (0x00000068)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DMA_TDLR_REG_ADDR                                    (0xC0009088)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DMA_RDLR_REG_OFFSET                                  (0x0000006C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DMA_RDLR_REG_ADDR                                    (0xC000908C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_DEBUG_HEADER_REG_OFFSET                         (0x00000070)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_DEBUG_HEADER_REG_ADDR                           (0xC0009090)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_STAT_REG_OFFSET                                 (0x00000074)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_STAT_REG_ADDR                                   (0xC0009094)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_MASK_REG_OFFSET                                 (0x00000078)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_MASK_REG_ADDR                                   (0xC0009098)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_RAW_STAT_REG_OFFSET                             (0x0000007C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_RAW_STAT_REG_ADDR                               (0xC000909C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_CLR_REG_OFFSET                                  (0x00000080)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_INTR_CLR_REG_ADDR                                    (0xC00090A0)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_ENABLE_STATUS_REG_OFFSET                             (0x00000084)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_ENABLE_STATUS_REG_ADDR                               (0xC00090A4)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TX_TRMNT_SOURCE_REG_OFFSET                           (0x00000088)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TX_TRMNT_SOURCE_REG_ADDR                             (0xC00090A8)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_STATUS_REG_OFFSET                                    (0x0000008C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_STATUS_REG_ADDR                                      (0xC00090AC)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TXFLR_REG_OFFSET                                     (0x00000090)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_TXFLR_REG_ADDR                                       (0xC00090B0)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_RXFLR_REG_OFFSET                                     (0x00000094)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_RXFLR_REG_ADDR                                       (0xC00090B4)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCR_REG_OFFSET                                       (0x00000098)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_SCR_REG_ADDR                                         (0xC00090B8)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_HWID_HEADER_REG_OFFSET                               (0x0000009C)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_HWID_HEADER_REG_ADDR                                 (0xC00090BC)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_COMP_VERSION_REG_OFFSET                              (0x000000A4)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_COMP_VERSION_REG_ADDR                                (0xC00090C4)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_COMP_TYPE_REG_OFFSET                                 (0x000000A8)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_COMP_TYPE_REG_ADDR                                   (0xC00090C8)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_I2C_MDAR_HEADER_REG_OFFSET                           (0x000000AC)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_I2C_MDAR_HEADER_REG_ADDR                             (0xC00090CC)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR2_REG_OFFSET                                      (0x000000B0)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR2_REG_ADDR                                        (0xC00090D0)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR3_REG_OFFSET                                      (0x000000B4)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR3_REG_ADDR                                        (0xC00090D4)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR4_REG_OFFSET                                      (0x000000B8)
#define I2C_0_DWC_I2C_I2C_BLOCK_A_IC_DAR4_REG_ADDR                                        (0xC00090D8)


//==============================================================================
// Addresses for Address Map: DWC_i2c_smbus_block_a
//==============================================================================


#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_REG_MAP_BASE_ADDR  (0xC00090FC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_REG_MAP_SIZE       (0x000000FC)

#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CORE_HEADER_REG_OFFSET                       (0x00000000)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CORE_HEADER_REG_ADDR                         (0xC00090FC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CTRL_REG_OFFSET                              (0x00000004)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CTRL_REG_ADDR                                (0xC0009100)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL_REG_OFFSET                          (0x00000008)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL_REG_ADDR                            (0xC0009104)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL2_REG_OFFSET                         (0x0000000C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL2_REG_ADDR                           (0xC0009108)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_TIMING_HEADER_REG_OFFSET                     (0x00000014)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_TIMING_HEADER_REG_ADDR                       (0xC0009110)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_TEXT_REG_OFFSET                      (0x00000018)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_TEXT_REG_ADDR                        (0xC0009114)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_CEXT_REG_OFFSET                      (0x0000001C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_CEXT_REG_ADDR                        (0xC0009118)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_THIGH_MAX_IDLE_COUNT_REG_OFFSET              (0x00000020)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_THIGH_MAX_IDLE_COUNT_REG_ADDR                (0xC000911C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_DEBUG_HEADER_REG_OFFSET                 (0x00000024)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_DEBUG_HEADER_REG_ADDR                   (0xC0009120)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_STAT_REG_OFFSET                         (0x00000028)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_STAT_REG_ADDR                           (0xC0009124)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_MASK_REG_OFFSET                         (0x0000002C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_MASK_REG_ADDR                           (0xC0009128)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_RAW_STAT_REG_OFFSET                     (0x00000030)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_RAW_STAT_REG_ADDR                       (0xC000912C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_CLR_REG_OFFSET                          (0x00000034)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_CLR_REG_ADDR                            (0xC0009130)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_STATUS_REG_OFFSET                            (0x00000038)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_STATUS_REG_ADDR                              (0xC0009134)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_UDID_HEADER_REG_OFFSET                       (0x0000003C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_UDID_HEADER_REG_ADDR                         (0xC0009138)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD0_REG_OFFSET                    (0x00000040)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD0_REG_ADDR                      (0xC000913C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD1_REG_OFFSET                    (0x00000044)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD1_REG_ADDR                      (0xC0009140)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD2_REG_OFFSET                    (0x00000048)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD2_REG_ADDR                      (0xC0009144)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD3_REG_OFFSET                    (0x0000004C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD3_REG_ADDR                      (0xC0009148)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000050)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000914C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000054)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009150)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000058)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009154)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000005C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009158)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000060)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000915C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000064)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009160)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000068)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009164)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000006C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009168)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000070)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000916C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000074)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009170)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000078)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009174)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000007C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009178)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CCDEC_HEADER_REG_OFFSET                      (0x00000080)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CCDEC_HEADER_REG_ADDR                        (0xC000917C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_CTRL_REG_OFFSET                           (0x00000084)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_CTRL_REG_ADDR                             (0xC0009180)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RST_REG_OFFSET                            (0x00000088)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RST_REG_ADDR                              (0xC0009184)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_SEND_BYTE_REG_REG_OFFSET              (0x0000008C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_SEND_BYTE_REG_REG_ADDR                (0xC0009188)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_REG_OFFSET                      (0x00000090)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_REG_ADDR                        (0xC000918C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_LVL_REG_OFFSET                  (0x00000094)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_LVL_REG_ADDR                    (0xC0009190)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_REG_OFFSET             (0x00000098)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_REG_ADDR               (0xC0009194)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_REG_OFFSET                     (0x0000009C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_REG_ADDR                       (0xC0009198)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_LVL_REG_OFFSET                 (0x000000A0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_LVL_REG_ADDR                   (0xC000919C)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_REG_OFFSET             (0x000000A4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_REG_ADDR               (0xC00091A0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_REG_OFFSET                     (0x000000A8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_REG_ADDR                       (0xC00091A4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_LVL_REG_OFFSET                 (0x000000AC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_LVL_REG_ADDR                   (0xC00091A8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_REG_OFFSET              (0x000000B0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_REG_ADDR                (0xC00091AC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_REG_OFFSET                      (0x000000B4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_REG_ADDR                        (0xC00091B0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_LVL_REG_OFFSET                  (0x000000B8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_LVL_REG_ADDR                    (0xC00091B4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_PROCALL_REG_REG_OFFSET                (0x000000BC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_PROCALL_REG_REG_ADDR                  (0xC00091B8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_REG_OFFSET                        (0x000000C0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_REG_ADDR                          (0xC00091BC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_LVL_REG_OFFSET                    (0x000000C4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_LVL_REG_ADDR                      (0xC00091C0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_REG_OFFSET          (0x000000C8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_REG_ADDR            (0xC00091C4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_REG_OFFSET                  (0x000000CC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_REG_ADDR                    (0xC00091C8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_LVL_REG_OFFSET              (0x000000D0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_LVL_REG_ADDR                (0xC00091CC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR32_REG_REG_OFFSET                (0x000000D4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR32_REG_REG_ADDR                  (0xC00091D0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_REG_OFFSET                        (0x000000D8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_REG_ADDR                          (0xC00091D4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_LVL_REG_OFFSET                    (0x000000DC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_LVL_REG_ADDR                      (0xC00091D8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR64_REG_REG_OFFSET                (0x000000E0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR64_REG_REG_ADDR                  (0xC00091DC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_REG_OFFSET                        (0x000000E4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_REG_ADDR                          (0xC00091E0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_LVL_REG_OFFSET                    (0x000000E8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_LVL_REG_ADDR                      (0xC00091E4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_REG_OFFSET              (0x000000EC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_REG_ADDR                (0xC00091E8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_REG_OFFSET                      (0x000000F0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_REG_ADDR                        (0xC00091EC)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_LVL_REG_OFFSET                  (0x000000F4)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_LVL_REG_ADDR                    (0xC00091F0)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_STATUS_REG_OFFSET                         (0x000000F8)
#define I2C_0_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_STATUS_REG_ADDR                           (0xC00091F4)


//==============================================================================
// Addresses for Address Map: i2c_1
//==============================================================================


#define I2C_1_REG_MAP_BASE_ADDR  (0xC0009200)
#define I2C_1_REG_MAP_SIZE       (0x000001F8)



//==============================================================================
// Addresses for Address Map: DWC_i2c_operational_block_a
//==============================================================================


#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_REG_MAP_BASE_ADDR  (0xC0009200)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_REG_MAP_SIZE       (0x00000020)

#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_HCI_VERSION_REG_OFFSET                       (0x00000000)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_HCI_VERSION_REG_ADDR                         (0xC0009200)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_ENABLE_REG_OFFSET                            (0x00000004)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_ENABLE_REG_ADDR                              (0xC0009204)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_RESET_CTRL_REG_OFFSET                        (0x00000008)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_RESET_CTRL_REG_ADDR                          (0xC0009208)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_CAPABILITIES_REG_OFFSET                      (0x0000000C)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_CAPABILITIES_REG_ADDR                        (0xC000920C)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_CAPABILITIES_REG_OFFSET                  (0x00000010)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_CAPABILITIES_REG_ADDR                    (0xC0009210)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_BLOCK_OFFSET_REG_OFFSET                  (0x00000014)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_BLOCK_OFFSET_REG_ADDR                    (0xC0009214)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_CAPABILITIES_REG_OFFSET                (0x00000018)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_CAPABILITIES_REG_ADDR                  (0xC0009218)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_BLOCK_OFFSET_REG_OFFSET                (0x0000001C)
#define I2C_1_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_BLOCK_OFFSET_REG_ADDR                  (0xC000921C)


//==============================================================================
// Addresses for Address Map: DWC_i2c_i2c_block_a
//==============================================================================


#define I2C_1_DWC_I2C_I2C_BLOCK_A_REG_MAP_BASE_ADDR  (0xC0009220)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_REG_MAP_SIZE       (0x000000BC)

#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_I2C_CORE_HEADER_REG_OFFSET                           (0x00000000)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_I2C_CORE_HEADER_REG_ADDR                             (0xC0009220)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_CTRL_REG_OFFSET                                      (0x00000004)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_CTRL_REG_ADDR                                        (0xC0009224)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TAR_REG_OFFSET                                       (0x00000008)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TAR_REG_ADDR                                         (0xC0009228)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR_REG_OFFSET                                       (0x0000000C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR_REG_ADDR                                         (0xC000922C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_ACK_GENERAL_CALL_REG_OFFSET                          (0x00000018)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_ACK_GENERAL_CALL_REG_ADDR                            (0xC0009238)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TIMING_CTRL_HEADER_REG_OFFSET                        (0x0000001C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TIMING_CTRL_HEADER_REG_ADDR                          (0xC000923C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_HCNT_REG_OFFSET                                  (0x00000024)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_HCNT_REG_ADDR                                    (0xC0009244)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_LCNT_REG_OFFSET                                  (0x00000028)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_LCNT_REG_ADDR                                    (0xC0009248)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SDA_HOLD_REG_OFFSET                                  (0x00000034)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SDA_HOLD_REG_ADDR                                    (0xC0009254)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SDA_SETUP_REG_OFFSET                                 (0x00000038)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SDA_SETUP_REG_ADDR                                   (0xC0009258)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SPKLEN_REG_OFFSET                                    (0x0000003C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SPKLEN_REG_ADDR                                      (0xC000925C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_REG_OFFSET                  (0x00000044)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_REG_ADDR                    (0xC0009264)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_REG_OFFSET              (0x00000048)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_REG_ADDR                (0xC0009268)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SDA_STUCK_AT_LOW_TIMEOUT_REG_OFFSET                  (0x0000004C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SDA_STUCK_AT_LOW_TIMEOUT_REG_ADDR                    (0xC000926C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_REG_TIMEOUT_RST_REG_OFFSET                           (0x00000050)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_REG_TIMEOUT_RST_REG_ADDR                             (0xC0009270)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_FIFO_CTRL_HEADER_REG_OFFSET                          (0x00000054)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_FIFO_CTRL_HEADER_REG_ADDR                            (0xC0009274)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DATA_CMD_REG_OFFSET                                  (0x00000058)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DATA_CMD_REG_ADDR                                    (0xC0009278)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_RX_TL_REG_OFFSET                                     (0x0000005C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_RX_TL_REG_ADDR                                       (0xC000927C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TX_TL_REG_OFFSET                                     (0x00000060)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TX_TL_REG_ADDR                                       (0xC0009280)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DMA_CR_REG_OFFSET                                    (0x00000064)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DMA_CR_REG_ADDR                                      (0xC0009284)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DMA_TDLR_REG_OFFSET                                  (0x00000068)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DMA_TDLR_REG_ADDR                                    (0xC0009288)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DMA_RDLR_REG_OFFSET                                  (0x0000006C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DMA_RDLR_REG_ADDR                                    (0xC000928C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_DEBUG_HEADER_REG_OFFSET                         (0x00000070)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_DEBUG_HEADER_REG_ADDR                           (0xC0009290)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_STAT_REG_OFFSET                                 (0x00000074)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_STAT_REG_ADDR                                   (0xC0009294)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_MASK_REG_OFFSET                                 (0x00000078)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_MASK_REG_ADDR                                   (0xC0009298)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_RAW_STAT_REG_OFFSET                             (0x0000007C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_RAW_STAT_REG_ADDR                               (0xC000929C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_CLR_REG_OFFSET                                  (0x00000080)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_INTR_CLR_REG_ADDR                                    (0xC00092A0)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_ENABLE_STATUS_REG_OFFSET                             (0x00000084)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_ENABLE_STATUS_REG_ADDR                               (0xC00092A4)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TX_TRMNT_SOURCE_REG_OFFSET                           (0x00000088)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TX_TRMNT_SOURCE_REG_ADDR                             (0xC00092A8)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_STATUS_REG_OFFSET                                    (0x0000008C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_STATUS_REG_ADDR                                      (0xC00092AC)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TXFLR_REG_OFFSET                                     (0x00000090)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_TXFLR_REG_ADDR                                       (0xC00092B0)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_RXFLR_REG_OFFSET                                     (0x00000094)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_RXFLR_REG_ADDR                                       (0xC00092B4)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCR_REG_OFFSET                                       (0x00000098)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_SCR_REG_ADDR                                         (0xC00092B8)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_HWID_HEADER_REG_OFFSET                               (0x0000009C)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_HWID_HEADER_REG_ADDR                                 (0xC00092BC)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_COMP_VERSION_REG_OFFSET                              (0x000000A4)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_COMP_VERSION_REG_ADDR                                (0xC00092C4)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_COMP_TYPE_REG_OFFSET                                 (0x000000A8)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_COMP_TYPE_REG_ADDR                                   (0xC00092C8)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_I2C_MDAR_HEADER_REG_OFFSET                           (0x000000AC)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_I2C_MDAR_HEADER_REG_ADDR                             (0xC00092CC)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR2_REG_OFFSET                                      (0x000000B0)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR2_REG_ADDR                                        (0xC00092D0)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR3_REG_OFFSET                                      (0x000000B4)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR3_REG_ADDR                                        (0xC00092D4)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR4_REG_OFFSET                                      (0x000000B8)
#define I2C_1_DWC_I2C_I2C_BLOCK_A_IC_DAR4_REG_ADDR                                        (0xC00092D8)


//==============================================================================
// Addresses for Address Map: DWC_i2c_smbus_block_a
//==============================================================================


#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_REG_MAP_BASE_ADDR  (0xC00092FC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_REG_MAP_SIZE       (0x000000FC)

#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CORE_HEADER_REG_OFFSET                       (0x00000000)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CORE_HEADER_REG_ADDR                         (0xC00092FC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CTRL_REG_OFFSET                              (0x00000004)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CTRL_REG_ADDR                                (0xC0009300)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL_REG_OFFSET                          (0x00000008)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL_REG_ADDR                            (0xC0009304)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL2_REG_OFFSET                         (0x0000000C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL2_REG_ADDR                           (0xC0009308)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_TIMING_HEADER_REG_OFFSET                     (0x00000014)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_TIMING_HEADER_REG_ADDR                       (0xC0009310)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_TEXT_REG_OFFSET                      (0x00000018)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_TEXT_REG_ADDR                        (0xC0009314)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_CEXT_REG_OFFSET                      (0x0000001C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_CEXT_REG_ADDR                        (0xC0009318)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_THIGH_MAX_IDLE_COUNT_REG_OFFSET              (0x00000020)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_THIGH_MAX_IDLE_COUNT_REG_ADDR                (0xC000931C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_DEBUG_HEADER_REG_OFFSET                 (0x00000024)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_DEBUG_HEADER_REG_ADDR                   (0xC0009320)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_STAT_REG_OFFSET                         (0x00000028)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_STAT_REG_ADDR                           (0xC0009324)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_MASK_REG_OFFSET                         (0x0000002C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_MASK_REG_ADDR                           (0xC0009328)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_RAW_STAT_REG_OFFSET                     (0x00000030)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_RAW_STAT_REG_ADDR                       (0xC000932C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_CLR_REG_OFFSET                          (0x00000034)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_CLR_REG_ADDR                            (0xC0009330)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_STATUS_REG_OFFSET                            (0x00000038)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_STATUS_REG_ADDR                              (0xC0009334)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_UDID_HEADER_REG_OFFSET                       (0x0000003C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_UDID_HEADER_REG_ADDR                         (0xC0009338)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD0_REG_OFFSET                    (0x00000040)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD0_REG_ADDR                      (0xC000933C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD1_REG_OFFSET                    (0x00000044)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD1_REG_ADDR                      (0xC0009340)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD2_REG_OFFSET                    (0x00000048)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD2_REG_ADDR                      (0xC0009344)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD3_REG_OFFSET                    (0x0000004C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD3_REG_ADDR                      (0xC0009348)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000050)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000934C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000054)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009350)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000058)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009354)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000005C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009358)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000060)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000935C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000064)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009360)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000068)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009364)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000006C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009368)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000070)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000936C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000074)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009370)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000078)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009374)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000007C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009378)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CCDEC_HEADER_REG_OFFSET                      (0x00000080)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CCDEC_HEADER_REG_ADDR                        (0xC000937C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_CTRL_REG_OFFSET                           (0x00000084)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_CTRL_REG_ADDR                             (0xC0009380)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RST_REG_OFFSET                            (0x00000088)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RST_REG_ADDR                              (0xC0009384)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_SEND_BYTE_REG_REG_OFFSET              (0x0000008C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_SEND_BYTE_REG_REG_ADDR                (0xC0009388)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_REG_OFFSET                      (0x00000090)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_REG_ADDR                        (0xC000938C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_LVL_REG_OFFSET                  (0x00000094)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_LVL_REG_ADDR                    (0xC0009390)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_REG_OFFSET             (0x00000098)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_REG_ADDR               (0xC0009394)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_REG_OFFSET                     (0x0000009C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_REG_ADDR                       (0xC0009398)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_LVL_REG_OFFSET                 (0x000000A0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_LVL_REG_ADDR                   (0xC000939C)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_REG_OFFSET             (0x000000A4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_REG_ADDR               (0xC00093A0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_REG_OFFSET                     (0x000000A8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_REG_ADDR                       (0xC00093A4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_LVL_REG_OFFSET                 (0x000000AC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_LVL_REG_ADDR                   (0xC00093A8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_REG_OFFSET              (0x000000B0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_REG_ADDR                (0xC00093AC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_REG_OFFSET                      (0x000000B4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_REG_ADDR                        (0xC00093B0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_LVL_REG_OFFSET                  (0x000000B8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_LVL_REG_ADDR                    (0xC00093B4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_PROCALL_REG_REG_OFFSET                (0x000000BC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_PROCALL_REG_REG_ADDR                  (0xC00093B8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_REG_OFFSET                        (0x000000C0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_REG_ADDR                          (0xC00093BC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_LVL_REG_OFFSET                    (0x000000C4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_LVL_REG_ADDR                      (0xC00093C0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_REG_OFFSET          (0x000000C8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_REG_ADDR            (0xC00093C4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_REG_OFFSET                  (0x000000CC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_REG_ADDR                    (0xC00093C8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_LVL_REG_OFFSET              (0x000000D0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_LVL_REG_ADDR                (0xC00093CC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR32_REG_REG_OFFSET                (0x000000D4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR32_REG_REG_ADDR                  (0xC00093D0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_REG_OFFSET                        (0x000000D8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_REG_ADDR                          (0xC00093D4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_LVL_REG_OFFSET                    (0x000000DC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_LVL_REG_ADDR                      (0xC00093D8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR64_REG_REG_OFFSET                (0x000000E0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR64_REG_REG_ADDR                  (0xC00093DC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_REG_OFFSET                        (0x000000E4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_REG_ADDR                          (0xC00093E0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_LVL_REG_OFFSET                    (0x000000E8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_LVL_REG_ADDR                      (0xC00093E4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_REG_OFFSET              (0x000000EC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_REG_ADDR                (0xC00093E8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_REG_OFFSET                      (0x000000F0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_REG_ADDR                        (0xC00093EC)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_LVL_REG_OFFSET                  (0x000000F4)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_LVL_REG_ADDR                    (0xC00093F0)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_STATUS_REG_OFFSET                         (0x000000F8)
#define I2C_1_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_STATUS_REG_ADDR                           (0xC00093F4)


//==============================================================================
// Addresses for Address Map: i2c_2
//==============================================================================


#define I2C_2_REG_MAP_BASE_ADDR  (0xC0009400)
#define I2C_2_REG_MAP_SIZE       (0x000001F8)



//==============================================================================
// Addresses for Address Map: DWC_i2c_operational_block_a
//==============================================================================


#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_REG_MAP_BASE_ADDR  (0xC0009400)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_REG_MAP_SIZE       (0x00000020)

#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_HCI_VERSION_REG_OFFSET                       (0x00000000)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_HCI_VERSION_REG_ADDR                         (0xC0009400)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_ENABLE_REG_OFFSET                            (0x00000004)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_ENABLE_REG_ADDR                              (0xC0009404)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_RESET_CTRL_REG_OFFSET                        (0x00000008)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_RESET_CTRL_REG_ADDR                          (0xC0009408)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_CAPABILITIES_REG_OFFSET                      (0x0000000C)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_CAPABILITIES_REG_ADDR                        (0xC000940C)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_CAPABILITIES_REG_OFFSET                  (0x00000010)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_CAPABILITIES_REG_ADDR                    (0xC0009410)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_BLOCK_OFFSET_REG_OFFSET                  (0x00000014)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_I2C_BLOCK_OFFSET_REG_ADDR                    (0xC0009414)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_CAPABILITIES_REG_OFFSET                (0x00000018)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_CAPABILITIES_REG_ADDR                  (0xC0009418)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_BLOCK_OFFSET_REG_OFFSET                (0x0000001C)
#define I2C_2_DWC_I2C_OPERATIONAL_BLOCK_A_IC_SMBUS_BLOCK_OFFSET_REG_ADDR                  (0xC000941C)


//==============================================================================
// Addresses for Address Map: DWC_i2c_i2c_block_a
//==============================================================================


#define I2C_2_DWC_I2C_I2C_BLOCK_A_REG_MAP_BASE_ADDR  (0xC0009420)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_REG_MAP_SIZE       (0x000000BC)

#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_I2C_CORE_HEADER_REG_OFFSET                           (0x00000000)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_I2C_CORE_HEADER_REG_ADDR                             (0xC0009420)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_CTRL_REG_OFFSET                                      (0x00000004)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_CTRL_REG_ADDR                                        (0xC0009424)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TAR_REG_OFFSET                                       (0x00000008)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TAR_REG_ADDR                                         (0xC0009428)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR_REG_OFFSET                                       (0x0000000C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR_REG_ADDR                                         (0xC000942C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_ACK_GENERAL_CALL_REG_OFFSET                          (0x00000018)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_ACK_GENERAL_CALL_REG_ADDR                            (0xC0009438)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TIMING_CTRL_HEADER_REG_OFFSET                        (0x0000001C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TIMING_CTRL_HEADER_REG_ADDR                          (0xC000943C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_HCNT_REG_OFFSET                                  (0x00000024)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_HCNT_REG_ADDR                                    (0xC0009444)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_LCNT_REG_OFFSET                                  (0x00000028)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_LCNT_REG_ADDR                                    (0xC0009448)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SDA_HOLD_REG_OFFSET                                  (0x00000034)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SDA_HOLD_REG_ADDR                                    (0xC0009454)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SDA_SETUP_REG_OFFSET                                 (0x00000038)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SDA_SETUP_REG_ADDR                                   (0xC0009458)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SPKLEN_REG_OFFSET                                    (0x0000003C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SPKLEN_REG_ADDR                                      (0xC000945C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_REG_OFFSET                  (0x00000044)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_REG_ADDR                    (0xC0009464)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_REG_OFFSET              (0x00000048)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_REG_ADDR                (0xC0009468)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SDA_STUCK_AT_LOW_TIMEOUT_REG_OFFSET                  (0x0000004C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SDA_STUCK_AT_LOW_TIMEOUT_REG_ADDR                    (0xC000946C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_REG_TIMEOUT_RST_REG_OFFSET                           (0x00000050)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_REG_TIMEOUT_RST_REG_ADDR                             (0xC0009470)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_FIFO_CTRL_HEADER_REG_OFFSET                          (0x00000054)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_FIFO_CTRL_HEADER_REG_ADDR                            (0xC0009474)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DATA_CMD_REG_OFFSET                                  (0x00000058)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DATA_CMD_REG_ADDR                                    (0xC0009478)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_RX_TL_REG_OFFSET                                     (0x0000005C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_RX_TL_REG_ADDR                                       (0xC000947C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TX_TL_REG_OFFSET                                     (0x00000060)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TX_TL_REG_ADDR                                       (0xC0009480)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DMA_CR_REG_OFFSET                                    (0x00000064)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DMA_CR_REG_ADDR                                      (0xC0009484)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DMA_TDLR_REG_OFFSET                                  (0x00000068)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DMA_TDLR_REG_ADDR                                    (0xC0009488)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DMA_RDLR_REG_OFFSET                                  (0x0000006C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DMA_RDLR_REG_ADDR                                    (0xC000948C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_DEBUG_HEADER_REG_OFFSET                         (0x00000070)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_DEBUG_HEADER_REG_ADDR                           (0xC0009490)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_STAT_REG_OFFSET                                 (0x00000074)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_STAT_REG_ADDR                                   (0xC0009494)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_MASK_REG_OFFSET                                 (0x00000078)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_MASK_REG_ADDR                                   (0xC0009498)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_RAW_STAT_REG_OFFSET                             (0x0000007C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_RAW_STAT_REG_ADDR                               (0xC000949C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_CLR_REG_OFFSET                                  (0x00000080)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_INTR_CLR_REG_ADDR                                    (0xC00094A0)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_ENABLE_STATUS_REG_OFFSET                             (0x00000084)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_ENABLE_STATUS_REG_ADDR                               (0xC00094A4)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TX_TRMNT_SOURCE_REG_OFFSET                           (0x00000088)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TX_TRMNT_SOURCE_REG_ADDR                             (0xC00094A8)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_STATUS_REG_OFFSET                                    (0x0000008C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_STATUS_REG_ADDR                                      (0xC00094AC)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TXFLR_REG_OFFSET                                     (0x00000090)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_TXFLR_REG_ADDR                                       (0xC00094B0)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_RXFLR_REG_OFFSET                                     (0x00000094)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_RXFLR_REG_ADDR                                       (0xC00094B4)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCR_REG_OFFSET                                       (0x00000098)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_SCR_REG_ADDR                                         (0xC00094B8)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_HWID_HEADER_REG_OFFSET                               (0x0000009C)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_HWID_HEADER_REG_ADDR                                 (0xC00094BC)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_COMP_VERSION_REG_OFFSET                              (0x000000A4)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_COMP_VERSION_REG_ADDR                                (0xC00094C4)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_COMP_TYPE_REG_OFFSET                                 (0x000000A8)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_COMP_TYPE_REG_ADDR                                   (0xC00094C8)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_I2C_MDAR_HEADER_REG_OFFSET                           (0x000000AC)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_I2C_MDAR_HEADER_REG_ADDR                             (0xC00094CC)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR2_REG_OFFSET                                      (0x000000B0)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR2_REG_ADDR                                        (0xC00094D0)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR3_REG_OFFSET                                      (0x000000B4)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR3_REG_ADDR                                        (0xC00094D4)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR4_REG_OFFSET                                      (0x000000B8)
#define I2C_2_DWC_I2C_I2C_BLOCK_A_IC_DAR4_REG_ADDR                                        (0xC00094D8)


//==============================================================================
// Addresses for Address Map: DWC_i2c_smbus_block_a
//==============================================================================


#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_REG_MAP_BASE_ADDR  (0xC00094FC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_REG_MAP_SIZE       (0x000000FC)

#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CORE_HEADER_REG_OFFSET                       (0x00000000)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CORE_HEADER_REG_ADDR                         (0xC00094FC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CTRL_REG_OFFSET                              (0x00000004)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CTRL_REG_ADDR                                (0xC0009500)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL_REG_OFFSET                          (0x00000008)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL_REG_ADDR                            (0xC0009504)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL2_REG_OFFSET                         (0x0000000C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_ARP_CTRL2_REG_ADDR                           (0xC0009508)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_TIMING_HEADER_REG_OFFSET                     (0x00000014)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_TIMING_HEADER_REG_ADDR                       (0xC0009510)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_TEXT_REG_OFFSET                      (0x00000018)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_TEXT_REG_ADDR                        (0xC0009514)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_CEXT_REG_OFFSET                      (0x0000001C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CLK_LOW_CEXT_REG_ADDR                        (0xC0009518)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_THIGH_MAX_IDLE_COUNT_REG_OFFSET              (0x00000020)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_THIGH_MAX_IDLE_COUNT_REG_ADDR                (0xC000951C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_DEBUG_HEADER_REG_OFFSET                 (0x00000024)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_DEBUG_HEADER_REG_ADDR                   (0xC0009520)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_STAT_REG_OFFSET                         (0x00000028)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_STAT_REG_ADDR                           (0xC0009524)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_MASK_REG_OFFSET                         (0x0000002C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_MASK_REG_ADDR                           (0xC0009528)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_RAW_STAT_REG_OFFSET                     (0x00000030)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_RAW_STAT_REG_ADDR                       (0xC000952C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_CLR_REG_OFFSET                          (0x00000034)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_INTR_CLR_REG_ADDR                            (0xC0009530)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_STATUS_REG_OFFSET                            (0x00000038)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_STATUS_REG_ADDR                              (0xC0009534)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_UDID_HEADER_REG_OFFSET                       (0x0000003C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_UDID_HEADER_REG_ADDR                         (0xC0009538)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD0_REG_OFFSET                    (0x00000040)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD0_REG_ADDR                      (0xC000953C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD1_REG_OFFSET                    (0x00000044)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD1_REG_ADDR                      (0xC0009540)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD2_REG_OFFSET                    (0x00000048)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD2_REG_ADDR                      (0xC0009544)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD3_REG_OFFSET                    (0x0000004C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR_SMBUS_UDID_WORD3_REG_ADDR                      (0xC0009548)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000050)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000954C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000054)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009550)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000058)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009554)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000005C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR2_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009558)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000060)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000955C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000064)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009560)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000068)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009564)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000006C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR3_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009568)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD0_REG_OFFSET                   (0x00000070)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD0_REG_ADDR                     (0xC000956C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD1_REG_OFFSET                   (0x00000074)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD1_REG_ADDR                     (0xC0009570)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD2_REG_OFFSET                   (0x00000078)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD2_REG_ADDR                     (0xC0009574)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD3_REG_OFFSET                   (0x0000007C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_DAR4_SMBUS_UDID_WORD3_REG_ADDR                     (0xC0009578)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CCDEC_HEADER_REG_OFFSET                      (0x00000080)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CCDEC_HEADER_REG_ADDR                        (0xC000957C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_CTRL_REG_OFFSET                           (0x00000084)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_CTRL_REG_ADDR                             (0xC0009580)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RST_REG_OFFSET                            (0x00000088)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RST_REG_ADDR                              (0xC0009584)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_SEND_BYTE_REG_REG_OFFSET              (0x0000008C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_SEND_BYTE_REG_REG_ADDR                (0xC0009588)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_REG_OFFSET                      (0x00000090)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_REG_ADDR                        (0xC000958C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_LVL_REG_OFFSET                  (0x00000094)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_SEND_BYTE_LVL_REG_ADDR                    (0xC0009590)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_REG_OFFSET             (0x00000098)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_REG_ADDR               (0xC0009594)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_REG_OFFSET                     (0x0000009C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_REG_ADDR                       (0xC0009598)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_LVL_REG_OFFSET                 (0x000000A0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_BYTE_LVL_REG_ADDR                   (0xC000959C)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_REG_OFFSET             (0x000000A4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_REG_ADDR               (0xC00095A0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_REG_OFFSET                     (0x000000A8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_REG_ADDR                       (0xC00095A4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_LVL_REG_OFFSET                 (0x000000AC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR_WORD_LVL_REG_ADDR                   (0xC00095A8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_REG_OFFSET              (0x000000B0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_REG_ADDR                (0xC00095AC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_REG_OFFSET                      (0x000000B4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_REG_ADDR                        (0xC00095B0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_LVL_REG_OFFSET                  (0x000000B8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLK_RD_WR_LVL_REG_ADDR                    (0xC00095B4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_PROCALL_REG_REG_OFFSET                (0x000000BC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_PROCALL_REG_REG_ADDR                  (0xC00095B8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_REG_OFFSET                        (0x000000C0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_REG_ADDR                          (0xC00095BC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_LVL_REG_OFFSET                    (0x000000C4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_PROCALL_LVL_REG_ADDR                      (0xC00095C0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_REG_OFFSET          (0x000000C8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_REG_ADDR            (0xC00095C4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_REG_OFFSET                  (0x000000CC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_REG_ADDR                    (0xC00095C8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_LVL_REG_OFFSET              (0x000000D0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_BLKRW_PROCALL_LVL_REG_ADDR                (0xC00095CC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR32_REG_REG_OFFSET                (0x000000D4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR32_REG_REG_ADDR                  (0xC00095D0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_REG_OFFSET                        (0x000000D8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_REG_ADDR                          (0xC00095D4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_LVL_REG_OFFSET                    (0x000000DC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR32_LVL_REG_ADDR                      (0xC00095D8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR64_REG_REG_OFFSET                (0x000000E0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_RD_WR64_REG_REG_ADDR                  (0xC00095DC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_REG_OFFSET                        (0x000000E4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_REG_ADDR                          (0xC00095E0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_LVL_REG_OFFSET                    (0x000000E8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_RD_WR64_LVL_REG_ADDR                      (0xC00095E4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_REG_OFFSET              (0x000000EC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_REG_ADDR                (0xC00095E8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_REG_OFFSET                      (0x000000F0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_REG_ADDR                        (0xC00095EC)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_LVL_REG_OFFSET                  (0x000000F4)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_ADV_BLKRW_LVL_REG_ADDR                    (0xC00095F0)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_STATUS_REG_OFFSET                         (0x000000F8)
#define I2C_2_DWC_I2C_SMBUS_BLOCK_A_IC_SMBUS_CC_STATUS_REG_ADDR                           (0xC00095F4)


//==============================================================================
// Addresses for Address Map: i2c_ctrl_status
//==============================================================================


#define I2C_CTRL_STATUS_REG_MAP_BASE_ADDR  (0xC0009600)
#define I2C_CTRL_STATUS_REG_MAP_SIZE       (0x00000010)

#define I2C_CTRL_STATUS_I2C_0_CTRL_STATUS_REG_OFFSET                                      (0x00000000)
#define I2C_CTRL_STATUS_I2C_0_CTRL_STATUS_REG_ADDR                                        (0xC0009600)
#define I2C_CTRL_STATUS_I2C_1_CTRL_STATUS_REG_OFFSET                                      (0x00000004)
#define I2C_CTRL_STATUS_I2C_1_CTRL_STATUS_REG_ADDR                                        (0xC0009604)
#define I2C_CTRL_STATUS_I2C_2_CTRL_STATUS_REG_OFFSET                                      (0x00000008)
#define I2C_CTRL_STATUS_I2C_2_CTRL_STATUS_REG_ADDR                                        (0xC0009608)
#define I2C_CTRL_STATUS_I2C_CONFIG_INFO_REG_OFFSET                                        (0x0000000C)
#define I2C_CTRL_STATUS_I2C_CONFIG_INFO_REG_ADDR                                          (0xC000960C)


//==============================================================================
// Addresses for Address Map: uart_wrap0
//==============================================================================


#define UART_WRAP0_REG_MAP_BASE_ADDR  (0xC000A000)
#define UART_WRAP0_REG_MAP_SIZE       (0x0000036C)



//==============================================================================
// Addresses for Address Map: synopsys_uart_ctrl
//==============================================================================


#define UART_WRAP0_SYNOPSYS_UART_CTRL_REG_MAP_BASE_ADDR  (0xC000A000)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_REG_MAP_SIZE       (0x00000100)

#define UART_WRAP0_SYNOPSYS_UART_CTRL_RBR_REG_OFFSET                                      (0x00000000)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_RBR_REG_ADDR                                        (0xC000A000)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_IER_REG_OFFSET                                      (0x00000004)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_IER_REG_ADDR                                        (0xC000A004)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_IIR_REG_OFFSET                                      (0x00000008)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_IIR_REG_ADDR                                        (0xC000A008)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_LCR_REG_OFFSET                                      (0x0000000C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_LCR_REG_ADDR                                        (0xC000A00C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_MCR_REG_OFFSET                                      (0x00000010)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_MCR_REG_ADDR                                        (0xC000A010)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_LSR_REG_OFFSET                                      (0x00000014)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_LSR_REG_ADDR                                        (0xC000A014)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_MSR_REG_OFFSET                                      (0x00000018)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_MSR_REG_ADDR                                        (0xC000A018)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SCR_REG_OFFSET                                      (0x0000001C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SCR_REG_ADDR                                        (0xC000A01C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR0_REG_OFFSET                                    (0x00000030)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR0_REG_ADDR                                      (0xC000A030)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR1_REG_OFFSET                                    (0x00000034)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR1_REG_ADDR                                      (0xC000A034)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR2_REG_OFFSET                                    (0x00000038)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR2_REG_ADDR                                      (0xC000A038)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR3_REG_OFFSET                                    (0x0000003C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR3_REG_ADDR                                      (0xC000A03C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR4_REG_OFFSET                                    (0x00000040)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR4_REG_ADDR                                      (0xC000A040)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR5_REG_OFFSET                                    (0x00000044)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR5_REG_ADDR                                      (0xC000A044)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR6_REG_OFFSET                                    (0x00000048)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR6_REG_ADDR                                      (0xC000A048)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR7_REG_OFFSET                                    (0x0000004C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR7_REG_ADDR                                      (0xC000A04C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR8_REG_OFFSET                                    (0x00000050)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR8_REG_ADDR                                      (0xC000A050)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR9_REG_OFFSET                                    (0x00000054)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR9_REG_ADDR                                      (0xC000A054)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR10_REG_OFFSET                                   (0x00000058)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR10_REG_ADDR                                     (0xC000A058)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR11_REG_OFFSET                                   (0x0000005C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR11_REG_ADDR                                     (0xC000A05C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR12_REG_OFFSET                                   (0x00000060)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR12_REG_ADDR                                     (0xC000A060)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR13_REG_OFFSET                                   (0x00000064)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR13_REG_ADDR                                     (0xC000A064)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR14_REG_OFFSET                                   (0x00000068)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR14_REG_ADDR                                     (0xC000A068)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR15_REG_OFFSET                                   (0x0000006C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRBR15_REG_ADDR                                     (0xC000A06C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_FAR_REG_OFFSET                                      (0x00000070)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_FAR_REG_ADDR                                        (0xC000A070)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_USR_REG_OFFSET                                      (0x0000007C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_USR_REG_ADDR                                        (0xC000A07C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_TFL_REG_OFFSET                                      (0x00000080)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_TFL_REG_ADDR                                        (0xC000A080)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_RFL_REG_OFFSET                                      (0x00000084)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_RFL_REG_ADDR                                        (0xC000A084)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRR_REG_OFFSET                                      (0x00000088)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRR_REG_ADDR                                        (0xC000A088)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRTS_REG_OFFSET                                     (0x0000008C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRTS_REG_ADDR                                       (0xC000A08C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SBCR_REG_OFFSET                                     (0x00000090)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SBCR_REG_ADDR                                       (0xC000A090)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SDMAM_REG_OFFSET                                    (0x00000094)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SDMAM_REG_ADDR                                      (0xC000A094)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SFE_REG_OFFSET                                      (0x00000098)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SFE_REG_ADDR                                        (0xC000A098)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRT_REG_OFFSET                                      (0x0000009C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_SRT_REG_ADDR                                        (0xC000A09C)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_HTX_REG_OFFSET                                      (0x000000A4)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_HTX_REG_ADDR                                        (0xC000A0A4)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_DMASA_REG_OFFSET                                    (0x000000A8)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_DMASA_REG_ADDR                                      (0xC000A0A8)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_LCR_EXT_REG_OFFSET                                  (0x000000CC)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_LCR_EXT_REG_ADDR                                    (0xC000A0CC)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_CPR_REG_OFFSET                                      (0x000000F4)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_CPR_REG_ADDR                                        (0xC000A0F4)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_UCV_REG_OFFSET                                      (0x000000F8)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_UCV_REG_ADDR                                        (0xC000A0F8)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_CTR_REG_OFFSET                                      (0x000000FC)
#define UART_WRAP0_SYNOPSYS_UART_CTRL_CTR_REG_ADDR                                        (0xC000A0FC)


//==============================================================================
// Addresses for Address Map: uart
//==============================================================================


#define UART_WRAP0_UART_REG_MAP_BASE_ADDR  (0xC000A200)
#define UART_WRAP0_UART_REG_MAP_SIZE       (0x00000008)

#define UART_WRAP0_UART_CTRL_REG_OFFSET                                                   (0x00000000)
#define UART_WRAP0_UART_CTRL_REG_ADDR                                                     (0xC000A200)
#define UART_WRAP0_UART_RESERVED_REG_OFFSET                                               (0x00000004)
#define UART_WRAP0_UART_RESERVED_REG_ADDR                                                 (0xC000A204)


//==============================================================================
// Addresses for Address Map: uart_engine
//==============================================================================


#define UART_WRAP0_UART_ENGINE_REG_MAP_BASE_ADDR  (0xC000A300)
#define UART_WRAP0_UART_ENGINE_REG_MAP_SIZE       (0x0000006C)

#define UART_WRAP0_UART_ENGINE_ENGINE_CTRL_REG_OFFSET                                     (0x00000000)
#define UART_WRAP0_UART_ENGINE_ENGINE_CTRL_REG_ADDR                                       (0xC000A300)
#define UART_WRAP0_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_OFFSET                             (0x00000008)
#define UART_WRAP0_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_ADDR                               (0xC000A308)
#define UART_WRAP0_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_OFFSET                             (0x00000010)
#define UART_WRAP0_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_ADDR                               (0xC000A310)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_0__REG_OFFSET                               (0x00000018)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_0__REG_ADDR                                 (0xC000A318)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_1__REG_OFFSET                               (0x0000001C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_1__REG_ADDR                                 (0xC000A31C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_2__REG_OFFSET                               (0x00000020)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_2__REG_ADDR                                 (0xC000A320)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_3__REG_OFFSET                               (0x00000024)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_3__REG_ADDR                                 (0xC000A324)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_4__REG_OFFSET                               (0x00000028)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_4__REG_ADDR                                 (0xC000A328)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_5__REG_OFFSET                               (0x0000002C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_5__REG_ADDR                                 (0xC000A32C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_6__REG_OFFSET                               (0x00000030)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_6__REG_ADDR                                 (0xC000A330)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_7__REG_OFFSET                               (0x00000034)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_7__REG_ADDR                                 (0xC000A334)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_8__REG_OFFSET                               (0x00000038)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_8__REG_ADDR                                 (0xC000A338)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_9__REG_OFFSET                               (0x0000003C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_9__REG_ADDR                                 (0xC000A33C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_10__REG_OFFSET                              (0x00000040)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_10__REG_ADDR                                (0xC000A340)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_11__REG_OFFSET                              (0x00000044)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_11__REG_ADDR                                (0xC000A344)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_12__REG_OFFSET                              (0x00000048)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_12__REG_ADDR                                (0xC000A348)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_13__REG_OFFSET                              (0x0000004C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_13__REG_ADDR                                (0xC000A34C)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_14__REG_OFFSET                              (0x00000050)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_14__REG_ADDR                                (0xC000A350)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_15__REG_OFFSET                              (0x00000054)
#define UART_WRAP0_UART_ENGINE_LOG_START_CTRL_15__REG_ADDR                                (0xC000A354)
#define UART_WRAP0_UART_ENGINE_LOG_STATUS_REG_OFFSET                                      (0x00000058)
#define UART_WRAP0_UART_ENGINE_LOG_STATUS_REG_ADDR                                        (0xC000A358)
#define UART_WRAP0_UART_ENGINE_ERROR_STATUS_REG_OFFSET                                    (0x00000068)
#define UART_WRAP0_UART_ENGINE_ERROR_STATUS_REG_ADDR                                      (0xC000A368)


//==============================================================================
// Addresses for Address Map: uart_wrap1
//==============================================================================


#define UART_WRAP1_REG_MAP_BASE_ADDR  (0xC000A400)
#define UART_WRAP1_REG_MAP_SIZE       (0x0000036C)



//==============================================================================
// Addresses for Address Map: synopsys_uart_ctrl
//==============================================================================


#define UART_WRAP1_SYNOPSYS_UART_CTRL_REG_MAP_BASE_ADDR  (0xC000A400)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_REG_MAP_SIZE       (0x00000100)

#define UART_WRAP1_SYNOPSYS_UART_CTRL_RBR_REG_OFFSET                                      (0x00000000)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_RBR_REG_ADDR                                        (0xC000A400)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_IER_REG_OFFSET                                      (0x00000004)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_IER_REG_ADDR                                        (0xC000A404)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_IIR_REG_OFFSET                                      (0x00000008)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_IIR_REG_ADDR                                        (0xC000A408)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_LCR_REG_OFFSET                                      (0x0000000C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_LCR_REG_ADDR                                        (0xC000A40C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_MCR_REG_OFFSET                                      (0x00000010)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_MCR_REG_ADDR                                        (0xC000A410)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_LSR_REG_OFFSET                                      (0x00000014)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_LSR_REG_ADDR                                        (0xC000A414)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_MSR_REG_OFFSET                                      (0x00000018)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_MSR_REG_ADDR                                        (0xC000A418)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SCR_REG_OFFSET                                      (0x0000001C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SCR_REG_ADDR                                        (0xC000A41C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR0_REG_OFFSET                                    (0x00000030)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR0_REG_ADDR                                      (0xC000A430)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR1_REG_OFFSET                                    (0x00000034)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR1_REG_ADDR                                      (0xC000A434)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR2_REG_OFFSET                                    (0x00000038)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR2_REG_ADDR                                      (0xC000A438)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR3_REG_OFFSET                                    (0x0000003C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR3_REG_ADDR                                      (0xC000A43C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR4_REG_OFFSET                                    (0x00000040)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR4_REG_ADDR                                      (0xC000A440)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR5_REG_OFFSET                                    (0x00000044)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR5_REG_ADDR                                      (0xC000A444)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR6_REG_OFFSET                                    (0x00000048)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR6_REG_ADDR                                      (0xC000A448)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR7_REG_OFFSET                                    (0x0000004C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR7_REG_ADDR                                      (0xC000A44C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR8_REG_OFFSET                                    (0x00000050)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR8_REG_ADDR                                      (0xC000A450)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR9_REG_OFFSET                                    (0x00000054)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR9_REG_ADDR                                      (0xC000A454)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR10_REG_OFFSET                                   (0x00000058)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR10_REG_ADDR                                     (0xC000A458)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR11_REG_OFFSET                                   (0x0000005C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR11_REG_ADDR                                     (0xC000A45C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR12_REG_OFFSET                                   (0x00000060)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR12_REG_ADDR                                     (0xC000A460)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR13_REG_OFFSET                                   (0x00000064)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR13_REG_ADDR                                     (0xC000A464)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR14_REG_OFFSET                                   (0x00000068)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR14_REG_ADDR                                     (0xC000A468)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR15_REG_OFFSET                                   (0x0000006C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRBR15_REG_ADDR                                     (0xC000A46C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_FAR_REG_OFFSET                                      (0x00000070)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_FAR_REG_ADDR                                        (0xC000A470)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_USR_REG_OFFSET                                      (0x0000007C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_USR_REG_ADDR                                        (0xC000A47C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_TFL_REG_OFFSET                                      (0x00000080)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_TFL_REG_ADDR                                        (0xC000A480)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_RFL_REG_OFFSET                                      (0x00000084)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_RFL_REG_ADDR                                        (0xC000A484)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRR_REG_OFFSET                                      (0x00000088)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRR_REG_ADDR                                        (0xC000A488)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRTS_REG_OFFSET                                     (0x0000008C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRTS_REG_ADDR                                       (0xC000A48C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SBCR_REG_OFFSET                                     (0x00000090)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SBCR_REG_ADDR                                       (0xC000A490)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SDMAM_REG_OFFSET                                    (0x00000094)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SDMAM_REG_ADDR                                      (0xC000A494)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SFE_REG_OFFSET                                      (0x00000098)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SFE_REG_ADDR                                        (0xC000A498)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRT_REG_OFFSET                                      (0x0000009C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_SRT_REG_ADDR                                        (0xC000A49C)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_HTX_REG_OFFSET                                      (0x000000A4)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_HTX_REG_ADDR                                        (0xC000A4A4)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_DMASA_REG_OFFSET                                    (0x000000A8)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_DMASA_REG_ADDR                                      (0xC000A4A8)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_LCR_EXT_REG_OFFSET                                  (0x000000CC)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_LCR_EXT_REG_ADDR                                    (0xC000A4CC)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_CPR_REG_OFFSET                                      (0x000000F4)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_CPR_REG_ADDR                                        (0xC000A4F4)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_UCV_REG_OFFSET                                      (0x000000F8)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_UCV_REG_ADDR                                        (0xC000A4F8)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_CTR_REG_OFFSET                                      (0x000000FC)
#define UART_WRAP1_SYNOPSYS_UART_CTRL_CTR_REG_ADDR                                        (0xC000A4FC)


//==============================================================================
// Addresses for Address Map: uart
//==============================================================================


#define UART_WRAP1_UART_REG_MAP_BASE_ADDR  (0xC000A600)
#define UART_WRAP1_UART_REG_MAP_SIZE       (0x00000008)

#define UART_WRAP1_UART_CTRL_REG_OFFSET                                                   (0x00000000)
#define UART_WRAP1_UART_CTRL_REG_ADDR                                                     (0xC000A600)
#define UART_WRAP1_UART_RESERVED_REG_OFFSET                                               (0x00000004)
#define UART_WRAP1_UART_RESERVED_REG_ADDR                                                 (0xC000A604)


//==============================================================================
// Addresses for Address Map: uart_engine
//==============================================================================


#define UART_WRAP1_UART_ENGINE_REG_MAP_BASE_ADDR  (0xC000A700)
#define UART_WRAP1_UART_ENGINE_REG_MAP_SIZE       (0x0000006C)

#define UART_WRAP1_UART_ENGINE_ENGINE_CTRL_REG_OFFSET                                     (0x00000000)
#define UART_WRAP1_UART_ENGINE_ENGINE_CTRL_REG_ADDR                                       (0xC000A700)
#define UART_WRAP1_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_OFFSET                             (0x00000008)
#define UART_WRAP1_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_ADDR                               (0xC000A708)
#define UART_WRAP1_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_OFFSET                             (0x00000010)
#define UART_WRAP1_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_ADDR                               (0xC000A710)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_0__REG_OFFSET                               (0x00000018)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_0__REG_ADDR                                 (0xC000A718)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_1__REG_OFFSET                               (0x0000001C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_1__REG_ADDR                                 (0xC000A71C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_2__REG_OFFSET                               (0x00000020)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_2__REG_ADDR                                 (0xC000A720)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_3__REG_OFFSET                               (0x00000024)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_3__REG_ADDR                                 (0xC000A724)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_4__REG_OFFSET                               (0x00000028)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_4__REG_ADDR                                 (0xC000A728)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_5__REG_OFFSET                               (0x0000002C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_5__REG_ADDR                                 (0xC000A72C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_6__REG_OFFSET                               (0x00000030)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_6__REG_ADDR                                 (0xC000A730)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_7__REG_OFFSET                               (0x00000034)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_7__REG_ADDR                                 (0xC000A734)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_8__REG_OFFSET                               (0x00000038)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_8__REG_ADDR                                 (0xC000A738)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_9__REG_OFFSET                               (0x0000003C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_9__REG_ADDR                                 (0xC000A73C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_10__REG_OFFSET                              (0x00000040)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_10__REG_ADDR                                (0xC000A740)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_11__REG_OFFSET                              (0x00000044)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_11__REG_ADDR                                (0xC000A744)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_12__REG_OFFSET                              (0x00000048)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_12__REG_ADDR                                (0xC000A748)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_13__REG_OFFSET                              (0x0000004C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_13__REG_ADDR                                (0xC000A74C)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_14__REG_OFFSET                              (0x00000050)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_14__REG_ADDR                                (0xC000A750)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_15__REG_OFFSET                              (0x00000054)
#define UART_WRAP1_UART_ENGINE_LOG_START_CTRL_15__REG_ADDR                                (0xC000A754)
#define UART_WRAP1_UART_ENGINE_LOG_STATUS_REG_OFFSET                                      (0x00000058)
#define UART_WRAP1_UART_ENGINE_LOG_STATUS_REG_ADDR                                        (0xC000A758)
#define UART_WRAP1_UART_ENGINE_ERROR_STATUS_REG_OFFSET                                    (0x00000068)
#define UART_WRAP1_UART_ENGINE_ERROR_STATUS_REG_ADDR                                      (0xC000A768)


//==============================================================================
// Addresses for Address Map: uart_wrap2
//==============================================================================


#define UART_WRAP2_REG_MAP_BASE_ADDR  (0xC000A800)
#define UART_WRAP2_REG_MAP_SIZE       (0x0000036C)



//==============================================================================
// Addresses for Address Map: synopsys_uart_ctrl
//==============================================================================


#define UART_WRAP2_SYNOPSYS_UART_CTRL_REG_MAP_BASE_ADDR  (0xC000A800)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_REG_MAP_SIZE       (0x00000100)

#define UART_WRAP2_SYNOPSYS_UART_CTRL_RBR_REG_OFFSET                                      (0x00000000)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_RBR_REG_ADDR                                        (0xC000A800)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_IER_REG_OFFSET                                      (0x00000004)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_IER_REG_ADDR                                        (0xC000A804)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_IIR_REG_OFFSET                                      (0x00000008)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_IIR_REG_ADDR                                        (0xC000A808)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_LCR_REG_OFFSET                                      (0x0000000C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_LCR_REG_ADDR                                        (0xC000A80C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_MCR_REG_OFFSET                                      (0x00000010)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_MCR_REG_ADDR                                        (0xC000A810)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_LSR_REG_OFFSET                                      (0x00000014)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_LSR_REG_ADDR                                        (0xC000A814)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_MSR_REG_OFFSET                                      (0x00000018)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_MSR_REG_ADDR                                        (0xC000A818)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SCR_REG_OFFSET                                      (0x0000001C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SCR_REG_ADDR                                        (0xC000A81C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR0_REG_OFFSET                                    (0x00000030)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR0_REG_ADDR                                      (0xC000A830)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR1_REG_OFFSET                                    (0x00000034)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR1_REG_ADDR                                      (0xC000A834)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR2_REG_OFFSET                                    (0x00000038)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR2_REG_ADDR                                      (0xC000A838)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR3_REG_OFFSET                                    (0x0000003C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR3_REG_ADDR                                      (0xC000A83C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR4_REG_OFFSET                                    (0x00000040)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR4_REG_ADDR                                      (0xC000A840)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR5_REG_OFFSET                                    (0x00000044)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR5_REG_ADDR                                      (0xC000A844)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR6_REG_OFFSET                                    (0x00000048)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR6_REG_ADDR                                      (0xC000A848)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR7_REG_OFFSET                                    (0x0000004C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR7_REG_ADDR                                      (0xC000A84C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR8_REG_OFFSET                                    (0x00000050)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR8_REG_ADDR                                      (0xC000A850)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR9_REG_OFFSET                                    (0x00000054)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR9_REG_ADDR                                      (0xC000A854)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR10_REG_OFFSET                                   (0x00000058)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR10_REG_ADDR                                     (0xC000A858)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR11_REG_OFFSET                                   (0x0000005C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR11_REG_ADDR                                     (0xC000A85C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR12_REG_OFFSET                                   (0x00000060)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR12_REG_ADDR                                     (0xC000A860)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR13_REG_OFFSET                                   (0x00000064)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR13_REG_ADDR                                     (0xC000A864)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR14_REG_OFFSET                                   (0x00000068)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR14_REG_ADDR                                     (0xC000A868)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR15_REG_OFFSET                                   (0x0000006C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRBR15_REG_ADDR                                     (0xC000A86C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_FAR_REG_OFFSET                                      (0x00000070)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_FAR_REG_ADDR                                        (0xC000A870)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_USR_REG_OFFSET                                      (0x0000007C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_USR_REG_ADDR                                        (0xC000A87C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_TFL_REG_OFFSET                                      (0x00000080)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_TFL_REG_ADDR                                        (0xC000A880)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_RFL_REG_OFFSET                                      (0x00000084)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_RFL_REG_ADDR                                        (0xC000A884)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRR_REG_OFFSET                                      (0x00000088)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRR_REG_ADDR                                        (0xC000A888)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRTS_REG_OFFSET                                     (0x0000008C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRTS_REG_ADDR                                       (0xC000A88C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SBCR_REG_OFFSET                                     (0x00000090)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SBCR_REG_ADDR                                       (0xC000A890)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SDMAM_REG_OFFSET                                    (0x00000094)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SDMAM_REG_ADDR                                      (0xC000A894)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SFE_REG_OFFSET                                      (0x00000098)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SFE_REG_ADDR                                        (0xC000A898)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRT_REG_OFFSET                                      (0x0000009C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_SRT_REG_ADDR                                        (0xC000A89C)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_HTX_REG_OFFSET                                      (0x000000A4)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_HTX_REG_ADDR                                        (0xC000A8A4)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_DMASA_REG_OFFSET                                    (0x000000A8)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_DMASA_REG_ADDR                                      (0xC000A8A8)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_LCR_EXT_REG_OFFSET                                  (0x000000CC)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_LCR_EXT_REG_ADDR                                    (0xC000A8CC)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_CPR_REG_OFFSET                                      (0x000000F4)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_CPR_REG_ADDR                                        (0xC000A8F4)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_UCV_REG_OFFSET                                      (0x000000F8)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_UCV_REG_ADDR                                        (0xC000A8F8)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_CTR_REG_OFFSET                                      (0x000000FC)
#define UART_WRAP2_SYNOPSYS_UART_CTRL_CTR_REG_ADDR                                        (0xC000A8FC)


//==============================================================================
// Addresses for Address Map: uart
//==============================================================================


#define UART_WRAP2_UART_REG_MAP_BASE_ADDR  (0xC000AA00)
#define UART_WRAP2_UART_REG_MAP_SIZE       (0x00000008)

#define UART_WRAP2_UART_CTRL_REG_OFFSET                                                   (0x00000000)
#define UART_WRAP2_UART_CTRL_REG_ADDR                                                     (0xC000AA00)
#define UART_WRAP2_UART_RESERVED_REG_OFFSET                                               (0x00000004)
#define UART_WRAP2_UART_RESERVED_REG_ADDR                                                 (0xC000AA04)


//==============================================================================
// Addresses for Address Map: uart_engine
//==============================================================================


#define UART_WRAP2_UART_ENGINE_REG_MAP_BASE_ADDR  (0xC000AB00)
#define UART_WRAP2_UART_ENGINE_REG_MAP_SIZE       (0x0000006C)

#define UART_WRAP2_UART_ENGINE_ENGINE_CTRL_REG_OFFSET                                     (0x00000000)
#define UART_WRAP2_UART_ENGINE_ENGINE_CTRL_REG_ADDR                                       (0xC000AB00)
#define UART_WRAP2_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_OFFSET                             (0x00000008)
#define UART_WRAP2_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_ADDR                               (0xC000AB08)
#define UART_WRAP2_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_OFFSET                             (0x00000010)
#define UART_WRAP2_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_ADDR                               (0xC000AB10)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_0__REG_OFFSET                               (0x00000018)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_0__REG_ADDR                                 (0xC000AB18)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_1__REG_OFFSET                               (0x0000001C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_1__REG_ADDR                                 (0xC000AB1C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_2__REG_OFFSET                               (0x00000020)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_2__REG_ADDR                                 (0xC000AB20)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_3__REG_OFFSET                               (0x00000024)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_3__REG_ADDR                                 (0xC000AB24)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_4__REG_OFFSET                               (0x00000028)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_4__REG_ADDR                                 (0xC000AB28)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_5__REG_OFFSET                               (0x0000002C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_5__REG_ADDR                                 (0xC000AB2C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_6__REG_OFFSET                               (0x00000030)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_6__REG_ADDR                                 (0xC000AB30)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_7__REG_OFFSET                               (0x00000034)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_7__REG_ADDR                                 (0xC000AB34)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_8__REG_OFFSET                               (0x00000038)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_8__REG_ADDR                                 (0xC000AB38)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_9__REG_OFFSET                               (0x0000003C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_9__REG_ADDR                                 (0xC000AB3C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_10__REG_OFFSET                              (0x00000040)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_10__REG_ADDR                                (0xC000AB40)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_11__REG_OFFSET                              (0x00000044)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_11__REG_ADDR                                (0xC000AB44)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_12__REG_OFFSET                              (0x00000048)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_12__REG_ADDR                                (0xC000AB48)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_13__REG_OFFSET                              (0x0000004C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_13__REG_ADDR                                (0xC000AB4C)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_14__REG_OFFSET                              (0x00000050)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_14__REG_ADDR                                (0xC000AB50)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_15__REG_OFFSET                              (0x00000054)
#define UART_WRAP2_UART_ENGINE_LOG_START_CTRL_15__REG_ADDR                                (0xC000AB54)
#define UART_WRAP2_UART_ENGINE_LOG_STATUS_REG_OFFSET                                      (0x00000058)
#define UART_WRAP2_UART_ENGINE_LOG_STATUS_REG_ADDR                                        (0xC000AB58)
#define UART_WRAP2_UART_ENGINE_ERROR_STATUS_REG_OFFSET                                    (0x00000068)
#define UART_WRAP2_UART_ENGINE_ERROR_STATUS_REG_ADDR                                      (0xC000AB68)


//==============================================================================
// Addresses for Address Map: uart_wrap3
//==============================================================================


#define UART_WRAP3_REG_MAP_BASE_ADDR  (0xC000AC00)
#define UART_WRAP3_REG_MAP_SIZE       (0x0000036C)



//==============================================================================
// Addresses for Address Map: synopsys_uart_ctrl
//==============================================================================


#define UART_WRAP3_SYNOPSYS_UART_CTRL_REG_MAP_BASE_ADDR  (0xC000AC00)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_REG_MAP_SIZE       (0x00000100)

#define UART_WRAP3_SYNOPSYS_UART_CTRL_RBR_REG_OFFSET                                      (0x00000000)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_RBR_REG_ADDR                                        (0xC000AC00)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_IER_REG_OFFSET                                      (0x00000004)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_IER_REG_ADDR                                        (0xC000AC04)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_IIR_REG_OFFSET                                      (0x00000008)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_IIR_REG_ADDR                                        (0xC000AC08)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_LCR_REG_OFFSET                                      (0x0000000C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_LCR_REG_ADDR                                        (0xC000AC0C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_MCR_REG_OFFSET                                      (0x00000010)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_MCR_REG_ADDR                                        (0xC000AC10)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_LSR_REG_OFFSET                                      (0x00000014)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_LSR_REG_ADDR                                        (0xC000AC14)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_MSR_REG_OFFSET                                      (0x00000018)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_MSR_REG_ADDR                                        (0xC000AC18)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SCR_REG_OFFSET                                      (0x0000001C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SCR_REG_ADDR                                        (0xC000AC1C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR0_REG_OFFSET                                    (0x00000030)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR0_REG_ADDR                                      (0xC000AC30)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR1_REG_OFFSET                                    (0x00000034)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR1_REG_ADDR                                      (0xC000AC34)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR2_REG_OFFSET                                    (0x00000038)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR2_REG_ADDR                                      (0xC000AC38)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR3_REG_OFFSET                                    (0x0000003C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR3_REG_ADDR                                      (0xC000AC3C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR4_REG_OFFSET                                    (0x00000040)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR4_REG_ADDR                                      (0xC000AC40)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR5_REG_OFFSET                                    (0x00000044)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR5_REG_ADDR                                      (0xC000AC44)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR6_REG_OFFSET                                    (0x00000048)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR6_REG_ADDR                                      (0xC000AC48)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR7_REG_OFFSET                                    (0x0000004C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR7_REG_ADDR                                      (0xC000AC4C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR8_REG_OFFSET                                    (0x00000050)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR8_REG_ADDR                                      (0xC000AC50)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR9_REG_OFFSET                                    (0x00000054)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR9_REG_ADDR                                      (0xC000AC54)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR10_REG_OFFSET                                   (0x00000058)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR10_REG_ADDR                                     (0xC000AC58)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR11_REG_OFFSET                                   (0x0000005C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR11_REG_ADDR                                     (0xC000AC5C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR12_REG_OFFSET                                   (0x00000060)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR12_REG_ADDR                                     (0xC000AC60)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR13_REG_OFFSET                                   (0x00000064)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR13_REG_ADDR                                     (0xC000AC64)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR14_REG_OFFSET                                   (0x00000068)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR14_REG_ADDR                                     (0xC000AC68)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR15_REG_OFFSET                                   (0x0000006C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRBR15_REG_ADDR                                     (0xC000AC6C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_FAR_REG_OFFSET                                      (0x00000070)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_FAR_REG_ADDR                                        (0xC000AC70)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_USR_REG_OFFSET                                      (0x0000007C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_USR_REG_ADDR                                        (0xC000AC7C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_TFL_REG_OFFSET                                      (0x00000080)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_TFL_REG_ADDR                                        (0xC000AC80)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_RFL_REG_OFFSET                                      (0x00000084)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_RFL_REG_ADDR                                        (0xC000AC84)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRR_REG_OFFSET                                      (0x00000088)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRR_REG_ADDR                                        (0xC000AC88)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRTS_REG_OFFSET                                     (0x0000008C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRTS_REG_ADDR                                       (0xC000AC8C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SBCR_REG_OFFSET                                     (0x00000090)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SBCR_REG_ADDR                                       (0xC000AC90)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SDMAM_REG_OFFSET                                    (0x00000094)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SDMAM_REG_ADDR                                      (0xC000AC94)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SFE_REG_OFFSET                                      (0x00000098)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SFE_REG_ADDR                                        (0xC000AC98)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRT_REG_OFFSET                                      (0x0000009C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_SRT_REG_ADDR                                        (0xC000AC9C)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_HTX_REG_OFFSET                                      (0x000000A4)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_HTX_REG_ADDR                                        (0xC000ACA4)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_DMASA_REG_OFFSET                                    (0x000000A8)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_DMASA_REG_ADDR                                      (0xC000ACA8)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_LCR_EXT_REG_OFFSET                                  (0x000000CC)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_LCR_EXT_REG_ADDR                                    (0xC000ACCC)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_CPR_REG_OFFSET                                      (0x000000F4)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_CPR_REG_ADDR                                        (0xC000ACF4)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_UCV_REG_OFFSET                                      (0x000000F8)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_UCV_REG_ADDR                                        (0xC000ACF8)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_CTR_REG_OFFSET                                      (0x000000FC)
#define UART_WRAP3_SYNOPSYS_UART_CTRL_CTR_REG_ADDR                                        (0xC000ACFC)


//==============================================================================
// Addresses for Address Map: uart
//==============================================================================


#define UART_WRAP3_UART_REG_MAP_BASE_ADDR  (0xC000AE00)
#define UART_WRAP3_UART_REG_MAP_SIZE       (0x00000008)

#define UART_WRAP3_UART_CTRL_REG_OFFSET                                                   (0x00000000)
#define UART_WRAP3_UART_CTRL_REG_ADDR                                                     (0xC000AE00)
#define UART_WRAP3_UART_RESERVED_REG_OFFSET                                               (0x00000004)
#define UART_WRAP3_UART_RESERVED_REG_ADDR                                                 (0xC000AE04)


//==============================================================================
// Addresses for Address Map: uart_engine
//==============================================================================


#define UART_WRAP3_UART_ENGINE_REG_MAP_BASE_ADDR  (0xC000AF00)
#define UART_WRAP3_UART_ENGINE_REG_MAP_SIZE       (0x0000006C)

#define UART_WRAP3_UART_ENGINE_ENGINE_CTRL_REG_OFFSET                                     (0x00000000)
#define UART_WRAP3_UART_ENGINE_ENGINE_CTRL_REG_ADDR                                       (0xC000AF00)
#define UART_WRAP3_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_OFFSET                             (0x00000008)
#define UART_WRAP3_UART_ENGINE_MEM_LOG_REGION_SIZE_REG_ADDR                               (0xC000AF08)
#define UART_WRAP3_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_OFFSET                             (0x00000010)
#define UART_WRAP3_UART_ENGINE_MEM_LOG_REGION_ADDR_REG_ADDR                               (0xC000AF10)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_0__REG_OFFSET                               (0x00000018)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_0__REG_ADDR                                 (0xC000AF18)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_1__REG_OFFSET                               (0x0000001C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_1__REG_ADDR                                 (0xC000AF1C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_2__REG_OFFSET                               (0x00000020)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_2__REG_ADDR                                 (0xC000AF20)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_3__REG_OFFSET                               (0x00000024)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_3__REG_ADDR                                 (0xC000AF24)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_4__REG_OFFSET                               (0x00000028)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_4__REG_ADDR                                 (0xC000AF28)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_5__REG_OFFSET                               (0x0000002C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_5__REG_ADDR                                 (0xC000AF2C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_6__REG_OFFSET                               (0x00000030)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_6__REG_ADDR                                 (0xC000AF30)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_7__REG_OFFSET                               (0x00000034)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_7__REG_ADDR                                 (0xC000AF34)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_8__REG_OFFSET                               (0x00000038)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_8__REG_ADDR                                 (0xC000AF38)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_9__REG_OFFSET                               (0x0000003C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_9__REG_ADDR                                 (0xC000AF3C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_10__REG_OFFSET                              (0x00000040)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_10__REG_ADDR                                (0xC000AF40)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_11__REG_OFFSET                              (0x00000044)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_11__REG_ADDR                                (0xC000AF44)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_12__REG_OFFSET                              (0x00000048)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_12__REG_ADDR                                (0xC000AF48)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_13__REG_OFFSET                              (0x0000004C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_13__REG_ADDR                                (0xC000AF4C)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_14__REG_OFFSET                              (0x00000050)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_14__REG_ADDR                                (0xC000AF50)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_15__REG_OFFSET                              (0x00000054)
#define UART_WRAP3_UART_ENGINE_LOG_START_CTRL_15__REG_ADDR                                (0xC000AF54)
#define UART_WRAP3_UART_ENGINE_LOG_STATUS_REG_OFFSET                                      (0x00000058)
#define UART_WRAP3_UART_ENGINE_LOG_STATUS_REG_ADDR                                        (0xC000AF58)
#define UART_WRAP3_UART_ENGINE_ERROR_STATUS_REG_OFFSET                                    (0x00000068)
#define UART_WRAP3_UART_ENGINE_ERROR_STATUS_REG_ADDR                                      (0xC000AF68)


//==============================================================================
// Addresses for Address Map: smc_fuse_map
//==============================================================================


#define SMC_FUSE_MAP_REG_MAP_BASE_ADDR  (0xC000B000)
#define SMC_FUSE_MAP_REG_MAP_SIZE       (0x00000C00)

#define SMC_FUSE_MAP_LOCKS_REG_OFFSET                                                     (0x00000000)
#define SMC_FUSE_MAP_LOCKS_REG_ADDR                                                       (0xC000B000)
#define SMC_FUSE_MAP_CHIPLET_ID_REG_OFFSET                                                (0x00000008)
#define SMC_FUSE_MAP_CHIPLET_ID_REG_ADDR                                                  (0xC000B008)
#define SMC_FUSE_MAP_PACKAGE_ID_REG_OFFSET                                                (0x00000028)
#define SMC_FUSE_MAP_PACKAGE_ID_REG_ADDR                                                  (0xC000B028)
#define SMC_FUSE_MAP_BIRA_REG_OFFSET                                                      (0x00000048)
#define SMC_FUSE_MAP_BIRA_REG_ADDR                                                        (0xC000B048)
#define SMC_FUSE_MAP_CLUSTER_REG_OFFSET                                                   (0x00000848)
#define SMC_FUSE_MAP_CLUSTER_REG_ADDR                                                     (0xC000B848)
#define SMC_FUSE_MAP_FABRIC_REG_OFFSET                                                    (0x00000888)
#define SMC_FUSE_MAP_FABRIC_REG_ADDR                                                      (0xC000B888)
#define SMC_FUSE_MAP_SOP_TOPOLOGY_REG_OFFSET                                              (0x000008A8)
#define SMC_FUSE_MAP_SOP_TOPOLOGY_REG_ADDR                                                (0xC000B8A8)
#define SMC_FUSE_MAP_I2C_I3C_ID_0__REG_OFFSET                                             (0x000008AC)
#define SMC_FUSE_MAP_I2C_I3C_ID_0__REG_ADDR                                               (0xC000B8AC)
#define SMC_FUSE_MAP_I2C_I3C_ID_1__REG_OFFSET                                             (0x000008B4)
#define SMC_FUSE_MAP_I2C_I3C_ID_1__REG_ADDR                                               (0xC000B8B4)
#define SMC_FUSE_MAP_I2C_I3C_ID_2__REG_OFFSET                                             (0x000008BC)
#define SMC_FUSE_MAP_I2C_I3C_ID_2__REG_ADDR                                               (0xC000B8BC)
#define SMC_FUSE_MAP_I2C_I3C_ID_3__REG_OFFSET                                             (0x000008C4)
#define SMC_FUSE_MAP_I2C_I3C_ID_3__REG_ADDR                                               (0xC000B8C4)
#define SMC_FUSE_MAP_I2C_I3C_ID_4__REG_OFFSET                                             (0x000008CC)
#define SMC_FUSE_MAP_I2C_I3C_ID_4__REG_ADDR                                               (0xC000B8CC)
#define SMC_FUSE_MAP_I2C_I3C_ID_5__REG_OFFSET                                             (0x000008D4)
#define SMC_FUSE_MAP_I2C_I3C_ID_5__REG_ADDR                                               (0xC000B8D4)
#define SMC_FUSE_MAP_I2C_I3C_ID_6__REG_OFFSET                                             (0x000008DC)
#define SMC_FUSE_MAP_I2C_I3C_ID_6__REG_ADDR                                               (0xC000B8DC)
#define SMC_FUSE_MAP_I2C_I3C_ID_7__REG_OFFSET                                             (0x000008E4)
#define SMC_FUSE_MAP_I2C_I3C_ID_7__REG_ADDR                                               (0xC000B8E4)
#define SMC_FUSE_MAP_I2C_I3C_ID_8__REG_OFFSET                                             (0x000008EC)
#define SMC_FUSE_MAP_I2C_I3C_ID_8__REG_ADDR                                               (0xC000B8EC)
#define SMC_FUSE_MAP_I2C_CLOCK_GATING_REG_OFFSET                                          (0x000008F4)
#define SMC_FUSE_MAP_I2C_CLOCK_GATING_REG_ADDR                                            (0xC000B8F4)
#define SMC_FUSE_MAP_I3C_DISABLE_REG_OFFSET                                               (0x000008F8)
#define SMC_FUSE_MAP_I3C_DISABLE_REG_ADDR                                                 (0xC000B8F8)
#define SMC_FUSE_MAP_PLL_AND_SENSOR_REG_OFFSET                                            (0x000008FC)
#define SMC_FUSE_MAP_PLL_AND_SENSOR_REG_ADDR                                              (0xC000B8FC)
#define SMC_FUSE_MAP_RESERVED_0__REG_OFFSET                                               (0x00000AFC)
#define SMC_FUSE_MAP_RESERVED_0__REG_ADDR                                                 (0xC000BAFC)
#define SMC_FUSE_MAP_RESERVED_1__REG_OFFSET                                               (0x00000B00)
#define SMC_FUSE_MAP_RESERVED_1__REG_ADDR                                                 (0xC000BB00)
#define SMC_FUSE_MAP_RESERVED_2__REG_OFFSET                                               (0x00000B04)
#define SMC_FUSE_MAP_RESERVED_2__REG_ADDR                                                 (0xC000BB04)
#define SMC_FUSE_MAP_RESERVED_3__REG_OFFSET                                               (0x00000B08)
#define SMC_FUSE_MAP_RESERVED_3__REG_ADDR                                                 (0xC000BB08)
#define SMC_FUSE_MAP_RESERVED_4__REG_OFFSET                                               (0x00000B0C)
#define SMC_FUSE_MAP_RESERVED_4__REG_ADDR                                                 (0xC000BB0C)
#define SMC_FUSE_MAP_RESERVED_5__REG_OFFSET                                               (0x00000B10)
#define SMC_FUSE_MAP_RESERVED_5__REG_ADDR                                                 (0xC000BB10)
#define SMC_FUSE_MAP_RESERVED_6__REG_OFFSET                                               (0x00000B14)
#define SMC_FUSE_MAP_RESERVED_6__REG_ADDR                                                 (0xC000BB14)
#define SMC_FUSE_MAP_RESERVED_7__REG_OFFSET                                               (0x00000B18)
#define SMC_FUSE_MAP_RESERVED_7__REG_ADDR                                                 (0xC000BB18)
#define SMC_FUSE_MAP_RESERVED_8__REG_OFFSET                                               (0x00000B1C)
#define SMC_FUSE_MAP_RESERVED_8__REG_ADDR                                                 (0xC000BB1C)
#define SMC_FUSE_MAP_RESERVED_9__REG_OFFSET                                               (0x00000B20)
#define SMC_FUSE_MAP_RESERVED_9__REG_ADDR                                                 (0xC000BB20)
#define SMC_FUSE_MAP_RESERVED_10__REG_OFFSET                                              (0x00000B24)
#define SMC_FUSE_MAP_RESERVED_10__REG_ADDR                                                (0xC000BB24)
#define SMC_FUSE_MAP_RESERVED_11__REG_OFFSET                                              (0x00000B28)
#define SMC_FUSE_MAP_RESERVED_11__REG_ADDR                                                (0xC000BB28)
#define SMC_FUSE_MAP_RESERVED_12__REG_OFFSET                                              (0x00000B2C)
#define SMC_FUSE_MAP_RESERVED_12__REG_ADDR                                                (0xC000BB2C)
#define SMC_FUSE_MAP_RESERVED_13__REG_OFFSET                                              (0x00000B30)
#define SMC_FUSE_MAP_RESERVED_13__REG_ADDR                                                (0xC000BB30)
#define SMC_FUSE_MAP_RESERVED_14__REG_OFFSET                                              (0x00000B34)
#define SMC_FUSE_MAP_RESERVED_14__REG_ADDR                                                (0xC000BB34)
#define SMC_FUSE_MAP_RESERVED_15__REG_OFFSET                                              (0x00000B38)
#define SMC_FUSE_MAP_RESERVED_15__REG_ADDR                                                (0xC000BB38)
#define SMC_FUSE_MAP_RESERVED_16__REG_OFFSET                                              (0x00000B3C)
#define SMC_FUSE_MAP_RESERVED_16__REG_ADDR                                                (0xC000BB3C)
#define SMC_FUSE_MAP_RESERVED_17__REG_OFFSET                                              (0x00000B40)
#define SMC_FUSE_MAP_RESERVED_17__REG_ADDR                                                (0xC000BB40)
#define SMC_FUSE_MAP_RESERVED_18__REG_OFFSET                                              (0x00000B44)
#define SMC_FUSE_MAP_RESERVED_18__REG_ADDR                                                (0xC000BB44)
#define SMC_FUSE_MAP_RESERVED_19__REG_OFFSET                                              (0x00000B48)
#define SMC_FUSE_MAP_RESERVED_19__REG_ADDR                                                (0xC000BB48)
#define SMC_FUSE_MAP_RESERVED_20__REG_OFFSET                                              (0x00000B4C)
#define SMC_FUSE_MAP_RESERVED_20__REG_ADDR                                                (0xC000BB4C)
#define SMC_FUSE_MAP_RESERVED_21__REG_OFFSET                                              (0x00000B50)
#define SMC_FUSE_MAP_RESERVED_21__REG_ADDR                                                (0xC000BB50)
#define SMC_FUSE_MAP_RESERVED_22__REG_OFFSET                                              (0x00000B54)
#define SMC_FUSE_MAP_RESERVED_22__REG_ADDR                                                (0xC000BB54)
#define SMC_FUSE_MAP_RESERVED_23__REG_OFFSET                                              (0x00000B58)
#define SMC_FUSE_MAP_RESERVED_23__REG_ADDR                                                (0xC000BB58)
#define SMC_FUSE_MAP_RESERVED_24__REG_OFFSET                                              (0x00000B5C)
#define SMC_FUSE_MAP_RESERVED_24__REG_ADDR                                                (0xC000BB5C)
#define SMC_FUSE_MAP_RESERVED_25__REG_OFFSET                                              (0x00000B60)
#define SMC_FUSE_MAP_RESERVED_25__REG_ADDR                                                (0xC000BB60)
#define SMC_FUSE_MAP_RESERVED_26__REG_OFFSET                                              (0x00000B64)
#define SMC_FUSE_MAP_RESERVED_26__REG_ADDR                                                (0xC000BB64)
#define SMC_FUSE_MAP_RESERVED_27__REG_OFFSET                                              (0x00000B68)
#define SMC_FUSE_MAP_RESERVED_27__REG_ADDR                                                (0xC000BB68)
#define SMC_FUSE_MAP_RESERVED_28__REG_OFFSET                                              (0x00000B6C)
#define SMC_FUSE_MAP_RESERVED_28__REG_ADDR                                                (0xC000BB6C)
#define SMC_FUSE_MAP_RESERVED_29__REG_OFFSET                                              (0x00000B70)
#define SMC_FUSE_MAP_RESERVED_29__REG_ADDR                                                (0xC000BB70)
#define SMC_FUSE_MAP_RESERVED_30__REG_OFFSET                                              (0x00000B74)
#define SMC_FUSE_MAP_RESERVED_30__REG_ADDR                                                (0xC000BB74)
#define SMC_FUSE_MAP_RESERVED_31__REG_OFFSET                                              (0x00000B78)
#define SMC_FUSE_MAP_RESERVED_31__REG_ADDR                                                (0xC000BB78)
#define SMC_FUSE_MAP_RESERVED_32__REG_OFFSET                                              (0x00000B7C)
#define SMC_FUSE_MAP_RESERVED_32__REG_ADDR                                                (0xC000BB7C)
#define SMC_FUSE_MAP_RESERVED_33__REG_OFFSET                                              (0x00000B80)
#define SMC_FUSE_MAP_RESERVED_33__REG_ADDR                                                (0xC000BB80)
#define SMC_FUSE_MAP_RESERVED_34__REG_OFFSET                                              (0x00000B84)
#define SMC_FUSE_MAP_RESERVED_34__REG_ADDR                                                (0xC000BB84)
#define SMC_FUSE_MAP_RESERVED_35__REG_OFFSET                                              (0x00000B88)
#define SMC_FUSE_MAP_RESERVED_35__REG_ADDR                                                (0xC000BB88)
#define SMC_FUSE_MAP_RESERVED_36__REG_OFFSET                                              (0x00000B8C)
#define SMC_FUSE_MAP_RESERVED_36__REG_ADDR                                                (0xC000BB8C)
#define SMC_FUSE_MAP_RESERVED_37__REG_OFFSET                                              (0x00000B90)
#define SMC_FUSE_MAP_RESERVED_37__REG_ADDR                                                (0xC000BB90)
#define SMC_FUSE_MAP_RESERVED_38__REG_OFFSET                                              (0x00000B94)
#define SMC_FUSE_MAP_RESERVED_38__REG_ADDR                                                (0xC000BB94)
#define SMC_FUSE_MAP_RESERVED_39__REG_OFFSET                                              (0x00000B98)
#define SMC_FUSE_MAP_RESERVED_39__REG_ADDR                                                (0xC000BB98)
#define SMC_FUSE_MAP_RESERVED_40__REG_OFFSET                                              (0x00000B9C)
#define SMC_FUSE_MAP_RESERVED_40__REG_ADDR                                                (0xC000BB9C)
#define SMC_FUSE_MAP_RESERVED_41__REG_OFFSET                                              (0x00000BA0)
#define SMC_FUSE_MAP_RESERVED_41__REG_ADDR                                                (0xC000BBA0)
#define SMC_FUSE_MAP_RESERVED_42__REG_OFFSET                                              (0x00000BA4)
#define SMC_FUSE_MAP_RESERVED_42__REG_ADDR                                                (0xC000BBA4)
#define SMC_FUSE_MAP_RESERVED_43__REG_OFFSET                                              (0x00000BA8)
#define SMC_FUSE_MAP_RESERVED_43__REG_ADDR                                                (0xC000BBA8)
#define SMC_FUSE_MAP_RESERVED_44__REG_OFFSET                                              (0x00000BAC)
#define SMC_FUSE_MAP_RESERVED_44__REG_ADDR                                                (0xC000BBAC)
#define SMC_FUSE_MAP_RESERVED_45__REG_OFFSET                                              (0x00000BB0)
#define SMC_FUSE_MAP_RESERVED_45__REG_ADDR                                                (0xC000BBB0)
#define SMC_FUSE_MAP_RESERVED_46__REG_OFFSET                                              (0x00000BB4)
#define SMC_FUSE_MAP_RESERVED_46__REG_ADDR                                                (0xC000BBB4)
#define SMC_FUSE_MAP_RESERVED_47__REG_OFFSET                                              (0x00000BB8)
#define SMC_FUSE_MAP_RESERVED_47__REG_ADDR                                                (0xC000BBB8)
#define SMC_FUSE_MAP_RESERVED_48__REG_OFFSET                                              (0x00000BBC)
#define SMC_FUSE_MAP_RESERVED_48__REG_ADDR                                                (0xC000BBBC)
#define SMC_FUSE_MAP_RESERVED_49__REG_OFFSET                                              (0x00000BC0)
#define SMC_FUSE_MAP_RESERVED_49__REG_ADDR                                                (0xC000BBC0)
#define SMC_FUSE_MAP_RESERVED_50__REG_OFFSET                                              (0x00000BC4)
#define SMC_FUSE_MAP_RESERVED_50__REG_ADDR                                                (0xC000BBC4)
#define SMC_FUSE_MAP_RESERVED_51__REG_OFFSET                                              (0x00000BC8)
#define SMC_FUSE_MAP_RESERVED_51__REG_ADDR                                                (0xC000BBC8)
#define SMC_FUSE_MAP_RESERVED_52__REG_OFFSET                                              (0x00000BCC)
#define SMC_FUSE_MAP_RESERVED_52__REG_ADDR                                                (0xC000BBCC)
#define SMC_FUSE_MAP_RESERVED_53__REG_OFFSET                                              (0x00000BD0)
#define SMC_FUSE_MAP_RESERVED_53__REG_ADDR                                                (0xC000BBD0)
#define SMC_FUSE_MAP_RESERVED_54__REG_OFFSET                                              (0x00000BD4)
#define SMC_FUSE_MAP_RESERVED_54__REG_ADDR                                                (0xC000BBD4)
#define SMC_FUSE_MAP_RESERVED_55__REG_OFFSET                                              (0x00000BD8)
#define SMC_FUSE_MAP_RESERVED_55__REG_ADDR                                                (0xC000BBD8)
#define SMC_FUSE_MAP_RESERVED_56__REG_OFFSET                                              (0x00000BDC)
#define SMC_FUSE_MAP_RESERVED_56__REG_ADDR                                                (0xC000BBDC)
#define SMC_FUSE_MAP_RESERVED_57__REG_OFFSET                                              (0x00000BE0)
#define SMC_FUSE_MAP_RESERVED_57__REG_ADDR                                                (0xC000BBE0)
#define SMC_FUSE_MAP_RESERVED_58__REG_OFFSET                                              (0x00000BE4)
#define SMC_FUSE_MAP_RESERVED_58__REG_ADDR                                                (0xC000BBE4)
#define SMC_FUSE_MAP_RESERVED_59__REG_OFFSET                                              (0x00000BE8)
#define SMC_FUSE_MAP_RESERVED_59__REG_ADDR                                                (0xC000BBE8)
#define SMC_FUSE_MAP_RESERVED_60__REG_OFFSET                                              (0x00000BEC)
#define SMC_FUSE_MAP_RESERVED_60__REG_ADDR                                                (0xC000BBEC)
#define SMC_FUSE_MAP_RESERVED_61__REG_OFFSET                                              (0x00000BF0)
#define SMC_FUSE_MAP_RESERVED_61__REG_ADDR                                                (0xC000BBF0)
#define SMC_FUSE_MAP_RESERVED_62__REG_OFFSET                                              (0x00000BF4)
#define SMC_FUSE_MAP_RESERVED_62__REG_ADDR                                                (0xC000BBF4)
#define SMC_FUSE_MAP_RESERVED_63__REG_OFFSET                                              (0x00000BF8)
#define SMC_FUSE_MAP_RESERVED_63__REG_ADDR                                                (0xC000BBF8)
#define SMC_FUSE_MAP_RESERVED_64__REG_OFFSET                                              (0x00000BFC)
#define SMC_FUSE_MAP_RESERVED_64__REG_ADDR                                                (0xC000BBFC)


//==============================================================================
// Addresses for Address Map: efuse_ctrl
//==============================================================================


#define EFUSE_CTRL_REG_MAP_BASE_ADDR  (0xC000C000)
#define EFUSE_CTRL_REG_MAP_SIZE       (0x00000060)

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_REG_OFFSET                                           (0x00000000)
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_REG_ADDR                                             (0xC000C000)
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_1_REG_OFFSET                                         (0x00000004)
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_1_REG_ADDR                                           (0xC000C004)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_0_REG_OFFSET                                         (0x00000008)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_0_REG_ADDR                                           (0xC000C008)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_1_REG_OFFSET                                         (0x0000000C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_1_REG_ADDR                                           (0xC000C00C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_2_REG_OFFSET                                         (0x00000010)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_2_REG_ADDR                                           (0xC000C010)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_3_REG_OFFSET                                         (0x00000014)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_3_REG_ADDR                                           (0xC000C014)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_4_REG_OFFSET                                         (0x00000018)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_4_REG_ADDR                                           (0xC000C018)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_5_REG_OFFSET                                         (0x0000001C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_5_REG_ADDR                                           (0xC000C01C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_6_REG_OFFSET                                         (0x00000020)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_6_REG_ADDR                                           (0xC000C020)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_7_REG_OFFSET                                         (0x00000024)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_7_REG_ADDR                                           (0xC000C024)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_8_REG_OFFSET                                         (0x00000028)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_8_REG_ADDR                                           (0xC000C028)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_9_REG_OFFSET                                         (0x0000002C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_9_REG_ADDR                                           (0xC000C02C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_10_REG_OFFSET                                        (0x00000030)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_10_REG_ADDR                                          (0xC000C030)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_11_REG_OFFSET                                        (0x00000034)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_11_REG_ADDR                                          (0xC000C034)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_12_REG_OFFSET                                        (0x00000038)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_12_REG_ADDR                                          (0xC000C038)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_13_REG_OFFSET                                        (0x0000003C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_13_REG_ADDR                                          (0xC000C03C)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_14_REG_OFFSET                                        (0x00000040)
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_14_REG_ADDR                                          (0xC000C040)
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_REG_OFFSET                                          (0x00000044)
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_REG_ADDR                                            (0xC000C044)
#define EFUSE_CTRL_EFUSE_READ_CTRL_REG_OFFSET                                             (0x00000048)
#define EFUSE_CTRL_EFUSE_READ_CTRL_REG_ADDR                                               (0xC000C048)
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_REG_OFFSET                                         (0x0000004C)
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_REG_ADDR                                           (0xC000C04C)
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_REG_OFFSET                               (0x00000050)
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_REG_ADDR                                 (0xC000C050)
#define EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_REG_OFFSET                           (0x00000054)
#define EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_REG_ADDR                             (0xC000C054)
#define EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_REG_OFFSET                              (0x00000058)
#define EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_REG_ADDR                                (0xC000C058)
#define EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_REG_OFFSET                              (0x0000005C)
#define EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_REG_ADDR                                (0xC000C05C)


//==============================================================================
// Addresses for Address Map: smc_wrap_atb_sink
//==============================================================================


#define SMC_WRAP_ATB_SINK_REG_MAP_BASE_ADDR  (0xC000D000)
#define SMC_WRAP_ATB_SINK_REG_MAP_SIZE       (0x00000290)



//==============================================================================
// Addresses for Address Map: noc_o_atb_sink
//==============================================================================


#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_REG_MAP_BASE_ADDR  (0xC000D000)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_REG_MAP_SIZE       (0x00000090)

#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_CTRL_REG_OFFSET                                  (0x00000000)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_CTRL_REG_ADDR                                    (0xC000D000)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_STATUS_REG_OFFSET                                (0x00000004)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_STATUS_REG_ADDR                                  (0xC000D004)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_PROBE_ID_REG_OFFSET                              (0x00000008)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_PROBE_ID_REG_ADDR                                (0xC000D008)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_VLD_REG_OFFSET                           (0x0000000C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_VLD_REG_ADDR                             (0xC000D00C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_0__REG_OFFSET                            (0x00000010)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_0__REG_ADDR                              (0xC000D010)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_1__REG_OFFSET                            (0x00000014)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_1__REG_ADDR                              (0xC000D014)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_2__REG_OFFSET                            (0x00000018)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_2__REG_ADDR                              (0xC000D018)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_3__REG_OFFSET                            (0x0000001C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_3__REG_ADDR                              (0xC000D01C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_4__REG_OFFSET                            (0x00000020)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_4__REG_ADDR                              (0xC000D020)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_5__REG_OFFSET                            (0x00000024)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_5__REG_ADDR                              (0xC000D024)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_6__REG_OFFSET                            (0x00000028)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_6__REG_ADDR                              (0xC000D028)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_7__REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_7__REG_ADDR                              (0xC000D02C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_8__REG_OFFSET                            (0x00000030)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_8__REG_ADDR                              (0xC000D030)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_9__REG_OFFSET                            (0x00000034)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_9__REG_ADDR                              (0xC000D034)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_10__REG_OFFSET                           (0x00000038)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_10__REG_ADDR                             (0xC000D038)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_11__REG_OFFSET                           (0x0000003C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_11__REG_ADDR                             (0xC000D03C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_12__REG_OFFSET                           (0x00000040)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_12__REG_ADDR                             (0xC000D040)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_13__REG_OFFSET                           (0x00000044)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_13__REG_ADDR                             (0xC000D044)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_14__REG_OFFSET                           (0x00000048)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_14__REG_ADDR                             (0xC000D048)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_15__REG_OFFSET                           (0x0000004C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_15__REG_ADDR                             (0xC000D04C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_16__REG_OFFSET                           (0x00000050)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_16__REG_ADDR                             (0xC000D050)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_17__REG_OFFSET                           (0x00000054)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_17__REG_ADDR                             (0xC000D054)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_18__REG_OFFSET                           (0x00000058)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_18__REG_ADDR                             (0xC000D058)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_19__REG_OFFSET                           (0x0000005C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_19__REG_ADDR                             (0xC000D05C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_20__REG_OFFSET                           (0x00000060)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_20__REG_ADDR                             (0xC000D060)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_21__REG_OFFSET                           (0x00000064)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_21__REG_ADDR                             (0xC000D064)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_22__REG_OFFSET                           (0x00000068)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_22__REG_ADDR                             (0xC000D068)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_23__REG_OFFSET                           (0x0000006C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_23__REG_ADDR                             (0xC000D06C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_24__REG_OFFSET                           (0x00000070)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_24__REG_ADDR                             (0xC000D070)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_25__REG_OFFSET                           (0x00000074)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_25__REG_ADDR                             (0xC000D074)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_26__REG_OFFSET                           (0x00000078)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_26__REG_ADDR                             (0xC000D078)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_27__REG_OFFSET                           (0x0000007C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_27__REG_ADDR                             (0xC000D07C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_28__REG_OFFSET                           (0x00000080)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_28__REG_ADDR                             (0xC000D080)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_29__REG_OFFSET                           (0x00000084)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_29__REG_ADDR                             (0xC000D084)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_30__REG_OFFSET                           (0x00000088)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_30__REG_ADDR                             (0xC000D088)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_31__REG_OFFSET                           (0x0000008C)
#define SMC_WRAP_ATB_SINK_NOC_O_ATB_SINK_COUNTER_31__REG_ADDR                             (0xC000D08C)


//==============================================================================
// Addresses for Address Map: noc_m_atb_sink
//==============================================================================


#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_REG_MAP_BASE_ADDR  (0xC000D100)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_REG_MAP_SIZE       (0x00000090)

#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_CTRL_REG_OFFSET                                  (0x00000000)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_CTRL_REG_ADDR                                    (0xC000D100)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_STATUS_REG_OFFSET                                (0x00000004)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_STATUS_REG_ADDR                                  (0xC000D104)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_PROBE_ID_REG_OFFSET                              (0x00000008)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_PROBE_ID_REG_ADDR                                (0xC000D108)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_VLD_REG_OFFSET                           (0x0000000C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_VLD_REG_ADDR                             (0xC000D10C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_0__REG_OFFSET                            (0x00000010)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_0__REG_ADDR                              (0xC000D110)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_1__REG_OFFSET                            (0x00000014)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_1__REG_ADDR                              (0xC000D114)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_2__REG_OFFSET                            (0x00000018)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_2__REG_ADDR                              (0xC000D118)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_3__REG_OFFSET                            (0x0000001C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_3__REG_ADDR                              (0xC000D11C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_4__REG_OFFSET                            (0x00000020)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_4__REG_ADDR                              (0xC000D120)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_5__REG_OFFSET                            (0x00000024)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_5__REG_ADDR                              (0xC000D124)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_6__REG_OFFSET                            (0x00000028)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_6__REG_ADDR                              (0xC000D128)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_7__REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_7__REG_ADDR                              (0xC000D12C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_8__REG_OFFSET                            (0x00000030)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_8__REG_ADDR                              (0xC000D130)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_9__REG_OFFSET                            (0x00000034)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_9__REG_ADDR                              (0xC000D134)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_10__REG_OFFSET                           (0x00000038)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_10__REG_ADDR                             (0xC000D138)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_11__REG_OFFSET                           (0x0000003C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_11__REG_ADDR                             (0xC000D13C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_12__REG_OFFSET                           (0x00000040)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_12__REG_ADDR                             (0xC000D140)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_13__REG_OFFSET                           (0x00000044)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_13__REG_ADDR                             (0xC000D144)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_14__REG_OFFSET                           (0x00000048)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_14__REG_ADDR                             (0xC000D148)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_15__REG_OFFSET                           (0x0000004C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_15__REG_ADDR                             (0xC000D14C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_16__REG_OFFSET                           (0x00000050)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_16__REG_ADDR                             (0xC000D150)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_17__REG_OFFSET                           (0x00000054)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_17__REG_ADDR                             (0xC000D154)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_18__REG_OFFSET                           (0x00000058)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_18__REG_ADDR                             (0xC000D158)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_19__REG_OFFSET                           (0x0000005C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_19__REG_ADDR                             (0xC000D15C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_20__REG_OFFSET                           (0x00000060)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_20__REG_ADDR                             (0xC000D160)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_21__REG_OFFSET                           (0x00000064)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_21__REG_ADDR                             (0xC000D164)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_22__REG_OFFSET                           (0x00000068)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_22__REG_ADDR                             (0xC000D168)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_23__REG_OFFSET                           (0x0000006C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_23__REG_ADDR                             (0xC000D16C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_24__REG_OFFSET                           (0x00000070)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_24__REG_ADDR                             (0xC000D170)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_25__REG_OFFSET                           (0x00000074)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_25__REG_ADDR                             (0xC000D174)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_26__REG_OFFSET                           (0x00000078)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_26__REG_ADDR                             (0xC000D178)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_27__REG_OFFSET                           (0x0000007C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_27__REG_ADDR                             (0xC000D17C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_28__REG_OFFSET                           (0x00000080)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_28__REG_ADDR                             (0xC000D180)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_29__REG_OFFSET                           (0x00000084)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_29__REG_ADDR                             (0xC000D184)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_30__REG_OFFSET                           (0x00000088)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_30__REG_ADDR                             (0xC000D188)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_31__REG_OFFSET                           (0x0000008C)
#define SMC_WRAP_ATB_SINK_NOC_M_ATB_SINK_COUNTER_31__REG_ADDR                             (0xC000D18C)


//==============================================================================
// Addresses for Address Map: noc_n_atb_sink
//==============================================================================


#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_REG_MAP_BASE_ADDR  (0xC000D200)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_REG_MAP_SIZE       (0x00000090)

#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_CTRL_REG_OFFSET                                  (0x00000000)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_CTRL_REG_ADDR                                    (0xC000D200)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_STATUS_REG_OFFSET                                (0x00000004)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_STATUS_REG_ADDR                                  (0xC000D204)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_PROBE_ID_REG_OFFSET                              (0x00000008)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_PROBE_ID_REG_ADDR                                (0xC000D208)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_VLD_REG_OFFSET                           (0x0000000C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_VLD_REG_ADDR                             (0xC000D20C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_0__REG_OFFSET                            (0x00000010)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_0__REG_ADDR                              (0xC000D210)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_1__REG_OFFSET                            (0x00000014)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_1__REG_ADDR                              (0xC000D214)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_2__REG_OFFSET                            (0x00000018)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_2__REG_ADDR                              (0xC000D218)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_3__REG_OFFSET                            (0x0000001C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_3__REG_ADDR                              (0xC000D21C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_4__REG_OFFSET                            (0x00000020)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_4__REG_ADDR                              (0xC000D220)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_5__REG_OFFSET                            (0x00000024)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_5__REG_ADDR                              (0xC000D224)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_6__REG_OFFSET                            (0x00000028)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_6__REG_ADDR                              (0xC000D228)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_7__REG_OFFSET                            (0x0000002C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_7__REG_ADDR                              (0xC000D22C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_8__REG_OFFSET                            (0x00000030)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_8__REG_ADDR                              (0xC000D230)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_9__REG_OFFSET                            (0x00000034)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_9__REG_ADDR                              (0xC000D234)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_10__REG_OFFSET                           (0x00000038)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_10__REG_ADDR                             (0xC000D238)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_11__REG_OFFSET                           (0x0000003C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_11__REG_ADDR                             (0xC000D23C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_12__REG_OFFSET                           (0x00000040)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_12__REG_ADDR                             (0xC000D240)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_13__REG_OFFSET                           (0x00000044)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_13__REG_ADDR                             (0xC000D244)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_14__REG_OFFSET                           (0x00000048)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_14__REG_ADDR                             (0xC000D248)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_15__REG_OFFSET                           (0x0000004C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_15__REG_ADDR                             (0xC000D24C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_16__REG_OFFSET                           (0x00000050)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_16__REG_ADDR                             (0xC000D250)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_17__REG_OFFSET                           (0x00000054)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_17__REG_ADDR                             (0xC000D254)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_18__REG_OFFSET                           (0x00000058)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_18__REG_ADDR                             (0xC000D258)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_19__REG_OFFSET                           (0x0000005C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_19__REG_ADDR                             (0xC000D25C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_20__REG_OFFSET                           (0x00000060)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_20__REG_ADDR                             (0xC000D260)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_21__REG_OFFSET                           (0x00000064)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_21__REG_ADDR                             (0xC000D264)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_22__REG_OFFSET                           (0x00000068)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_22__REG_ADDR                             (0xC000D268)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_23__REG_OFFSET                           (0x0000006C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_23__REG_ADDR                             (0xC000D26C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_24__REG_OFFSET                           (0x00000070)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_24__REG_ADDR                             (0xC000D270)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_25__REG_OFFSET                           (0x00000074)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_25__REG_ADDR                             (0xC000D274)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_26__REG_OFFSET                           (0x00000078)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_26__REG_ADDR                             (0xC000D278)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_27__REG_OFFSET                           (0x0000007C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_27__REG_ADDR                             (0xC000D27C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_28__REG_OFFSET                           (0x00000080)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_28__REG_ADDR                             (0xC000D280)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_29__REG_OFFSET                           (0x00000084)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_29__REG_ADDR                             (0xC000D284)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_30__REG_OFFSET                           (0x00000088)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_30__REG_ADDR                             (0xC000D288)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_31__REG_OFFSET                           (0x0000008C)
#define SMC_WRAP_ATB_SINK_NOC_N_ATB_SINK_COUNTER_31__REG_ADDR                             (0xC000D28C)


//==============================================================================
// Addresses for Address Map: ptp_timer
//==============================================================================


#define PTP_TIMER_REG_MAP_BASE_ADDR  (0xC000E000)
#define PTP_TIMER_REG_MAP_SIZE       (0x00000078)

#define PTP_TIMER_TIMER_CTRL_REG_OFFSET                                                   (0x00000000)
#define PTP_TIMER_TIMER_CTRL_REG_ADDR                                                     (0xC000E000)
#define PTP_TIMER_FUTURE_CFR_TIME_LO_REG_OFFSET                                           (0x00000004)
#define PTP_TIMER_FUTURE_CFR_TIME_LO_REG_ADDR                                             (0xC000E004)
#define PTP_TIMER_FUTURE_CFR_TIME_HI_REG_OFFSET                                           (0x00000008)
#define PTP_TIMER_FUTURE_CFR_TIME_HI_REG_ADDR                                             (0xC000E008)
#define PTP_TIMER_FUTURE_PTI_REG_OFFSET                                                   (0x0000000C)
#define PTP_TIMER_FUTURE_PTI_REG_ADDR                                                     (0xC000E00C)
#define PTP_TIMER_FUTURE_TIMESTAMP_LO_REG_OFFSET                                          (0x00000010)
#define PTP_TIMER_FUTURE_TIMESTAMP_LO_REG_ADDR                                            (0xC000E010)
#define PTP_TIMER_FUTURE_TIMESTAMP_HI_REG_OFFSET                                          (0x00000014)
#define PTP_TIMER_FUTURE_TIMESTAMP_HI_REG_ADDR                                            (0xC000E014)
#define PTP_TIMER_UPDATE_PTI_REG_OFFSET                                                   (0x00000020)
#define PTP_TIMER_UPDATE_PTI_REG_ADDR                                                     (0xC000E020)
#define PTP_TIMER_UPDATE_TIMESTAMP_REG_OFFSET                                             (0x00000024)
#define PTP_TIMER_UPDATE_TIMESTAMP_REG_ADDR                                               (0xC000E024)
#define PTP_TIMER_SYNC_OFFSET1_REG_OFFSET                                                 (0x00000030)
#define PTP_TIMER_SYNC_OFFSET1_REG_ADDR                                                   (0xC000E030)
#define PTP_TIMER_TIMESTAMP_MASK_LO_REG_OFFSET                                            (0x00000034)
#define PTP_TIMER_TIMESTAMP_MASK_LO_REG_ADDR                                              (0xC000E034)
#define PTP_TIMER_TIMESTAMP_MASK_HI_REG_OFFSET                                            (0x00000038)
#define PTP_TIMER_TIMESTAMP_MASK_HI_REG_ADDR                                              (0xC000E038)
#define PTP_TIMER_UPDATE_STAT_REG_OFFSET                                                  (0x00000040)
#define PTP_TIMER_UPDATE_STAT_REG_ADDR                                                    (0xC000E040)
#define PTP_TIMER_PTI_STAT_REG_OFFSET                                                     (0x00000044)
#define PTP_TIMER_PTI_STAT_REG_ADDR                                                       (0xC000E044)
#define PTP_TIMER_CFR_TIMER_LO_REG_OFFSET                                                 (0x00000050)
#define PTP_TIMER_CFR_TIMER_LO_REG_ADDR                                                   (0xC000E050)
#define PTP_TIMER_CFR_TIMER_HI_REG_OFFSET                                                 (0x00000054)
#define PTP_TIMER_CFR_TIMER_HI_REG_ADDR                                                   (0xC000E054)
#define PTP_TIMER_TIMER_32S_32NS_LO_REG_OFFSET                                            (0x00000058)
#define PTP_TIMER_TIMER_32S_32NS_LO_REG_ADDR                                              (0xC000E058)
#define PTP_TIMER_TIMER_32S_32NS_HI_REG_OFFSET                                            (0x0000005C)
#define PTP_TIMER_TIMER_32S_32NS_HI_REG_ADDR                                              (0xC000E05C)
#define PTP_TIMER_TIMER_64NS_LO_REG_OFFSET                                                (0x00000060)
#define PTP_TIMER_TIMER_64NS_LO_REG_ADDR                                                  (0xC000E060)
#define PTP_TIMER_TIMER_64NS_HI_REG_OFFSET                                                (0x00000064)
#define PTP_TIMER_TIMER_64NS_HI_REG_ADDR                                                  (0xC000E064)
#define PTP_TIMER_TIMER_SYNC_32S_32NS_LO_REG_OFFSET                                       (0x00000068)
#define PTP_TIMER_TIMER_SYNC_32S_32NS_LO_REG_ADDR                                         (0xC000E068)
#define PTP_TIMER_TIMER_SYNC_32S_32NS_HI_REG_OFFSET                                       (0x0000006C)
#define PTP_TIMER_TIMER_SYNC_32S_32NS_HI_REG_ADDR                                         (0xC000E06C)
#define PTP_TIMER_TIMER_SYNC_64NS_LO_REG_OFFSET                                           (0x00000070)
#define PTP_TIMER_TIMER_SYNC_64NS_LO_REG_ADDR                                             (0xC000E070)
#define PTP_TIMER_TIMER_SYNC_64NS_HI_REG_OFFSET                                           (0x00000074)
#define PTP_TIMER_TIMER_SYNC_64NS_HI_REG_ADDR                                             (0xC000E074)


//==============================================================================
// Memory: dft
//==============================================================================

#define DFT_MEM_BASE_ADDR  (0xC000F000)
#define DFT_MEM_SIZE       (0x00000800)



//==============================================================================
// Addresses for Address Map: dft_ctrl
//==============================================================================


#define DFT_CTRL_REG_MAP_BASE_ADDR  (0xC000F800)
#define DFT_CTRL_REG_MAP_SIZE       (0x00000010)

#define DFT_CTRL_STATUS_SOC_REG_OFFSET                                                    (0x00000000)
#define DFT_CTRL_STATUS_SOC_REG_ADDR                                                      (0xC000F800)
#define DFT_CTRL_CTRL_SOC_REG_OFFSET                                                      (0x00000008)
#define DFT_CTRL_CTRL_SOC_REG_ADDR                                                        (0xC000F808)
#define DFT_CTRL_STATUS_SEP_SMC_REG_OFFSET                                                (0x0000000C)
#define DFT_CTRL_STATUS_SEP_SMC_REG_ADDR                                                  (0xC000F80C)


//==============================================================================
// Addresses for Address Map: smc_cpu_ctrl
//==============================================================================


#define SMC_CPU_CTRL_REG_MAP_BASE_ADDR  (0xC0010000)
#define SMC_CPU_CTRL_REG_MAP_SIZE       (0x000011C0)

#define SMC_CPU_CTRL_RESET_VECTOR_0__REG_OFFSET                                           (0x00000000)
#define SMC_CPU_CTRL_RESET_VECTOR_0__REG_ADDR                                             (0xC0010000)
#define SMC_CPU_CTRL_RESET_VECTOR_1__REG_OFFSET                                           (0x00000008)
#define SMC_CPU_CTRL_RESET_VECTOR_1__REG_ADDR                                             (0xC0010008)
#define SMC_CPU_CTRL_RESET_VECTOR_2__REG_OFFSET                                           (0x00000010)
#define SMC_CPU_CTRL_RESET_VECTOR_2__REG_ADDR                                             (0xC0010010)
#define SMC_CPU_CTRL_RESET_VECTOR_3__REG_OFFSET                                           (0x00000018)
#define SMC_CPU_CTRL_RESET_VECTOR_3__REG_ADDR                                             (0xC0010018)
#define SMC_CPU_CTRL_RESET_CTRL_REG_OFFSET                                                (0x00000020)
#define SMC_CPU_CTRL_RESET_CTRL_REG_ADDR                                                  (0xC0010020)
#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_REG_OFFSET                                    (0x00000028)
#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_REG_ADDR                                      (0xC0010028)
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_REG_OFFSET                                        (0x00000030)
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_REG_ADDR                                          (0xC0010030)
#define SMC_CPU_CTRL_GLOBAL_BASE_REG_OFFSET                                               (0x00000040)
#define SMC_CPU_CTRL_GLOBAL_BASE_REG_ADDR                                                 (0xC0010040)
#define SMC_CPU_CTRL_LOCAL_BASE_REG_OFFSET                                                (0x00000048)
#define SMC_CPU_CTRL_LOCAL_BASE_REG_ADDR                                                  (0xC0010048)
#define SMC_CPU_CTRL_REGION_SIZE_REG_OFFSET                                               (0x00000050)
#define SMC_CPU_CTRL_REGION_SIZE_REG_ADDR                                                 (0xC0010050)
#define SMC_CPU_CTRL_REFERENCE_COUNTER_REG_OFFSET                                         (0x00000060)
#define SMC_CPU_CTRL_REFERENCE_COUNTER_REG_ADDR                                           (0xC0010060)
#define SMC_CPU_CTRL_WDT_TIMEOUT_REG_OFFSET                                               (0x00000070)
#define SMC_CPU_CTRL_WDT_TIMEOUT_REG_ADDR                                                 (0xC0010070)
#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_REG_OFFSET                                         (0x00000078)
#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_REG_ADDR                                           (0xC0010078)
#define SMC_CPU_CTRL_SCRATCH_0__REG_OFFSET                                                (0x00000100)
#define SMC_CPU_CTRL_SCRATCH_0__REG_ADDR                                                  (0xC0010100)
#define SMC_CPU_CTRL_SCRATCH_1__REG_OFFSET                                                (0x00000108)
#define SMC_CPU_CTRL_SCRATCH_1__REG_ADDR                                                  (0xC0010108)
#define SMC_CPU_CTRL_SCRATCH_2__REG_OFFSET                                                (0x00000110)
#define SMC_CPU_CTRL_SCRATCH_2__REG_ADDR                                                  (0xC0010110)
#define SMC_CPU_CTRL_SCRATCH_3__REG_OFFSET                                                (0x00000118)
#define SMC_CPU_CTRL_SCRATCH_3__REG_ADDR                                                  (0xC0010118)
#define SMC_CPU_CTRL_SCRATCH_4__REG_OFFSET                                                (0x00000120)
#define SMC_CPU_CTRL_SCRATCH_4__REG_ADDR                                                  (0xC0010120)
#define SMC_CPU_CTRL_SCRATCH_5__REG_OFFSET                                                (0x00000128)
#define SMC_CPU_CTRL_SCRATCH_5__REG_ADDR                                                  (0xC0010128)
#define SMC_CPU_CTRL_SCRATCH_6__REG_OFFSET                                                (0x00000130)
#define SMC_CPU_CTRL_SCRATCH_6__REG_ADDR                                                  (0xC0010130)
#define SMC_CPU_CTRL_SCRATCH_7__REG_OFFSET                                                (0x00000138)
#define SMC_CPU_CTRL_SCRATCH_7__REG_ADDR                                                  (0xC0010138)
#define SMC_CPU_CTRL_SCRATCH_8__REG_OFFSET                                                (0x00000140)
#define SMC_CPU_CTRL_SCRATCH_8__REG_ADDR                                                  (0xC0010140)
#define SMC_CPU_CTRL_SCRATCH_9__REG_OFFSET                                                (0x00000148)
#define SMC_CPU_CTRL_SCRATCH_9__REG_ADDR                                                  (0xC0010148)
#define SMC_CPU_CTRL_SCRATCH_10__REG_OFFSET                                               (0x00000150)
#define SMC_CPU_CTRL_SCRATCH_10__REG_ADDR                                                 (0xC0010150)
#define SMC_CPU_CTRL_SCRATCH_11__REG_OFFSET                                               (0x00000158)
#define SMC_CPU_CTRL_SCRATCH_11__REG_ADDR                                                 (0xC0010158)
#define SMC_CPU_CTRL_SCRATCH_12__REG_OFFSET                                               (0x00000160)
#define SMC_CPU_CTRL_SCRATCH_12__REG_ADDR                                                 (0xC0010160)
#define SMC_CPU_CTRL_SCRATCH_13__REG_OFFSET                                               (0x00000168)
#define SMC_CPU_CTRL_SCRATCH_13__REG_ADDR                                                 (0xC0010168)
#define SMC_CPU_CTRL_SCRATCH_14__REG_OFFSET                                               (0x00000170)
#define SMC_CPU_CTRL_SCRATCH_14__REG_ADDR                                                 (0xC0010170)
#define SMC_CPU_CTRL_SCRATCH_15__REG_OFFSET                                               (0x00000178)
#define SMC_CPU_CTRL_SCRATCH_15__REG_ADDR                                                 (0xC0010178)
#define SMC_CPU_CTRL_TEST_CTRL_REG_OFFSET                                                 (0x00000200)
#define SMC_CPU_CTRL_TEST_CTRL_REG_ADDR                                                   (0xC0010200)
#define SMC_CPU_CTRL_DEBUG_CTRL_REG_OFFSET                                                (0x00000208)
#define SMC_CPU_CTRL_DEBUG_CTRL_REG_ADDR                                                  (0xC0010208)
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_REG_OFFSET                                             (0x00000210)
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_REG_ADDR                                               (0xC0010210)
#define SMC_CPU_CTRL_WB_PC_CORE0_0__REG_OFFSET                                            (0x00000300)
#define SMC_CPU_CTRL_WB_PC_CORE0_0__REG_ADDR                                              (0xC0010300)
#define SMC_CPU_CTRL_WB_PC_CORE0_1__REG_OFFSET                                            (0x00000308)
#define SMC_CPU_CTRL_WB_PC_CORE0_1__REG_ADDR                                              (0xC0010308)
#define SMC_CPU_CTRL_WB_PC_CORE0_2__REG_OFFSET                                            (0x00000310)
#define SMC_CPU_CTRL_WB_PC_CORE0_2__REG_ADDR                                              (0xC0010310)
#define SMC_CPU_CTRL_WB_PC_CORE0_3__REG_OFFSET                                            (0x00000318)
#define SMC_CPU_CTRL_WB_PC_CORE0_3__REG_ADDR                                              (0xC0010318)
#define SMC_CPU_CTRL_WB_PC_CORE0_4__REG_OFFSET                                            (0x00000320)
#define SMC_CPU_CTRL_WB_PC_CORE0_4__REG_ADDR                                              (0xC0010320)
#define SMC_CPU_CTRL_WB_PC_CORE0_5__REG_OFFSET                                            (0x00000328)
#define SMC_CPU_CTRL_WB_PC_CORE0_5__REG_ADDR                                              (0xC0010328)
#define SMC_CPU_CTRL_WB_PC_CORE0_6__REG_OFFSET                                            (0x00000330)
#define SMC_CPU_CTRL_WB_PC_CORE0_6__REG_ADDR                                              (0xC0010330)
#define SMC_CPU_CTRL_WB_PC_CORE0_7__REG_OFFSET                                            (0x00000338)
#define SMC_CPU_CTRL_WB_PC_CORE0_7__REG_ADDR                                              (0xC0010338)
#define SMC_CPU_CTRL_WB_PC_CORE1_0__REG_OFFSET                                            (0x00000340)
#define SMC_CPU_CTRL_WB_PC_CORE1_0__REG_ADDR                                              (0xC0010340)
#define SMC_CPU_CTRL_WB_PC_CORE1_1__REG_OFFSET                                            (0x00000348)
#define SMC_CPU_CTRL_WB_PC_CORE1_1__REG_ADDR                                              (0xC0010348)
#define SMC_CPU_CTRL_WB_PC_CORE1_2__REG_OFFSET                                            (0x00000350)
#define SMC_CPU_CTRL_WB_PC_CORE1_2__REG_ADDR                                              (0xC0010350)
#define SMC_CPU_CTRL_WB_PC_CORE1_3__REG_OFFSET                                            (0x00000358)
#define SMC_CPU_CTRL_WB_PC_CORE1_3__REG_ADDR                                              (0xC0010358)
#define SMC_CPU_CTRL_WB_PC_CORE1_4__REG_OFFSET                                            (0x00000360)
#define SMC_CPU_CTRL_WB_PC_CORE1_4__REG_ADDR                                              (0xC0010360)
#define SMC_CPU_CTRL_WB_PC_CORE1_5__REG_OFFSET                                            (0x00000368)
#define SMC_CPU_CTRL_WB_PC_CORE1_5__REG_ADDR                                              (0xC0010368)
#define SMC_CPU_CTRL_WB_PC_CORE1_6__REG_OFFSET                                            (0x00000370)
#define SMC_CPU_CTRL_WB_PC_CORE1_6__REG_ADDR                                              (0xC0010370)
#define SMC_CPU_CTRL_WB_PC_CORE1_7__REG_OFFSET                                            (0x00000378)
#define SMC_CPU_CTRL_WB_PC_CORE1_7__REG_ADDR                                              (0xC0010378)
#define SMC_CPU_CTRL_WB_PC_CORE2_0__REG_OFFSET                                            (0x00000380)
#define SMC_CPU_CTRL_WB_PC_CORE2_0__REG_ADDR                                              (0xC0010380)
#define SMC_CPU_CTRL_WB_PC_CORE2_1__REG_OFFSET                                            (0x00000388)
#define SMC_CPU_CTRL_WB_PC_CORE2_1__REG_ADDR                                              (0xC0010388)
#define SMC_CPU_CTRL_WB_PC_CORE2_2__REG_OFFSET                                            (0x00000390)
#define SMC_CPU_CTRL_WB_PC_CORE2_2__REG_ADDR                                              (0xC0010390)
#define SMC_CPU_CTRL_WB_PC_CORE2_3__REG_OFFSET                                            (0x00000398)
#define SMC_CPU_CTRL_WB_PC_CORE2_3__REG_ADDR                                              (0xC0010398)
#define SMC_CPU_CTRL_WB_PC_CORE2_4__REG_OFFSET                                            (0x000003A0)
#define SMC_CPU_CTRL_WB_PC_CORE2_4__REG_ADDR                                              (0xC00103A0)
#define SMC_CPU_CTRL_WB_PC_CORE2_5__REG_OFFSET                                            (0x000003A8)
#define SMC_CPU_CTRL_WB_PC_CORE2_5__REG_ADDR                                              (0xC00103A8)
#define SMC_CPU_CTRL_WB_PC_CORE2_6__REG_OFFSET                                            (0x000003B0)
#define SMC_CPU_CTRL_WB_PC_CORE2_6__REG_ADDR                                              (0xC00103B0)
#define SMC_CPU_CTRL_WB_PC_CORE2_7__REG_OFFSET                                            (0x000003B8)
#define SMC_CPU_CTRL_WB_PC_CORE2_7__REG_ADDR                                              (0xC00103B8)
#define SMC_CPU_CTRL_WB_PC_CORE3_0__REG_OFFSET                                            (0x000003C0)
#define SMC_CPU_CTRL_WB_PC_CORE3_0__REG_ADDR                                              (0xC00103C0)
#define SMC_CPU_CTRL_WB_PC_CORE3_1__REG_OFFSET                                            (0x000003C8)
#define SMC_CPU_CTRL_WB_PC_CORE3_1__REG_ADDR                                              (0xC00103C8)
#define SMC_CPU_CTRL_WB_PC_CORE3_2__REG_OFFSET                                            (0x000003D0)
#define SMC_CPU_CTRL_WB_PC_CORE3_2__REG_ADDR                                              (0xC00103D0)
#define SMC_CPU_CTRL_WB_PC_CORE3_3__REG_OFFSET                                            (0x000003D8)
#define SMC_CPU_CTRL_WB_PC_CORE3_3__REG_ADDR                                              (0xC00103D8)
#define SMC_CPU_CTRL_WB_PC_CORE3_4__REG_OFFSET                                            (0x000003E0)
#define SMC_CPU_CTRL_WB_PC_CORE3_4__REG_ADDR                                              (0xC00103E0)
#define SMC_CPU_CTRL_WB_PC_CORE3_5__REG_OFFSET                                            (0x000003E8)
#define SMC_CPU_CTRL_WB_PC_CORE3_5__REG_ADDR                                              (0xC00103E8)
#define SMC_CPU_CTRL_WB_PC_CORE3_6__REG_OFFSET                                            (0x000003F0)
#define SMC_CPU_CTRL_WB_PC_CORE3_6__REG_ADDR                                              (0xC00103F0)
#define SMC_CPU_CTRL_WB_PC_CORE3_7__REG_OFFSET                                            (0x000003F8)
#define SMC_CPU_CTRL_WB_PC_CORE3_7__REG_ADDR                                              (0xC00103F8)
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_REG_OFFSET                                            (0x00001000)
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_REG_ADDR                                              (0xC0011000)
#define SMC_CPU_CTRL_SMC_VERSION_REG_OFFSET                                               (0x00001008)
#define SMC_CPU_CTRL_SMC_VERSION_REG_ADDR                                                 (0xC0011008)
#define SMC_CPU_CTRL_RF1_UHD_TSEL_REG_OFFSET                                              (0x00001010)
#define SMC_CPU_CTRL_RF1_UHD_TSEL_REG_ADDR                                                (0xC0011010)
#define SMC_CPU_CTRL_RA1_HS_TSEL_REG_OFFSET                                               (0x00001018)
#define SMC_CPU_CTRL_RA1_HS_TSEL_REG_ADDR                                                 (0xC0011018)
#define SMC_CPU_CTRL_VROM_HD_TSEL_REG_OFFSET                                              (0x00001020)
#define SMC_CPU_CTRL_VROM_HD_TSEL_REG_ADDR                                                (0xC0011020)
#define SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_REG_OFFSET                                    (0x00001028)
#define SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_REG_ADDR                                      (0xC0011028)
#define SMC_CPU_CTRL_MUTEX_0__REG_OFFSET                                                  (0x00001040)
#define SMC_CPU_CTRL_MUTEX_0__REG_ADDR                                                    (0xC0011040)
#define SMC_CPU_CTRL_MUTEX_1__REG_OFFSET                                                  (0x00001048)
#define SMC_CPU_CTRL_MUTEX_1__REG_ADDR                                                    (0xC0011048)
#define SMC_CPU_CTRL_MUTEX_2__REG_OFFSET                                                  (0x00001050)
#define SMC_CPU_CTRL_MUTEX_2__REG_ADDR                                                    (0xC0011050)
#define SMC_CPU_CTRL_MUTEX_3__REG_OFFSET                                                  (0x00001058)
#define SMC_CPU_CTRL_MUTEX_3__REG_ADDR                                                    (0xC0011058)
#define SMC_CPU_CTRL_SEMA_0__REG_OFFSET                                                   (0x00001060)
#define SMC_CPU_CTRL_SEMA_0__REG_ADDR                                                     (0xC0011060)
#define SMC_CPU_CTRL_SEMA_1__REG_OFFSET                                                   (0x00001068)
#define SMC_CPU_CTRL_SEMA_1__REG_ADDR                                                     (0xC0011068)
#define SMC_CPU_CTRL_SEMA_2__REG_OFFSET                                                   (0x00001070)
#define SMC_CPU_CTRL_SEMA_2__REG_ADDR                                                     (0xC0011070)
#define SMC_CPU_CTRL_SEMA_3__REG_OFFSET                                                   (0x00001078)
#define SMC_CPU_CTRL_SEMA_3__REG_ADDR                                                     (0xC0011078)
#define SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_REG_OFFSET                             (0x00001100)
#define SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_REG_ADDR                               (0xC0011100)
#define SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_REG_OFFSET                            (0x00001110)
#define SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_REG_ADDR                              (0xC0011110)
#define SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_REG_OFFSET                             (0x00001120)
#define SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_REG_ADDR                               (0xC0011120)
#define SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_REG_OFFSET                           (0x00001130)
#define SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_REG_ADDR                             (0xC0011130)
#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_REG_OFFSET                                        (0x00001140)
#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_REG_ADDR                                          (0xC0011140)
#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_REG_OFFSET                                         (0x00001150)
#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_REG_ADDR                                           (0xC0011150)
#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_REG_OFFSET                                          (0x00001160)
#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_REG_ADDR                                            (0xC0011160)
#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_REG_OFFSET                                          (0x00001170)
#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_REG_ADDR                                            (0xC0011170)
#define SMC_CPU_CTRL_DUMMY_ROM_0_REG_OFFSET                                               (0x00001180)
#define SMC_CPU_CTRL_DUMMY_ROM_0_REG_ADDR                                                 (0xC0011180)
#define SMC_CPU_CTRL_DUMMY_ROM_1_REG_OFFSET                                               (0x00001188)
#define SMC_CPU_CTRL_DUMMY_ROM_1_REG_ADDR                                                 (0xC0011188)
#define SMC_CPU_CTRL_DUMMY_ROM_2_REG_OFFSET                                               (0x00001190)
#define SMC_CPU_CTRL_DUMMY_ROM_2_REG_ADDR                                                 (0xC0011190)
#define SMC_CPU_CTRL_DUMMY_ROM_3_REG_OFFSET                                               (0x00001198)
#define SMC_CPU_CTRL_DUMMY_ROM_3_REG_ADDR                                                 (0xC0011198)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_0__REG_OFFSET                                         (0x000011A0)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_0__REG_ADDR                                           (0xC00111A0)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_1__REG_OFFSET                                         (0x000011A8)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_1__REG_ADDR                                           (0xC00111A8)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_2__REG_OFFSET                                         (0x000011B0)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_2__REG_ADDR                                           (0xC00111B0)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_3__REG_OFFSET                                         (0x000011B8)
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_3__REG_ADDR                                           (0xC00111B8)


//==============================================================================
// Addresses for Address Map: smc_alias_remap
//==============================================================================


#define SMC_ALIAS_REMAP_REG_MAP_BASE_ADDR  (0xC0012000)
#define SMC_ALIAS_REMAP_REG_MAP_SIZE       (0x000000F8)

#define SMC_ALIAS_REMAP_REGION_0_START_REG_OFFSET                                         (0x00000000)
#define SMC_ALIAS_REMAP_REGION_0_START_REG_ADDR                                           (0xC0012000)
#define SMC_ALIAS_REMAP_REGION_0_END_REG_OFFSET                                           (0x00000008)
#define SMC_ALIAS_REMAP_REGION_0_END_REG_ADDR                                             (0xC0012008)
#define SMC_ALIAS_REMAP_REGION_0_ATTRS_REG_OFFSET                                         (0x00000010)
#define SMC_ALIAS_REMAP_REGION_0_ATTRS_REG_ADDR                                           (0xC0012010)
#define SMC_ALIAS_REMAP_REGION_1_START_REG_OFFSET                                         (0x00000020)
#define SMC_ALIAS_REMAP_REGION_1_START_REG_ADDR                                           (0xC0012020)
#define SMC_ALIAS_REMAP_REGION_1_END_REG_OFFSET                                           (0x00000028)
#define SMC_ALIAS_REMAP_REGION_1_END_REG_ADDR                                             (0xC0012028)
#define SMC_ALIAS_REMAP_REGION_1_ATTRS_REG_OFFSET                                         (0x00000030)
#define SMC_ALIAS_REMAP_REGION_1_ATTRS_REG_ADDR                                           (0xC0012030)
#define SMC_ALIAS_REMAP_REGION_2_START_REG_OFFSET                                         (0x00000040)
#define SMC_ALIAS_REMAP_REGION_2_START_REG_ADDR                                           (0xC0012040)
#define SMC_ALIAS_REMAP_REGION_2_END_REG_OFFSET                                           (0x00000048)
#define SMC_ALIAS_REMAP_REGION_2_END_REG_ADDR                                             (0xC0012048)
#define SMC_ALIAS_REMAP_REGION_2_ATTRS_REG_OFFSET                                         (0x00000050)
#define SMC_ALIAS_REMAP_REGION_2_ATTRS_REG_ADDR                                           (0xC0012050)
#define SMC_ALIAS_REMAP_REGION_3_START_REG_OFFSET                                         (0x00000060)
#define SMC_ALIAS_REMAP_REGION_3_START_REG_ADDR                                           (0xC0012060)
#define SMC_ALIAS_REMAP_REGION_3_END_REG_OFFSET                                           (0x00000068)
#define SMC_ALIAS_REMAP_REGION_3_END_REG_ADDR                                             (0xC0012068)
#define SMC_ALIAS_REMAP_REGION_3_ATTRS_REG_OFFSET                                         (0x00000070)
#define SMC_ALIAS_REMAP_REGION_3_ATTRS_REG_ADDR                                           (0xC0012070)
#define SMC_ALIAS_REMAP_REGION_4_START_REG_OFFSET                                         (0x00000080)
#define SMC_ALIAS_REMAP_REGION_4_START_REG_ADDR                                           (0xC0012080)
#define SMC_ALIAS_REMAP_REGION_4_END_REG_OFFSET                                           (0x00000088)
#define SMC_ALIAS_REMAP_REGION_4_END_REG_ADDR                                             (0xC0012088)
#define SMC_ALIAS_REMAP_REGION_4_ATTRS_REG_OFFSET                                         (0x00000090)
#define SMC_ALIAS_REMAP_REGION_4_ATTRS_REG_ADDR                                           (0xC0012090)
#define SMC_ALIAS_REMAP_REGION_5_START_REG_OFFSET                                         (0x000000A0)
#define SMC_ALIAS_REMAP_REGION_5_START_REG_ADDR                                           (0xC00120A0)
#define SMC_ALIAS_REMAP_REGION_5_END_REG_OFFSET                                           (0x000000A8)
#define SMC_ALIAS_REMAP_REGION_5_END_REG_ADDR                                             (0xC00120A8)
#define SMC_ALIAS_REMAP_REGION_5_ATTRS_REG_OFFSET                                         (0x000000B0)
#define SMC_ALIAS_REMAP_REGION_5_ATTRS_REG_ADDR                                           (0xC00120B0)
#define SMC_ALIAS_REMAP_REGION_6_START_REG_OFFSET                                         (0x000000C0)
#define SMC_ALIAS_REMAP_REGION_6_START_REG_ADDR                                           (0xC00120C0)
#define SMC_ALIAS_REMAP_REGION_6_END_REG_OFFSET                                           (0x000000C8)
#define SMC_ALIAS_REMAP_REGION_6_END_REG_ADDR                                             (0xC00120C8)
#define SMC_ALIAS_REMAP_REGION_6_ATTRS_REG_OFFSET                                         (0x000000D0)
#define SMC_ALIAS_REMAP_REGION_6_ATTRS_REG_ADDR                                           (0xC00120D0)
#define SMC_ALIAS_REMAP_REGION_7_START_REG_OFFSET                                         (0x000000E0)
#define SMC_ALIAS_REMAP_REGION_7_START_REG_ADDR                                           (0xC00120E0)
#define SMC_ALIAS_REMAP_REGION_7_END_REG_OFFSET                                           (0x000000E8)
#define SMC_ALIAS_REMAP_REGION_7_END_REG_ADDR                                             (0xC00120E8)
#define SMC_ALIAS_REMAP_REGION_7_ATTRS_REG_OFFSET                                         (0x000000F0)
#define SMC_ALIAS_REMAP_REGION_7_ATTRS_REG_ADDR                                           (0xC00120F0)


//==============================================================================
// Addresses for Address Map: smc_mmode_remap
//==============================================================================


#define SMC_MMODE_REMAP_REG_MAP_BASE_ADDR  (0xC0013000)
#define SMC_MMODE_REMAP_REG_MAP_SIZE       (0x00000040)

#define SMC_MMODE_REMAP_REGION_0_ATTRS_REG_OFFSET                                         (0x00000000)
#define SMC_MMODE_REMAP_REGION_0_ATTRS_REG_ADDR                                           (0xC0013000)
#define SMC_MMODE_REMAP_REGION_1_ATTRS_REG_OFFSET                                         (0x00000008)
#define SMC_MMODE_REMAP_REGION_1_ATTRS_REG_ADDR                                           (0xC0013008)
#define SMC_MMODE_REMAP_REGION_2_ATTRS_REG_OFFSET                                         (0x00000010)
#define SMC_MMODE_REMAP_REGION_2_ATTRS_REG_ADDR                                           (0xC0013010)
#define SMC_MMODE_REMAP_REGION_3_ATTRS_REG_OFFSET                                         (0x00000018)
#define SMC_MMODE_REMAP_REGION_3_ATTRS_REG_ADDR                                           (0xC0013018)
#define SMC_MMODE_REMAP_REGION_4_ATTRS_REG_OFFSET                                         (0x00000020)
#define SMC_MMODE_REMAP_REGION_4_ATTRS_REG_ADDR                                           (0xC0013020)
#define SMC_MMODE_REMAP_REGION_5_ATTRS_REG_OFFSET                                         (0x00000028)
#define SMC_MMODE_REMAP_REGION_5_ATTRS_REG_ADDR                                           (0xC0013028)
#define SMC_MMODE_REMAP_REGION_6_ATTRS_REG_OFFSET                                         (0x00000030)
#define SMC_MMODE_REMAP_REGION_6_ATTRS_REG_ADDR                                           (0xC0013030)
#define SMC_MMODE_REMAP_REGION_7_ATTRS_REG_OFFSET                                         (0x00000038)
#define SMC_MMODE_REMAP_REGION_7_ATTRS_REG_ADDR                                           (0xC0013038)


//==============================================================================
// Addresses for Address Map: smc_xvisor_remap
//==============================================================================


#define SMC_XVISOR_REMAP_REG_MAP_BASE_ADDR  (0xC0014000)
#define SMC_XVISOR_REMAP_REG_MAP_SIZE       (0x00000040)

#define SMC_XVISOR_REMAP_REGION_0_ATTRS_REG_OFFSET                                        (0x00000000)
#define SMC_XVISOR_REMAP_REGION_0_ATTRS_REG_ADDR                                          (0xC0014000)
#define SMC_XVISOR_REMAP_REGION_1_ATTRS_REG_OFFSET                                        (0x00000008)
#define SMC_XVISOR_REMAP_REGION_1_ATTRS_REG_ADDR                                          (0xC0014008)
#define SMC_XVISOR_REMAP_REGION_2_ATTRS_REG_OFFSET                                        (0x00000010)
#define SMC_XVISOR_REMAP_REGION_2_ATTRS_REG_ADDR                                          (0xC0014010)
#define SMC_XVISOR_REMAP_REGION_3_ATTRS_REG_OFFSET                                        (0x00000018)
#define SMC_XVISOR_REMAP_REGION_3_ATTRS_REG_ADDR                                          (0xC0014018)
#define SMC_XVISOR_REMAP_REGION_4_ATTRS_REG_OFFSET                                        (0x00000020)
#define SMC_XVISOR_REMAP_REGION_4_ATTRS_REG_ADDR                                          (0xC0014020)
#define SMC_XVISOR_REMAP_REGION_5_ATTRS_REG_OFFSET                                        (0x00000028)
#define SMC_XVISOR_REMAP_REGION_5_ATTRS_REG_ADDR                                          (0xC0014028)
#define SMC_XVISOR_REMAP_REGION_6_ATTRS_REG_OFFSET                                        (0x00000030)
#define SMC_XVISOR_REMAP_REGION_6_ATTRS_REG_ADDR                                          (0xC0014030)
#define SMC_XVISOR_REMAP_REGION_7_ATTRS_REG_OFFSET                                        (0x00000038)
#define SMC_XVISOR_REMAP_REGION_7_ATTRS_REG_ADDR                                          (0xC0014038)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[0]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_0__REG_MAP_BASE_ADDR  (0xC0015000)
#define SMC_INBOUND_FILTER_CTRL_0__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_0__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_0__FILTER_CONFIG_REG_ADDR                                 (0xC0015000)
#define SMC_INBOUND_FILTER_CTRL_0__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_0__START_ADDR_REG_ADDR                                    (0xC0015008)
#define SMC_INBOUND_FILTER_CTRL_0__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_0__END_ADDR_REG_ADDR                                      (0xC0015010)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[1]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_1__REG_MAP_BASE_ADDR  (0xC0015020)
#define SMC_INBOUND_FILTER_CTRL_1__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_1__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_1__FILTER_CONFIG_REG_ADDR                                 (0xC0015020)
#define SMC_INBOUND_FILTER_CTRL_1__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_1__START_ADDR_REG_ADDR                                    (0xC0015028)
#define SMC_INBOUND_FILTER_CTRL_1__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_1__END_ADDR_REG_ADDR                                      (0xC0015030)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[2]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_2__REG_MAP_BASE_ADDR  (0xC0015040)
#define SMC_INBOUND_FILTER_CTRL_2__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_2__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_2__FILTER_CONFIG_REG_ADDR                                 (0xC0015040)
#define SMC_INBOUND_FILTER_CTRL_2__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_2__START_ADDR_REG_ADDR                                    (0xC0015048)
#define SMC_INBOUND_FILTER_CTRL_2__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_2__END_ADDR_REG_ADDR                                      (0xC0015050)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[3]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_3__REG_MAP_BASE_ADDR  (0xC0015060)
#define SMC_INBOUND_FILTER_CTRL_3__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_3__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_3__FILTER_CONFIG_REG_ADDR                                 (0xC0015060)
#define SMC_INBOUND_FILTER_CTRL_3__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_3__START_ADDR_REG_ADDR                                    (0xC0015068)
#define SMC_INBOUND_FILTER_CTRL_3__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_3__END_ADDR_REG_ADDR                                      (0xC0015070)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[4]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_4__REG_MAP_BASE_ADDR  (0xC0015080)
#define SMC_INBOUND_FILTER_CTRL_4__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_4__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_4__FILTER_CONFIG_REG_ADDR                                 (0xC0015080)
#define SMC_INBOUND_FILTER_CTRL_4__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_4__START_ADDR_REG_ADDR                                    (0xC0015088)
#define SMC_INBOUND_FILTER_CTRL_4__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_4__END_ADDR_REG_ADDR                                      (0xC0015090)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[5]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_5__REG_MAP_BASE_ADDR  (0xC00150A0)
#define SMC_INBOUND_FILTER_CTRL_5__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_5__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_5__FILTER_CONFIG_REG_ADDR                                 (0xC00150A0)
#define SMC_INBOUND_FILTER_CTRL_5__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_5__START_ADDR_REG_ADDR                                    (0xC00150A8)
#define SMC_INBOUND_FILTER_CTRL_5__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_5__END_ADDR_REG_ADDR                                      (0xC00150B0)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[6]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_6__REG_MAP_BASE_ADDR  (0xC00150C0)
#define SMC_INBOUND_FILTER_CTRL_6__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_6__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_6__FILTER_CONFIG_REG_ADDR                                 (0xC00150C0)
#define SMC_INBOUND_FILTER_CTRL_6__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_6__START_ADDR_REG_ADDR                                    (0xC00150C8)
#define SMC_INBOUND_FILTER_CTRL_6__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_6__END_ADDR_REG_ADDR                                      (0xC00150D0)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[7]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_7__REG_MAP_BASE_ADDR  (0xC00150E0)
#define SMC_INBOUND_FILTER_CTRL_7__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_7__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_7__FILTER_CONFIG_REG_ADDR                                 (0xC00150E0)
#define SMC_INBOUND_FILTER_CTRL_7__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_7__START_ADDR_REG_ADDR                                    (0xC00150E8)
#define SMC_INBOUND_FILTER_CTRL_7__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_7__END_ADDR_REG_ADDR                                      (0xC00150F0)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[8]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_8__REG_MAP_BASE_ADDR  (0xC0015100)
#define SMC_INBOUND_FILTER_CTRL_8__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_8__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_8__FILTER_CONFIG_REG_ADDR                                 (0xC0015100)
#define SMC_INBOUND_FILTER_CTRL_8__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_8__START_ADDR_REG_ADDR                                    (0xC0015108)
#define SMC_INBOUND_FILTER_CTRL_8__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_8__END_ADDR_REG_ADDR                                      (0xC0015110)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[9]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_9__REG_MAP_BASE_ADDR  (0xC0015120)
#define SMC_INBOUND_FILTER_CTRL_9__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_9__FILTER_CONFIG_REG_OFFSET                               (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_9__FILTER_CONFIG_REG_ADDR                                 (0xC0015120)
#define SMC_INBOUND_FILTER_CTRL_9__START_ADDR_REG_OFFSET                                  (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_9__START_ADDR_REG_ADDR                                    (0xC0015128)
#define SMC_INBOUND_FILTER_CTRL_9__END_ADDR_REG_OFFSET                                    (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_9__END_ADDR_REG_ADDR                                      (0xC0015130)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[10]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_10__REG_MAP_BASE_ADDR  (0xC0015140)
#define SMC_INBOUND_FILTER_CTRL_10__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_10__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_10__FILTER_CONFIG_REG_ADDR                                (0xC0015140)
#define SMC_INBOUND_FILTER_CTRL_10__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_10__START_ADDR_REG_ADDR                                   (0xC0015148)
#define SMC_INBOUND_FILTER_CTRL_10__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_10__END_ADDR_REG_ADDR                                     (0xC0015150)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[11]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_11__REG_MAP_BASE_ADDR  (0xC0015160)
#define SMC_INBOUND_FILTER_CTRL_11__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_11__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_11__FILTER_CONFIG_REG_ADDR                                (0xC0015160)
#define SMC_INBOUND_FILTER_CTRL_11__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_11__START_ADDR_REG_ADDR                                   (0xC0015168)
#define SMC_INBOUND_FILTER_CTRL_11__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_11__END_ADDR_REG_ADDR                                     (0xC0015170)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[12]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_12__REG_MAP_BASE_ADDR  (0xC0015180)
#define SMC_INBOUND_FILTER_CTRL_12__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_12__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_12__FILTER_CONFIG_REG_ADDR                                (0xC0015180)
#define SMC_INBOUND_FILTER_CTRL_12__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_12__START_ADDR_REG_ADDR                                   (0xC0015188)
#define SMC_INBOUND_FILTER_CTRL_12__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_12__END_ADDR_REG_ADDR                                     (0xC0015190)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[13]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_13__REG_MAP_BASE_ADDR  (0xC00151A0)
#define SMC_INBOUND_FILTER_CTRL_13__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_13__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_13__FILTER_CONFIG_REG_ADDR                                (0xC00151A0)
#define SMC_INBOUND_FILTER_CTRL_13__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_13__START_ADDR_REG_ADDR                                   (0xC00151A8)
#define SMC_INBOUND_FILTER_CTRL_13__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_13__END_ADDR_REG_ADDR                                     (0xC00151B0)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[14]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_14__REG_MAP_BASE_ADDR  (0xC00151C0)
#define SMC_INBOUND_FILTER_CTRL_14__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_14__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_14__FILTER_CONFIG_REG_ADDR                                (0xC00151C0)
#define SMC_INBOUND_FILTER_CTRL_14__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_14__START_ADDR_REG_ADDR                                   (0xC00151C8)
#define SMC_INBOUND_FILTER_CTRL_14__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_14__END_ADDR_REG_ADDR                                     (0xC00151D0)


//==============================================================================
// Addresses for Address Map: smc_inbound_filter_ctrl[15]
//==============================================================================


#define SMC_INBOUND_FILTER_CTRL_15__REG_MAP_BASE_ADDR  (0xC00151E0)
#define SMC_INBOUND_FILTER_CTRL_15__REG_MAP_SIZE       (0x00000018)

#define SMC_INBOUND_FILTER_CTRL_15__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_INBOUND_FILTER_CTRL_15__FILTER_CONFIG_REG_ADDR                                (0xC00151E0)
#define SMC_INBOUND_FILTER_CTRL_15__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_INBOUND_FILTER_CTRL_15__START_ADDR_REG_ADDR                                   (0xC00151E8)
#define SMC_INBOUND_FILTER_CTRL_15__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_INBOUND_FILTER_CTRL_15__END_ADDR_REG_ADDR                                     (0xC00151F0)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[0]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_0__REG_MAP_BASE_ADDR  (0xC0016000)
#define SMC_OUTBOUND_FILTER_CTRL_0__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_0__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_0__FILTER_CONFIG_REG_ADDR                                (0xC0016000)
#define SMC_OUTBOUND_FILTER_CTRL_0__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_0__START_ADDR_REG_ADDR                                   (0xC0016008)
#define SMC_OUTBOUND_FILTER_CTRL_0__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_0__END_ADDR_REG_ADDR                                     (0xC0016010)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[1]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_1__REG_MAP_BASE_ADDR  (0xC0016020)
#define SMC_OUTBOUND_FILTER_CTRL_1__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_1__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_1__FILTER_CONFIG_REG_ADDR                                (0xC0016020)
#define SMC_OUTBOUND_FILTER_CTRL_1__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_1__START_ADDR_REG_ADDR                                   (0xC0016028)
#define SMC_OUTBOUND_FILTER_CTRL_1__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_1__END_ADDR_REG_ADDR                                     (0xC0016030)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[2]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_2__REG_MAP_BASE_ADDR  (0xC0016040)
#define SMC_OUTBOUND_FILTER_CTRL_2__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_2__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_2__FILTER_CONFIG_REG_ADDR                                (0xC0016040)
#define SMC_OUTBOUND_FILTER_CTRL_2__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_2__START_ADDR_REG_ADDR                                   (0xC0016048)
#define SMC_OUTBOUND_FILTER_CTRL_2__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_2__END_ADDR_REG_ADDR                                     (0xC0016050)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[3]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_3__REG_MAP_BASE_ADDR  (0xC0016060)
#define SMC_OUTBOUND_FILTER_CTRL_3__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_3__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_3__FILTER_CONFIG_REG_ADDR                                (0xC0016060)
#define SMC_OUTBOUND_FILTER_CTRL_3__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_3__START_ADDR_REG_ADDR                                   (0xC0016068)
#define SMC_OUTBOUND_FILTER_CTRL_3__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_3__END_ADDR_REG_ADDR                                     (0xC0016070)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[4]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_4__REG_MAP_BASE_ADDR  (0xC0016080)
#define SMC_OUTBOUND_FILTER_CTRL_4__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_4__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_4__FILTER_CONFIG_REG_ADDR                                (0xC0016080)
#define SMC_OUTBOUND_FILTER_CTRL_4__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_4__START_ADDR_REG_ADDR                                   (0xC0016088)
#define SMC_OUTBOUND_FILTER_CTRL_4__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_4__END_ADDR_REG_ADDR                                     (0xC0016090)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[5]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_5__REG_MAP_BASE_ADDR  (0xC00160A0)
#define SMC_OUTBOUND_FILTER_CTRL_5__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_5__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_5__FILTER_CONFIG_REG_ADDR                                (0xC00160A0)
#define SMC_OUTBOUND_FILTER_CTRL_5__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_5__START_ADDR_REG_ADDR                                   (0xC00160A8)
#define SMC_OUTBOUND_FILTER_CTRL_5__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_5__END_ADDR_REG_ADDR                                     (0xC00160B0)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[6]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_6__REG_MAP_BASE_ADDR  (0xC00160C0)
#define SMC_OUTBOUND_FILTER_CTRL_6__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_6__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_6__FILTER_CONFIG_REG_ADDR                                (0xC00160C0)
#define SMC_OUTBOUND_FILTER_CTRL_6__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_6__START_ADDR_REG_ADDR                                   (0xC00160C8)
#define SMC_OUTBOUND_FILTER_CTRL_6__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_6__END_ADDR_REG_ADDR                                     (0xC00160D0)


//==============================================================================
// Addresses for Address Map: smc_outbound_filter_ctrl[7]
//==============================================================================


#define SMC_OUTBOUND_FILTER_CTRL_7__REG_MAP_BASE_ADDR  (0xC00160E0)
#define SMC_OUTBOUND_FILTER_CTRL_7__REG_MAP_SIZE       (0x00000018)

#define SMC_OUTBOUND_FILTER_CTRL_7__FILTER_CONFIG_REG_OFFSET                              (0x00000000)
#define SMC_OUTBOUND_FILTER_CTRL_7__FILTER_CONFIG_REG_ADDR                                (0xC00160E0)
#define SMC_OUTBOUND_FILTER_CTRL_7__START_ADDR_REG_OFFSET                                 (0x00000008)
#define SMC_OUTBOUND_FILTER_CTRL_7__START_ADDR_REG_ADDR                                   (0xC00160E8)
#define SMC_OUTBOUND_FILTER_CTRL_7__END_ADDR_REG_OFFSET                                   (0x00000010)
#define SMC_OUTBOUND_FILTER_CTRL_7__END_ADDR_REG_ADDR                                     (0xC00160F0)


//==============================================================================
// Addresses for Address Map: ecam
//==============================================================================


#define ECAM_REG_MAP_BASE_ADDR  (0xC0017000)
#define ECAM_REG_MAP_SIZE       (0x000000A8)

#define ECAM_ECAM_PENDING_REG_OFFSET                                                      (0x00000000)
#define ECAM_ECAM_PENDING_REG_ADDR                                                        (0xC0017000)
#define ECAM_ECAM_ACK_READ_REG_OFFSET                                                     (0x00000080)
#define ECAM_ECAM_ACK_READ_REG_ADDR                                                       (0xC0017080)
#define ECAM_ECAM_ACK_WRITE_REG_OFFSET                                                    (0x00000088)
#define ECAM_ECAM_ACK_WRITE_REG_ADDR                                                      (0xC0017088)
#define ECAM_ECAM_WRITE_DATA_REG_OFFSET                                                   (0x00000090)
#define ECAM_ECAM_WRITE_DATA_REG_ADDR                                                     (0xC0017090)
#define ECAM_ECAM_WRITE_ADDR_STRB_REG_OFFSET                                              (0x00000098)
#define ECAM_ECAM_WRITE_ADDR_STRB_REG_ADDR                                                (0xC0017098)
#define ECAM_ECAM_READ_ADDR_REG_OFFSET                                                    (0x000000A0)
#define ECAM_ECAM_READ_ADDR_REG_ADDR                                                      (0xC00170A0)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_0
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_0_REG_MAP_BASE_ADDR  (0xC0018000)
#define SMC_OUTBOUND_MAILBOX_0_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_0_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_0_WRITE_DATA_REG_ADDR                                        (0xC0018000)
#define SMC_OUTBOUND_MAILBOX_0_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_0_READ_DATA_REG_ADDR                                         (0xC0018008)
#define SMC_OUTBOUND_MAILBOX_0_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_0_STATUS_REG_ADDR                                            (0xC0018010)
#define SMC_OUTBOUND_MAILBOX_0_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_0_ERROR_FLAGS_REG_ADDR                                       (0xC0018018)
#define SMC_OUTBOUND_MAILBOX_0_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_0_WIRQT_REG_ADDR                                             (0xC0018020)
#define SMC_OUTBOUND_MAILBOX_0_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_0_RIRQT_REG_ADDR                                             (0xC0018028)
#define SMC_OUTBOUND_MAILBOX_0_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_0_IRQS_REG_ADDR                                              (0xC0018030)
#define SMC_OUTBOUND_MAILBOX_0_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_0_IRQEN_REG_ADDR                                             (0xC0018038)
#define SMC_OUTBOUND_MAILBOX_0_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_0_IRQP_REG_ADDR                                              (0xC0018040)
#define SMC_OUTBOUND_MAILBOX_0_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_0_CTRL_REG_ADDR                                              (0xC0018048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_0
//==============================================================================


#define SMC_INBOUND_MAILBOX_0_REG_MAP_BASE_ADDR  (0xC0018800)
#define SMC_INBOUND_MAILBOX_0_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_0_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_0_WRITE_DATA_REG_ADDR                                         (0xC0018800)
#define SMC_INBOUND_MAILBOX_0_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_0_READ_DATA_REG_ADDR                                          (0xC0018808)
#define SMC_INBOUND_MAILBOX_0_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_0_STATUS_REG_ADDR                                             (0xC0018810)
#define SMC_INBOUND_MAILBOX_0_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_0_ERROR_FLAGS_REG_ADDR                                        (0xC0018818)
#define SMC_INBOUND_MAILBOX_0_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_0_WIRQT_REG_ADDR                                              (0xC0018820)
#define SMC_INBOUND_MAILBOX_0_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_0_RIRQT_REG_ADDR                                              (0xC0018828)
#define SMC_INBOUND_MAILBOX_0_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_0_IRQS_REG_ADDR                                               (0xC0018830)
#define SMC_INBOUND_MAILBOX_0_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_0_IRQEN_REG_ADDR                                              (0xC0018838)
#define SMC_INBOUND_MAILBOX_0_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_0_IRQP_REG_ADDR                                               (0xC0018840)
#define SMC_INBOUND_MAILBOX_0_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_0_CTRL_REG_ADDR                                               (0xC0018848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_1
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_1_REG_MAP_BASE_ADDR  (0xC0019000)
#define SMC_OUTBOUND_MAILBOX_1_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_1_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_1_WRITE_DATA_REG_ADDR                                        (0xC0019000)
#define SMC_OUTBOUND_MAILBOX_1_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_1_READ_DATA_REG_ADDR                                         (0xC0019008)
#define SMC_OUTBOUND_MAILBOX_1_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_1_STATUS_REG_ADDR                                            (0xC0019010)
#define SMC_OUTBOUND_MAILBOX_1_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_1_ERROR_FLAGS_REG_ADDR                                       (0xC0019018)
#define SMC_OUTBOUND_MAILBOX_1_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_1_WIRQT_REG_ADDR                                             (0xC0019020)
#define SMC_OUTBOUND_MAILBOX_1_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_1_RIRQT_REG_ADDR                                             (0xC0019028)
#define SMC_OUTBOUND_MAILBOX_1_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_1_IRQS_REG_ADDR                                              (0xC0019030)
#define SMC_OUTBOUND_MAILBOX_1_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_1_IRQEN_REG_ADDR                                             (0xC0019038)
#define SMC_OUTBOUND_MAILBOX_1_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_1_IRQP_REG_ADDR                                              (0xC0019040)
#define SMC_OUTBOUND_MAILBOX_1_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_1_CTRL_REG_ADDR                                              (0xC0019048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_1
//==============================================================================


#define SMC_INBOUND_MAILBOX_1_REG_MAP_BASE_ADDR  (0xC0019800)
#define SMC_INBOUND_MAILBOX_1_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_1_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_1_WRITE_DATA_REG_ADDR                                         (0xC0019800)
#define SMC_INBOUND_MAILBOX_1_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_1_READ_DATA_REG_ADDR                                          (0xC0019808)
#define SMC_INBOUND_MAILBOX_1_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_1_STATUS_REG_ADDR                                             (0xC0019810)
#define SMC_INBOUND_MAILBOX_1_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_1_ERROR_FLAGS_REG_ADDR                                        (0xC0019818)
#define SMC_INBOUND_MAILBOX_1_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_1_WIRQT_REG_ADDR                                              (0xC0019820)
#define SMC_INBOUND_MAILBOX_1_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_1_RIRQT_REG_ADDR                                              (0xC0019828)
#define SMC_INBOUND_MAILBOX_1_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_1_IRQS_REG_ADDR                                               (0xC0019830)
#define SMC_INBOUND_MAILBOX_1_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_1_IRQEN_REG_ADDR                                              (0xC0019838)
#define SMC_INBOUND_MAILBOX_1_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_1_IRQP_REG_ADDR                                               (0xC0019840)
#define SMC_INBOUND_MAILBOX_1_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_1_CTRL_REG_ADDR                                               (0xC0019848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_2
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_2_REG_MAP_BASE_ADDR  (0xC001A000)
#define SMC_OUTBOUND_MAILBOX_2_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_2_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_2_WRITE_DATA_REG_ADDR                                        (0xC001A000)
#define SMC_OUTBOUND_MAILBOX_2_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_2_READ_DATA_REG_ADDR                                         (0xC001A008)
#define SMC_OUTBOUND_MAILBOX_2_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_2_STATUS_REG_ADDR                                            (0xC001A010)
#define SMC_OUTBOUND_MAILBOX_2_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_2_ERROR_FLAGS_REG_ADDR                                       (0xC001A018)
#define SMC_OUTBOUND_MAILBOX_2_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_2_WIRQT_REG_ADDR                                             (0xC001A020)
#define SMC_OUTBOUND_MAILBOX_2_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_2_RIRQT_REG_ADDR                                             (0xC001A028)
#define SMC_OUTBOUND_MAILBOX_2_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_2_IRQS_REG_ADDR                                              (0xC001A030)
#define SMC_OUTBOUND_MAILBOX_2_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_2_IRQEN_REG_ADDR                                             (0xC001A038)
#define SMC_OUTBOUND_MAILBOX_2_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_2_IRQP_REG_ADDR                                              (0xC001A040)
#define SMC_OUTBOUND_MAILBOX_2_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_2_CTRL_REG_ADDR                                              (0xC001A048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_2
//==============================================================================


#define SMC_INBOUND_MAILBOX_2_REG_MAP_BASE_ADDR  (0xC001A800)
#define SMC_INBOUND_MAILBOX_2_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_2_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_2_WRITE_DATA_REG_ADDR                                         (0xC001A800)
#define SMC_INBOUND_MAILBOX_2_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_2_READ_DATA_REG_ADDR                                          (0xC001A808)
#define SMC_INBOUND_MAILBOX_2_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_2_STATUS_REG_ADDR                                             (0xC001A810)
#define SMC_INBOUND_MAILBOX_2_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_2_ERROR_FLAGS_REG_ADDR                                        (0xC001A818)
#define SMC_INBOUND_MAILBOX_2_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_2_WIRQT_REG_ADDR                                              (0xC001A820)
#define SMC_INBOUND_MAILBOX_2_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_2_RIRQT_REG_ADDR                                              (0xC001A828)
#define SMC_INBOUND_MAILBOX_2_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_2_IRQS_REG_ADDR                                               (0xC001A830)
#define SMC_INBOUND_MAILBOX_2_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_2_IRQEN_REG_ADDR                                              (0xC001A838)
#define SMC_INBOUND_MAILBOX_2_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_2_IRQP_REG_ADDR                                               (0xC001A840)
#define SMC_INBOUND_MAILBOX_2_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_2_CTRL_REG_ADDR                                               (0xC001A848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_3
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_3_REG_MAP_BASE_ADDR  (0xC001B000)
#define SMC_OUTBOUND_MAILBOX_3_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_3_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_3_WRITE_DATA_REG_ADDR                                        (0xC001B000)
#define SMC_OUTBOUND_MAILBOX_3_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_3_READ_DATA_REG_ADDR                                         (0xC001B008)
#define SMC_OUTBOUND_MAILBOX_3_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_3_STATUS_REG_ADDR                                            (0xC001B010)
#define SMC_OUTBOUND_MAILBOX_3_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_3_ERROR_FLAGS_REG_ADDR                                       (0xC001B018)
#define SMC_OUTBOUND_MAILBOX_3_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_3_WIRQT_REG_ADDR                                             (0xC001B020)
#define SMC_OUTBOUND_MAILBOX_3_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_3_RIRQT_REG_ADDR                                             (0xC001B028)
#define SMC_OUTBOUND_MAILBOX_3_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_3_IRQS_REG_ADDR                                              (0xC001B030)
#define SMC_OUTBOUND_MAILBOX_3_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_3_IRQEN_REG_ADDR                                             (0xC001B038)
#define SMC_OUTBOUND_MAILBOX_3_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_3_IRQP_REG_ADDR                                              (0xC001B040)
#define SMC_OUTBOUND_MAILBOX_3_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_3_CTRL_REG_ADDR                                              (0xC001B048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_3
//==============================================================================


#define SMC_INBOUND_MAILBOX_3_REG_MAP_BASE_ADDR  (0xC001B800)
#define SMC_INBOUND_MAILBOX_3_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_3_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_3_WRITE_DATA_REG_ADDR                                         (0xC001B800)
#define SMC_INBOUND_MAILBOX_3_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_3_READ_DATA_REG_ADDR                                          (0xC001B808)
#define SMC_INBOUND_MAILBOX_3_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_3_STATUS_REG_ADDR                                             (0xC001B810)
#define SMC_INBOUND_MAILBOX_3_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_3_ERROR_FLAGS_REG_ADDR                                        (0xC001B818)
#define SMC_INBOUND_MAILBOX_3_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_3_WIRQT_REG_ADDR                                              (0xC001B820)
#define SMC_INBOUND_MAILBOX_3_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_3_RIRQT_REG_ADDR                                              (0xC001B828)
#define SMC_INBOUND_MAILBOX_3_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_3_IRQS_REG_ADDR                                               (0xC001B830)
#define SMC_INBOUND_MAILBOX_3_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_3_IRQEN_REG_ADDR                                              (0xC001B838)
#define SMC_INBOUND_MAILBOX_3_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_3_IRQP_REG_ADDR                                               (0xC001B840)
#define SMC_INBOUND_MAILBOX_3_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_3_CTRL_REG_ADDR                                               (0xC001B848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_4
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_4_REG_MAP_BASE_ADDR  (0xC001C000)
#define SMC_OUTBOUND_MAILBOX_4_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_4_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_4_WRITE_DATA_REG_ADDR                                        (0xC001C000)
#define SMC_OUTBOUND_MAILBOX_4_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_4_READ_DATA_REG_ADDR                                         (0xC001C008)
#define SMC_OUTBOUND_MAILBOX_4_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_4_STATUS_REG_ADDR                                            (0xC001C010)
#define SMC_OUTBOUND_MAILBOX_4_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_4_ERROR_FLAGS_REG_ADDR                                       (0xC001C018)
#define SMC_OUTBOUND_MAILBOX_4_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_4_WIRQT_REG_ADDR                                             (0xC001C020)
#define SMC_OUTBOUND_MAILBOX_4_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_4_RIRQT_REG_ADDR                                             (0xC001C028)
#define SMC_OUTBOUND_MAILBOX_4_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_4_IRQS_REG_ADDR                                              (0xC001C030)
#define SMC_OUTBOUND_MAILBOX_4_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_4_IRQEN_REG_ADDR                                             (0xC001C038)
#define SMC_OUTBOUND_MAILBOX_4_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_4_IRQP_REG_ADDR                                              (0xC001C040)
#define SMC_OUTBOUND_MAILBOX_4_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_4_CTRL_REG_ADDR                                              (0xC001C048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_4
//==============================================================================


#define SMC_INBOUND_MAILBOX_4_REG_MAP_BASE_ADDR  (0xC001C800)
#define SMC_INBOUND_MAILBOX_4_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_4_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_4_WRITE_DATA_REG_ADDR                                         (0xC001C800)
#define SMC_INBOUND_MAILBOX_4_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_4_READ_DATA_REG_ADDR                                          (0xC001C808)
#define SMC_INBOUND_MAILBOX_4_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_4_STATUS_REG_ADDR                                             (0xC001C810)
#define SMC_INBOUND_MAILBOX_4_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_4_ERROR_FLAGS_REG_ADDR                                        (0xC001C818)
#define SMC_INBOUND_MAILBOX_4_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_4_WIRQT_REG_ADDR                                              (0xC001C820)
#define SMC_INBOUND_MAILBOX_4_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_4_RIRQT_REG_ADDR                                              (0xC001C828)
#define SMC_INBOUND_MAILBOX_4_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_4_IRQS_REG_ADDR                                               (0xC001C830)
#define SMC_INBOUND_MAILBOX_4_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_4_IRQEN_REG_ADDR                                              (0xC001C838)
#define SMC_INBOUND_MAILBOX_4_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_4_IRQP_REG_ADDR                                               (0xC001C840)
#define SMC_INBOUND_MAILBOX_4_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_4_CTRL_REG_ADDR                                               (0xC001C848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_5
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_5_REG_MAP_BASE_ADDR  (0xC001D000)
#define SMC_OUTBOUND_MAILBOX_5_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_5_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_5_WRITE_DATA_REG_ADDR                                        (0xC001D000)
#define SMC_OUTBOUND_MAILBOX_5_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_5_READ_DATA_REG_ADDR                                         (0xC001D008)
#define SMC_OUTBOUND_MAILBOX_5_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_5_STATUS_REG_ADDR                                            (0xC001D010)
#define SMC_OUTBOUND_MAILBOX_5_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_5_ERROR_FLAGS_REG_ADDR                                       (0xC001D018)
#define SMC_OUTBOUND_MAILBOX_5_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_5_WIRQT_REG_ADDR                                             (0xC001D020)
#define SMC_OUTBOUND_MAILBOX_5_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_5_RIRQT_REG_ADDR                                             (0xC001D028)
#define SMC_OUTBOUND_MAILBOX_5_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_5_IRQS_REG_ADDR                                              (0xC001D030)
#define SMC_OUTBOUND_MAILBOX_5_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_5_IRQEN_REG_ADDR                                             (0xC001D038)
#define SMC_OUTBOUND_MAILBOX_5_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_5_IRQP_REG_ADDR                                              (0xC001D040)
#define SMC_OUTBOUND_MAILBOX_5_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_5_CTRL_REG_ADDR                                              (0xC001D048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_5
//==============================================================================


#define SMC_INBOUND_MAILBOX_5_REG_MAP_BASE_ADDR  (0xC001D800)
#define SMC_INBOUND_MAILBOX_5_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_5_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_5_WRITE_DATA_REG_ADDR                                         (0xC001D800)
#define SMC_INBOUND_MAILBOX_5_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_5_READ_DATA_REG_ADDR                                          (0xC001D808)
#define SMC_INBOUND_MAILBOX_5_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_5_STATUS_REG_ADDR                                             (0xC001D810)
#define SMC_INBOUND_MAILBOX_5_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_5_ERROR_FLAGS_REG_ADDR                                        (0xC001D818)
#define SMC_INBOUND_MAILBOX_5_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_5_WIRQT_REG_ADDR                                              (0xC001D820)
#define SMC_INBOUND_MAILBOX_5_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_5_RIRQT_REG_ADDR                                              (0xC001D828)
#define SMC_INBOUND_MAILBOX_5_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_5_IRQS_REG_ADDR                                               (0xC001D830)
#define SMC_INBOUND_MAILBOX_5_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_5_IRQEN_REG_ADDR                                              (0xC001D838)
#define SMC_INBOUND_MAILBOX_5_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_5_IRQP_REG_ADDR                                               (0xC001D840)
#define SMC_INBOUND_MAILBOX_5_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_5_CTRL_REG_ADDR                                               (0xC001D848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_6
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_6_REG_MAP_BASE_ADDR  (0xC001E000)
#define SMC_OUTBOUND_MAILBOX_6_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_6_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_6_WRITE_DATA_REG_ADDR                                        (0xC001E000)
#define SMC_OUTBOUND_MAILBOX_6_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_6_READ_DATA_REG_ADDR                                         (0xC001E008)
#define SMC_OUTBOUND_MAILBOX_6_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_6_STATUS_REG_ADDR                                            (0xC001E010)
#define SMC_OUTBOUND_MAILBOX_6_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_6_ERROR_FLAGS_REG_ADDR                                       (0xC001E018)
#define SMC_OUTBOUND_MAILBOX_6_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_6_WIRQT_REG_ADDR                                             (0xC001E020)
#define SMC_OUTBOUND_MAILBOX_6_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_6_RIRQT_REG_ADDR                                             (0xC001E028)
#define SMC_OUTBOUND_MAILBOX_6_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_6_IRQS_REG_ADDR                                              (0xC001E030)
#define SMC_OUTBOUND_MAILBOX_6_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_6_IRQEN_REG_ADDR                                             (0xC001E038)
#define SMC_OUTBOUND_MAILBOX_6_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_6_IRQP_REG_ADDR                                              (0xC001E040)
#define SMC_OUTBOUND_MAILBOX_6_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_6_CTRL_REG_ADDR                                              (0xC001E048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_6
//==============================================================================


#define SMC_INBOUND_MAILBOX_6_REG_MAP_BASE_ADDR  (0xC001E800)
#define SMC_INBOUND_MAILBOX_6_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_6_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_6_WRITE_DATA_REG_ADDR                                         (0xC001E800)
#define SMC_INBOUND_MAILBOX_6_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_6_READ_DATA_REG_ADDR                                          (0xC001E808)
#define SMC_INBOUND_MAILBOX_6_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_6_STATUS_REG_ADDR                                             (0xC001E810)
#define SMC_INBOUND_MAILBOX_6_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_6_ERROR_FLAGS_REG_ADDR                                        (0xC001E818)
#define SMC_INBOUND_MAILBOX_6_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_6_WIRQT_REG_ADDR                                              (0xC001E820)
#define SMC_INBOUND_MAILBOX_6_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_6_RIRQT_REG_ADDR                                              (0xC001E828)
#define SMC_INBOUND_MAILBOX_6_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_6_IRQS_REG_ADDR                                               (0xC001E830)
#define SMC_INBOUND_MAILBOX_6_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_6_IRQEN_REG_ADDR                                              (0xC001E838)
#define SMC_INBOUND_MAILBOX_6_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_6_IRQP_REG_ADDR                                               (0xC001E840)
#define SMC_INBOUND_MAILBOX_6_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_6_CTRL_REG_ADDR                                               (0xC001E848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_7
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_7_REG_MAP_BASE_ADDR  (0xC001F000)
#define SMC_OUTBOUND_MAILBOX_7_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_7_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_7_WRITE_DATA_REG_ADDR                                        (0xC001F000)
#define SMC_OUTBOUND_MAILBOX_7_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_7_READ_DATA_REG_ADDR                                         (0xC001F008)
#define SMC_OUTBOUND_MAILBOX_7_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_7_STATUS_REG_ADDR                                            (0xC001F010)
#define SMC_OUTBOUND_MAILBOX_7_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_7_ERROR_FLAGS_REG_ADDR                                       (0xC001F018)
#define SMC_OUTBOUND_MAILBOX_7_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_7_WIRQT_REG_ADDR                                             (0xC001F020)
#define SMC_OUTBOUND_MAILBOX_7_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_7_RIRQT_REG_ADDR                                             (0xC001F028)
#define SMC_OUTBOUND_MAILBOX_7_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_7_IRQS_REG_ADDR                                              (0xC001F030)
#define SMC_OUTBOUND_MAILBOX_7_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_7_IRQEN_REG_ADDR                                             (0xC001F038)
#define SMC_OUTBOUND_MAILBOX_7_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_7_IRQP_REG_ADDR                                              (0xC001F040)
#define SMC_OUTBOUND_MAILBOX_7_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_7_CTRL_REG_ADDR                                              (0xC001F048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_7
//==============================================================================


#define SMC_INBOUND_MAILBOX_7_REG_MAP_BASE_ADDR  (0xC001F800)
#define SMC_INBOUND_MAILBOX_7_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_7_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_7_WRITE_DATA_REG_ADDR                                         (0xC001F800)
#define SMC_INBOUND_MAILBOX_7_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_7_READ_DATA_REG_ADDR                                          (0xC001F808)
#define SMC_INBOUND_MAILBOX_7_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_7_STATUS_REG_ADDR                                             (0xC001F810)
#define SMC_INBOUND_MAILBOX_7_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_7_ERROR_FLAGS_REG_ADDR                                        (0xC001F818)
#define SMC_INBOUND_MAILBOX_7_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_7_WIRQT_REG_ADDR                                              (0xC001F820)
#define SMC_INBOUND_MAILBOX_7_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_7_RIRQT_REG_ADDR                                              (0xC001F828)
#define SMC_INBOUND_MAILBOX_7_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_7_IRQS_REG_ADDR                                               (0xC001F830)
#define SMC_INBOUND_MAILBOX_7_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_7_IRQEN_REG_ADDR                                              (0xC001F838)
#define SMC_INBOUND_MAILBOX_7_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_7_IRQP_REG_ADDR                                               (0xC001F840)
#define SMC_INBOUND_MAILBOX_7_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_7_CTRL_REG_ADDR                                               (0xC001F848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_8
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_8_REG_MAP_BASE_ADDR  (0xC0020000)
#define SMC_OUTBOUND_MAILBOX_8_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_8_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_8_WRITE_DATA_REG_ADDR                                        (0xC0020000)
#define SMC_OUTBOUND_MAILBOX_8_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_8_READ_DATA_REG_ADDR                                         (0xC0020008)
#define SMC_OUTBOUND_MAILBOX_8_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_8_STATUS_REG_ADDR                                            (0xC0020010)
#define SMC_OUTBOUND_MAILBOX_8_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_8_ERROR_FLAGS_REG_ADDR                                       (0xC0020018)
#define SMC_OUTBOUND_MAILBOX_8_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_8_WIRQT_REG_ADDR                                             (0xC0020020)
#define SMC_OUTBOUND_MAILBOX_8_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_8_RIRQT_REG_ADDR                                             (0xC0020028)
#define SMC_OUTBOUND_MAILBOX_8_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_8_IRQS_REG_ADDR                                              (0xC0020030)
#define SMC_OUTBOUND_MAILBOX_8_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_8_IRQEN_REG_ADDR                                             (0xC0020038)
#define SMC_OUTBOUND_MAILBOX_8_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_8_IRQP_REG_ADDR                                              (0xC0020040)
#define SMC_OUTBOUND_MAILBOX_8_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_8_CTRL_REG_ADDR                                              (0xC0020048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_8
//==============================================================================


#define SMC_INBOUND_MAILBOX_8_REG_MAP_BASE_ADDR  (0xC0020800)
#define SMC_INBOUND_MAILBOX_8_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_8_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_8_WRITE_DATA_REG_ADDR                                         (0xC0020800)
#define SMC_INBOUND_MAILBOX_8_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_8_READ_DATA_REG_ADDR                                          (0xC0020808)
#define SMC_INBOUND_MAILBOX_8_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_8_STATUS_REG_ADDR                                             (0xC0020810)
#define SMC_INBOUND_MAILBOX_8_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_8_ERROR_FLAGS_REG_ADDR                                        (0xC0020818)
#define SMC_INBOUND_MAILBOX_8_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_8_WIRQT_REG_ADDR                                              (0xC0020820)
#define SMC_INBOUND_MAILBOX_8_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_8_RIRQT_REG_ADDR                                              (0xC0020828)
#define SMC_INBOUND_MAILBOX_8_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_8_IRQS_REG_ADDR                                               (0xC0020830)
#define SMC_INBOUND_MAILBOX_8_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_8_IRQEN_REG_ADDR                                              (0xC0020838)
#define SMC_INBOUND_MAILBOX_8_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_8_IRQP_REG_ADDR                                               (0xC0020840)
#define SMC_INBOUND_MAILBOX_8_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_8_CTRL_REG_ADDR                                               (0xC0020848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_9
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_9_REG_MAP_BASE_ADDR  (0xC0021000)
#define SMC_OUTBOUND_MAILBOX_9_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_9_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_OUTBOUND_MAILBOX_9_WRITE_DATA_REG_ADDR                                        (0xC0021000)
#define SMC_OUTBOUND_MAILBOX_9_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_OUTBOUND_MAILBOX_9_READ_DATA_REG_ADDR                                         (0xC0021008)
#define SMC_OUTBOUND_MAILBOX_9_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_OUTBOUND_MAILBOX_9_STATUS_REG_ADDR                                            (0xC0021010)
#define SMC_OUTBOUND_MAILBOX_9_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_OUTBOUND_MAILBOX_9_ERROR_FLAGS_REG_ADDR                                       (0xC0021018)
#define SMC_OUTBOUND_MAILBOX_9_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_OUTBOUND_MAILBOX_9_WIRQT_REG_ADDR                                             (0xC0021020)
#define SMC_OUTBOUND_MAILBOX_9_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_OUTBOUND_MAILBOX_9_RIRQT_REG_ADDR                                             (0xC0021028)
#define SMC_OUTBOUND_MAILBOX_9_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_OUTBOUND_MAILBOX_9_IRQS_REG_ADDR                                              (0xC0021030)
#define SMC_OUTBOUND_MAILBOX_9_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_OUTBOUND_MAILBOX_9_IRQEN_REG_ADDR                                             (0xC0021038)
#define SMC_OUTBOUND_MAILBOX_9_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_OUTBOUND_MAILBOX_9_IRQP_REG_ADDR                                              (0xC0021040)
#define SMC_OUTBOUND_MAILBOX_9_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_OUTBOUND_MAILBOX_9_CTRL_REG_ADDR                                              (0xC0021048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_9
//==============================================================================


#define SMC_INBOUND_MAILBOX_9_REG_MAP_BASE_ADDR  (0xC0021800)
#define SMC_INBOUND_MAILBOX_9_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_9_WRITE_DATA_REG_OFFSET                                       (0x00000000)
#define SMC_INBOUND_MAILBOX_9_WRITE_DATA_REG_ADDR                                         (0xC0021800)
#define SMC_INBOUND_MAILBOX_9_READ_DATA_REG_OFFSET                                        (0x00000008)
#define SMC_INBOUND_MAILBOX_9_READ_DATA_REG_ADDR                                          (0xC0021808)
#define SMC_INBOUND_MAILBOX_9_STATUS_REG_OFFSET                                           (0x00000010)
#define SMC_INBOUND_MAILBOX_9_STATUS_REG_ADDR                                             (0xC0021810)
#define SMC_INBOUND_MAILBOX_9_ERROR_FLAGS_REG_OFFSET                                      (0x00000018)
#define SMC_INBOUND_MAILBOX_9_ERROR_FLAGS_REG_ADDR                                        (0xC0021818)
#define SMC_INBOUND_MAILBOX_9_WIRQT_REG_OFFSET                                            (0x00000020)
#define SMC_INBOUND_MAILBOX_9_WIRQT_REG_ADDR                                              (0xC0021820)
#define SMC_INBOUND_MAILBOX_9_RIRQT_REG_OFFSET                                            (0x00000028)
#define SMC_INBOUND_MAILBOX_9_RIRQT_REG_ADDR                                              (0xC0021828)
#define SMC_INBOUND_MAILBOX_9_IRQS_REG_OFFSET                                             (0x00000030)
#define SMC_INBOUND_MAILBOX_9_IRQS_REG_ADDR                                               (0xC0021830)
#define SMC_INBOUND_MAILBOX_9_IRQEN_REG_OFFSET                                            (0x00000038)
#define SMC_INBOUND_MAILBOX_9_IRQEN_REG_ADDR                                              (0xC0021838)
#define SMC_INBOUND_MAILBOX_9_IRQP_REG_OFFSET                                             (0x00000040)
#define SMC_INBOUND_MAILBOX_9_IRQP_REG_ADDR                                               (0xC0021840)
#define SMC_INBOUND_MAILBOX_9_CTRL_REG_OFFSET                                             (0x00000048)
#define SMC_INBOUND_MAILBOX_9_CTRL_REG_ADDR                                               (0xC0021848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_10
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_10_REG_MAP_BASE_ADDR  (0xC0022000)
#define SMC_OUTBOUND_MAILBOX_10_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_10_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_10_WRITE_DATA_REG_ADDR                                       (0xC0022000)
#define SMC_OUTBOUND_MAILBOX_10_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_10_READ_DATA_REG_ADDR                                        (0xC0022008)
#define SMC_OUTBOUND_MAILBOX_10_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_10_STATUS_REG_ADDR                                           (0xC0022010)
#define SMC_OUTBOUND_MAILBOX_10_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_10_ERROR_FLAGS_REG_ADDR                                      (0xC0022018)
#define SMC_OUTBOUND_MAILBOX_10_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_10_WIRQT_REG_ADDR                                            (0xC0022020)
#define SMC_OUTBOUND_MAILBOX_10_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_10_RIRQT_REG_ADDR                                            (0xC0022028)
#define SMC_OUTBOUND_MAILBOX_10_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_10_IRQS_REG_ADDR                                             (0xC0022030)
#define SMC_OUTBOUND_MAILBOX_10_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_10_IRQEN_REG_ADDR                                            (0xC0022038)
#define SMC_OUTBOUND_MAILBOX_10_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_10_IRQP_REG_ADDR                                             (0xC0022040)
#define SMC_OUTBOUND_MAILBOX_10_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_10_CTRL_REG_ADDR                                             (0xC0022048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_10
//==============================================================================


#define SMC_INBOUND_MAILBOX_10_REG_MAP_BASE_ADDR  (0xC0022800)
#define SMC_INBOUND_MAILBOX_10_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_10_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_10_WRITE_DATA_REG_ADDR                                        (0xC0022800)
#define SMC_INBOUND_MAILBOX_10_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_10_READ_DATA_REG_ADDR                                         (0xC0022808)
#define SMC_INBOUND_MAILBOX_10_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_10_STATUS_REG_ADDR                                            (0xC0022810)
#define SMC_INBOUND_MAILBOX_10_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_10_ERROR_FLAGS_REG_ADDR                                       (0xC0022818)
#define SMC_INBOUND_MAILBOX_10_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_10_WIRQT_REG_ADDR                                             (0xC0022820)
#define SMC_INBOUND_MAILBOX_10_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_10_RIRQT_REG_ADDR                                             (0xC0022828)
#define SMC_INBOUND_MAILBOX_10_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_10_IRQS_REG_ADDR                                              (0xC0022830)
#define SMC_INBOUND_MAILBOX_10_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_10_IRQEN_REG_ADDR                                             (0xC0022838)
#define SMC_INBOUND_MAILBOX_10_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_10_IRQP_REG_ADDR                                              (0xC0022840)
#define SMC_INBOUND_MAILBOX_10_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_10_CTRL_REG_ADDR                                              (0xC0022848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_11
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_11_REG_MAP_BASE_ADDR  (0xC0023000)
#define SMC_OUTBOUND_MAILBOX_11_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_11_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_11_WRITE_DATA_REG_ADDR                                       (0xC0023000)
#define SMC_OUTBOUND_MAILBOX_11_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_11_READ_DATA_REG_ADDR                                        (0xC0023008)
#define SMC_OUTBOUND_MAILBOX_11_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_11_STATUS_REG_ADDR                                           (0xC0023010)
#define SMC_OUTBOUND_MAILBOX_11_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_11_ERROR_FLAGS_REG_ADDR                                      (0xC0023018)
#define SMC_OUTBOUND_MAILBOX_11_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_11_WIRQT_REG_ADDR                                            (0xC0023020)
#define SMC_OUTBOUND_MAILBOX_11_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_11_RIRQT_REG_ADDR                                            (0xC0023028)
#define SMC_OUTBOUND_MAILBOX_11_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_11_IRQS_REG_ADDR                                             (0xC0023030)
#define SMC_OUTBOUND_MAILBOX_11_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_11_IRQEN_REG_ADDR                                            (0xC0023038)
#define SMC_OUTBOUND_MAILBOX_11_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_11_IRQP_REG_ADDR                                             (0xC0023040)
#define SMC_OUTBOUND_MAILBOX_11_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_11_CTRL_REG_ADDR                                             (0xC0023048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_11
//==============================================================================


#define SMC_INBOUND_MAILBOX_11_REG_MAP_BASE_ADDR  (0xC0023800)
#define SMC_INBOUND_MAILBOX_11_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_11_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_11_WRITE_DATA_REG_ADDR                                        (0xC0023800)
#define SMC_INBOUND_MAILBOX_11_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_11_READ_DATA_REG_ADDR                                         (0xC0023808)
#define SMC_INBOUND_MAILBOX_11_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_11_STATUS_REG_ADDR                                            (0xC0023810)
#define SMC_INBOUND_MAILBOX_11_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_11_ERROR_FLAGS_REG_ADDR                                       (0xC0023818)
#define SMC_INBOUND_MAILBOX_11_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_11_WIRQT_REG_ADDR                                             (0xC0023820)
#define SMC_INBOUND_MAILBOX_11_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_11_RIRQT_REG_ADDR                                             (0xC0023828)
#define SMC_INBOUND_MAILBOX_11_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_11_IRQS_REG_ADDR                                              (0xC0023830)
#define SMC_INBOUND_MAILBOX_11_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_11_IRQEN_REG_ADDR                                             (0xC0023838)
#define SMC_INBOUND_MAILBOX_11_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_11_IRQP_REG_ADDR                                              (0xC0023840)
#define SMC_INBOUND_MAILBOX_11_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_11_CTRL_REG_ADDR                                              (0xC0023848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_12
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_12_REG_MAP_BASE_ADDR  (0xC0024000)
#define SMC_OUTBOUND_MAILBOX_12_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_12_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_12_WRITE_DATA_REG_ADDR                                       (0xC0024000)
#define SMC_OUTBOUND_MAILBOX_12_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_12_READ_DATA_REG_ADDR                                        (0xC0024008)
#define SMC_OUTBOUND_MAILBOX_12_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_12_STATUS_REG_ADDR                                           (0xC0024010)
#define SMC_OUTBOUND_MAILBOX_12_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_12_ERROR_FLAGS_REG_ADDR                                      (0xC0024018)
#define SMC_OUTBOUND_MAILBOX_12_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_12_WIRQT_REG_ADDR                                            (0xC0024020)
#define SMC_OUTBOUND_MAILBOX_12_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_12_RIRQT_REG_ADDR                                            (0xC0024028)
#define SMC_OUTBOUND_MAILBOX_12_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_12_IRQS_REG_ADDR                                             (0xC0024030)
#define SMC_OUTBOUND_MAILBOX_12_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_12_IRQEN_REG_ADDR                                            (0xC0024038)
#define SMC_OUTBOUND_MAILBOX_12_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_12_IRQP_REG_ADDR                                             (0xC0024040)
#define SMC_OUTBOUND_MAILBOX_12_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_12_CTRL_REG_ADDR                                             (0xC0024048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_12
//==============================================================================


#define SMC_INBOUND_MAILBOX_12_REG_MAP_BASE_ADDR  (0xC0024800)
#define SMC_INBOUND_MAILBOX_12_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_12_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_12_WRITE_DATA_REG_ADDR                                        (0xC0024800)
#define SMC_INBOUND_MAILBOX_12_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_12_READ_DATA_REG_ADDR                                         (0xC0024808)
#define SMC_INBOUND_MAILBOX_12_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_12_STATUS_REG_ADDR                                            (0xC0024810)
#define SMC_INBOUND_MAILBOX_12_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_12_ERROR_FLAGS_REG_ADDR                                       (0xC0024818)
#define SMC_INBOUND_MAILBOX_12_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_12_WIRQT_REG_ADDR                                             (0xC0024820)
#define SMC_INBOUND_MAILBOX_12_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_12_RIRQT_REG_ADDR                                             (0xC0024828)
#define SMC_INBOUND_MAILBOX_12_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_12_IRQS_REG_ADDR                                              (0xC0024830)
#define SMC_INBOUND_MAILBOX_12_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_12_IRQEN_REG_ADDR                                             (0xC0024838)
#define SMC_INBOUND_MAILBOX_12_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_12_IRQP_REG_ADDR                                              (0xC0024840)
#define SMC_INBOUND_MAILBOX_12_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_12_CTRL_REG_ADDR                                              (0xC0024848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_13
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_13_REG_MAP_BASE_ADDR  (0xC0025000)
#define SMC_OUTBOUND_MAILBOX_13_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_13_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_13_WRITE_DATA_REG_ADDR                                       (0xC0025000)
#define SMC_OUTBOUND_MAILBOX_13_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_13_READ_DATA_REG_ADDR                                        (0xC0025008)
#define SMC_OUTBOUND_MAILBOX_13_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_13_STATUS_REG_ADDR                                           (0xC0025010)
#define SMC_OUTBOUND_MAILBOX_13_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_13_ERROR_FLAGS_REG_ADDR                                      (0xC0025018)
#define SMC_OUTBOUND_MAILBOX_13_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_13_WIRQT_REG_ADDR                                            (0xC0025020)
#define SMC_OUTBOUND_MAILBOX_13_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_13_RIRQT_REG_ADDR                                            (0xC0025028)
#define SMC_OUTBOUND_MAILBOX_13_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_13_IRQS_REG_ADDR                                             (0xC0025030)
#define SMC_OUTBOUND_MAILBOX_13_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_13_IRQEN_REG_ADDR                                            (0xC0025038)
#define SMC_OUTBOUND_MAILBOX_13_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_13_IRQP_REG_ADDR                                             (0xC0025040)
#define SMC_OUTBOUND_MAILBOX_13_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_13_CTRL_REG_ADDR                                             (0xC0025048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_13
//==============================================================================


#define SMC_INBOUND_MAILBOX_13_REG_MAP_BASE_ADDR  (0xC0025800)
#define SMC_INBOUND_MAILBOX_13_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_13_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_13_WRITE_DATA_REG_ADDR                                        (0xC0025800)
#define SMC_INBOUND_MAILBOX_13_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_13_READ_DATA_REG_ADDR                                         (0xC0025808)
#define SMC_INBOUND_MAILBOX_13_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_13_STATUS_REG_ADDR                                            (0xC0025810)
#define SMC_INBOUND_MAILBOX_13_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_13_ERROR_FLAGS_REG_ADDR                                       (0xC0025818)
#define SMC_INBOUND_MAILBOX_13_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_13_WIRQT_REG_ADDR                                             (0xC0025820)
#define SMC_INBOUND_MAILBOX_13_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_13_RIRQT_REG_ADDR                                             (0xC0025828)
#define SMC_INBOUND_MAILBOX_13_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_13_IRQS_REG_ADDR                                              (0xC0025830)
#define SMC_INBOUND_MAILBOX_13_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_13_IRQEN_REG_ADDR                                             (0xC0025838)
#define SMC_INBOUND_MAILBOX_13_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_13_IRQP_REG_ADDR                                              (0xC0025840)
#define SMC_INBOUND_MAILBOX_13_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_13_CTRL_REG_ADDR                                              (0xC0025848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_14
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_14_REG_MAP_BASE_ADDR  (0xC0026000)
#define SMC_OUTBOUND_MAILBOX_14_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_14_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_14_WRITE_DATA_REG_ADDR                                       (0xC0026000)
#define SMC_OUTBOUND_MAILBOX_14_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_14_READ_DATA_REG_ADDR                                        (0xC0026008)
#define SMC_OUTBOUND_MAILBOX_14_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_14_STATUS_REG_ADDR                                           (0xC0026010)
#define SMC_OUTBOUND_MAILBOX_14_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_14_ERROR_FLAGS_REG_ADDR                                      (0xC0026018)
#define SMC_OUTBOUND_MAILBOX_14_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_14_WIRQT_REG_ADDR                                            (0xC0026020)
#define SMC_OUTBOUND_MAILBOX_14_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_14_RIRQT_REG_ADDR                                            (0xC0026028)
#define SMC_OUTBOUND_MAILBOX_14_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_14_IRQS_REG_ADDR                                             (0xC0026030)
#define SMC_OUTBOUND_MAILBOX_14_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_14_IRQEN_REG_ADDR                                            (0xC0026038)
#define SMC_OUTBOUND_MAILBOX_14_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_14_IRQP_REG_ADDR                                             (0xC0026040)
#define SMC_OUTBOUND_MAILBOX_14_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_14_CTRL_REG_ADDR                                             (0xC0026048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_14
//==============================================================================


#define SMC_INBOUND_MAILBOX_14_REG_MAP_BASE_ADDR  (0xC0026800)
#define SMC_INBOUND_MAILBOX_14_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_14_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_14_WRITE_DATA_REG_ADDR                                        (0xC0026800)
#define SMC_INBOUND_MAILBOX_14_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_14_READ_DATA_REG_ADDR                                         (0xC0026808)
#define SMC_INBOUND_MAILBOX_14_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_14_STATUS_REG_ADDR                                            (0xC0026810)
#define SMC_INBOUND_MAILBOX_14_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_14_ERROR_FLAGS_REG_ADDR                                       (0xC0026818)
#define SMC_INBOUND_MAILBOX_14_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_14_WIRQT_REG_ADDR                                             (0xC0026820)
#define SMC_INBOUND_MAILBOX_14_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_14_RIRQT_REG_ADDR                                             (0xC0026828)
#define SMC_INBOUND_MAILBOX_14_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_14_IRQS_REG_ADDR                                              (0xC0026830)
#define SMC_INBOUND_MAILBOX_14_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_14_IRQEN_REG_ADDR                                             (0xC0026838)
#define SMC_INBOUND_MAILBOX_14_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_14_IRQP_REG_ADDR                                              (0xC0026840)
#define SMC_INBOUND_MAILBOX_14_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_14_CTRL_REG_ADDR                                              (0xC0026848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_15
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_15_REG_MAP_BASE_ADDR  (0xC0027000)
#define SMC_OUTBOUND_MAILBOX_15_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_15_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_15_WRITE_DATA_REG_ADDR                                       (0xC0027000)
#define SMC_OUTBOUND_MAILBOX_15_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_15_READ_DATA_REG_ADDR                                        (0xC0027008)
#define SMC_OUTBOUND_MAILBOX_15_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_15_STATUS_REG_ADDR                                           (0xC0027010)
#define SMC_OUTBOUND_MAILBOX_15_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_15_ERROR_FLAGS_REG_ADDR                                      (0xC0027018)
#define SMC_OUTBOUND_MAILBOX_15_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_15_WIRQT_REG_ADDR                                            (0xC0027020)
#define SMC_OUTBOUND_MAILBOX_15_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_15_RIRQT_REG_ADDR                                            (0xC0027028)
#define SMC_OUTBOUND_MAILBOX_15_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_15_IRQS_REG_ADDR                                             (0xC0027030)
#define SMC_OUTBOUND_MAILBOX_15_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_15_IRQEN_REG_ADDR                                            (0xC0027038)
#define SMC_OUTBOUND_MAILBOX_15_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_15_IRQP_REG_ADDR                                             (0xC0027040)
#define SMC_OUTBOUND_MAILBOX_15_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_15_CTRL_REG_ADDR                                             (0xC0027048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_15
//==============================================================================


#define SMC_INBOUND_MAILBOX_15_REG_MAP_BASE_ADDR  (0xC0027800)
#define SMC_INBOUND_MAILBOX_15_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_15_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_15_WRITE_DATA_REG_ADDR                                        (0xC0027800)
#define SMC_INBOUND_MAILBOX_15_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_15_READ_DATA_REG_ADDR                                         (0xC0027808)
#define SMC_INBOUND_MAILBOX_15_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_15_STATUS_REG_ADDR                                            (0xC0027810)
#define SMC_INBOUND_MAILBOX_15_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_15_ERROR_FLAGS_REG_ADDR                                       (0xC0027818)
#define SMC_INBOUND_MAILBOX_15_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_15_WIRQT_REG_ADDR                                             (0xC0027820)
#define SMC_INBOUND_MAILBOX_15_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_15_RIRQT_REG_ADDR                                             (0xC0027828)
#define SMC_INBOUND_MAILBOX_15_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_15_IRQS_REG_ADDR                                              (0xC0027830)
#define SMC_INBOUND_MAILBOX_15_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_15_IRQEN_REG_ADDR                                             (0xC0027838)
#define SMC_INBOUND_MAILBOX_15_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_15_IRQP_REG_ADDR                                              (0xC0027840)
#define SMC_INBOUND_MAILBOX_15_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_15_CTRL_REG_ADDR                                              (0xC0027848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_16
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_16_REG_MAP_BASE_ADDR  (0xC0028000)
#define SMC_OUTBOUND_MAILBOX_16_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_16_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_16_WRITE_DATA_REG_ADDR                                       (0xC0028000)
#define SMC_OUTBOUND_MAILBOX_16_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_16_READ_DATA_REG_ADDR                                        (0xC0028008)
#define SMC_OUTBOUND_MAILBOX_16_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_16_STATUS_REG_ADDR                                           (0xC0028010)
#define SMC_OUTBOUND_MAILBOX_16_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_16_ERROR_FLAGS_REG_ADDR                                      (0xC0028018)
#define SMC_OUTBOUND_MAILBOX_16_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_16_WIRQT_REG_ADDR                                            (0xC0028020)
#define SMC_OUTBOUND_MAILBOX_16_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_16_RIRQT_REG_ADDR                                            (0xC0028028)
#define SMC_OUTBOUND_MAILBOX_16_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_16_IRQS_REG_ADDR                                             (0xC0028030)
#define SMC_OUTBOUND_MAILBOX_16_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_16_IRQEN_REG_ADDR                                            (0xC0028038)
#define SMC_OUTBOUND_MAILBOX_16_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_16_IRQP_REG_ADDR                                             (0xC0028040)
#define SMC_OUTBOUND_MAILBOX_16_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_16_CTRL_REG_ADDR                                             (0xC0028048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_16
//==============================================================================


#define SMC_INBOUND_MAILBOX_16_REG_MAP_BASE_ADDR  (0xC0028800)
#define SMC_INBOUND_MAILBOX_16_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_16_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_16_WRITE_DATA_REG_ADDR                                        (0xC0028800)
#define SMC_INBOUND_MAILBOX_16_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_16_READ_DATA_REG_ADDR                                         (0xC0028808)
#define SMC_INBOUND_MAILBOX_16_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_16_STATUS_REG_ADDR                                            (0xC0028810)
#define SMC_INBOUND_MAILBOX_16_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_16_ERROR_FLAGS_REG_ADDR                                       (0xC0028818)
#define SMC_INBOUND_MAILBOX_16_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_16_WIRQT_REG_ADDR                                             (0xC0028820)
#define SMC_INBOUND_MAILBOX_16_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_16_RIRQT_REG_ADDR                                             (0xC0028828)
#define SMC_INBOUND_MAILBOX_16_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_16_IRQS_REG_ADDR                                              (0xC0028830)
#define SMC_INBOUND_MAILBOX_16_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_16_IRQEN_REG_ADDR                                             (0xC0028838)
#define SMC_INBOUND_MAILBOX_16_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_16_IRQP_REG_ADDR                                              (0xC0028840)
#define SMC_INBOUND_MAILBOX_16_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_16_CTRL_REG_ADDR                                              (0xC0028848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_17
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_17_REG_MAP_BASE_ADDR  (0xC0029000)
#define SMC_OUTBOUND_MAILBOX_17_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_17_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_17_WRITE_DATA_REG_ADDR                                       (0xC0029000)
#define SMC_OUTBOUND_MAILBOX_17_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_17_READ_DATA_REG_ADDR                                        (0xC0029008)
#define SMC_OUTBOUND_MAILBOX_17_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_17_STATUS_REG_ADDR                                           (0xC0029010)
#define SMC_OUTBOUND_MAILBOX_17_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_17_ERROR_FLAGS_REG_ADDR                                      (0xC0029018)
#define SMC_OUTBOUND_MAILBOX_17_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_17_WIRQT_REG_ADDR                                            (0xC0029020)
#define SMC_OUTBOUND_MAILBOX_17_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_17_RIRQT_REG_ADDR                                            (0xC0029028)
#define SMC_OUTBOUND_MAILBOX_17_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_17_IRQS_REG_ADDR                                             (0xC0029030)
#define SMC_OUTBOUND_MAILBOX_17_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_17_IRQEN_REG_ADDR                                            (0xC0029038)
#define SMC_OUTBOUND_MAILBOX_17_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_17_IRQP_REG_ADDR                                             (0xC0029040)
#define SMC_OUTBOUND_MAILBOX_17_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_17_CTRL_REG_ADDR                                             (0xC0029048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_17
//==============================================================================


#define SMC_INBOUND_MAILBOX_17_REG_MAP_BASE_ADDR  (0xC0029800)
#define SMC_INBOUND_MAILBOX_17_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_17_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_17_WRITE_DATA_REG_ADDR                                        (0xC0029800)
#define SMC_INBOUND_MAILBOX_17_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_17_READ_DATA_REG_ADDR                                         (0xC0029808)
#define SMC_INBOUND_MAILBOX_17_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_17_STATUS_REG_ADDR                                            (0xC0029810)
#define SMC_INBOUND_MAILBOX_17_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_17_ERROR_FLAGS_REG_ADDR                                       (0xC0029818)
#define SMC_INBOUND_MAILBOX_17_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_17_WIRQT_REG_ADDR                                             (0xC0029820)
#define SMC_INBOUND_MAILBOX_17_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_17_RIRQT_REG_ADDR                                             (0xC0029828)
#define SMC_INBOUND_MAILBOX_17_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_17_IRQS_REG_ADDR                                              (0xC0029830)
#define SMC_INBOUND_MAILBOX_17_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_17_IRQEN_REG_ADDR                                             (0xC0029838)
#define SMC_INBOUND_MAILBOX_17_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_17_IRQP_REG_ADDR                                              (0xC0029840)
#define SMC_INBOUND_MAILBOX_17_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_17_CTRL_REG_ADDR                                              (0xC0029848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_18
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_18_REG_MAP_BASE_ADDR  (0xC002A000)
#define SMC_OUTBOUND_MAILBOX_18_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_18_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_18_WRITE_DATA_REG_ADDR                                       (0xC002A000)
#define SMC_OUTBOUND_MAILBOX_18_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_18_READ_DATA_REG_ADDR                                        (0xC002A008)
#define SMC_OUTBOUND_MAILBOX_18_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_18_STATUS_REG_ADDR                                           (0xC002A010)
#define SMC_OUTBOUND_MAILBOX_18_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_18_ERROR_FLAGS_REG_ADDR                                      (0xC002A018)
#define SMC_OUTBOUND_MAILBOX_18_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_18_WIRQT_REG_ADDR                                            (0xC002A020)
#define SMC_OUTBOUND_MAILBOX_18_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_18_RIRQT_REG_ADDR                                            (0xC002A028)
#define SMC_OUTBOUND_MAILBOX_18_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_18_IRQS_REG_ADDR                                             (0xC002A030)
#define SMC_OUTBOUND_MAILBOX_18_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_18_IRQEN_REG_ADDR                                            (0xC002A038)
#define SMC_OUTBOUND_MAILBOX_18_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_18_IRQP_REG_ADDR                                             (0xC002A040)
#define SMC_OUTBOUND_MAILBOX_18_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_18_CTRL_REG_ADDR                                             (0xC002A048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_18
//==============================================================================


#define SMC_INBOUND_MAILBOX_18_REG_MAP_BASE_ADDR  (0xC002A800)
#define SMC_INBOUND_MAILBOX_18_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_18_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_18_WRITE_DATA_REG_ADDR                                        (0xC002A800)
#define SMC_INBOUND_MAILBOX_18_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_18_READ_DATA_REG_ADDR                                         (0xC002A808)
#define SMC_INBOUND_MAILBOX_18_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_18_STATUS_REG_ADDR                                            (0xC002A810)
#define SMC_INBOUND_MAILBOX_18_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_18_ERROR_FLAGS_REG_ADDR                                       (0xC002A818)
#define SMC_INBOUND_MAILBOX_18_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_18_WIRQT_REG_ADDR                                             (0xC002A820)
#define SMC_INBOUND_MAILBOX_18_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_18_RIRQT_REG_ADDR                                             (0xC002A828)
#define SMC_INBOUND_MAILBOX_18_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_18_IRQS_REG_ADDR                                              (0xC002A830)
#define SMC_INBOUND_MAILBOX_18_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_18_IRQEN_REG_ADDR                                             (0xC002A838)
#define SMC_INBOUND_MAILBOX_18_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_18_IRQP_REG_ADDR                                              (0xC002A840)
#define SMC_INBOUND_MAILBOX_18_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_18_CTRL_REG_ADDR                                              (0xC002A848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_19
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_19_REG_MAP_BASE_ADDR  (0xC002B000)
#define SMC_OUTBOUND_MAILBOX_19_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_19_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_19_WRITE_DATA_REG_ADDR                                       (0xC002B000)
#define SMC_OUTBOUND_MAILBOX_19_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_19_READ_DATA_REG_ADDR                                        (0xC002B008)
#define SMC_OUTBOUND_MAILBOX_19_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_19_STATUS_REG_ADDR                                           (0xC002B010)
#define SMC_OUTBOUND_MAILBOX_19_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_19_ERROR_FLAGS_REG_ADDR                                      (0xC002B018)
#define SMC_OUTBOUND_MAILBOX_19_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_19_WIRQT_REG_ADDR                                            (0xC002B020)
#define SMC_OUTBOUND_MAILBOX_19_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_19_RIRQT_REG_ADDR                                            (0xC002B028)
#define SMC_OUTBOUND_MAILBOX_19_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_19_IRQS_REG_ADDR                                             (0xC002B030)
#define SMC_OUTBOUND_MAILBOX_19_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_19_IRQEN_REG_ADDR                                            (0xC002B038)
#define SMC_OUTBOUND_MAILBOX_19_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_19_IRQP_REG_ADDR                                             (0xC002B040)
#define SMC_OUTBOUND_MAILBOX_19_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_19_CTRL_REG_ADDR                                             (0xC002B048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_19
//==============================================================================


#define SMC_INBOUND_MAILBOX_19_REG_MAP_BASE_ADDR  (0xC002B800)
#define SMC_INBOUND_MAILBOX_19_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_19_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_19_WRITE_DATA_REG_ADDR                                        (0xC002B800)
#define SMC_INBOUND_MAILBOX_19_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_19_READ_DATA_REG_ADDR                                         (0xC002B808)
#define SMC_INBOUND_MAILBOX_19_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_19_STATUS_REG_ADDR                                            (0xC002B810)
#define SMC_INBOUND_MAILBOX_19_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_19_ERROR_FLAGS_REG_ADDR                                       (0xC002B818)
#define SMC_INBOUND_MAILBOX_19_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_19_WIRQT_REG_ADDR                                             (0xC002B820)
#define SMC_INBOUND_MAILBOX_19_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_19_RIRQT_REG_ADDR                                             (0xC002B828)
#define SMC_INBOUND_MAILBOX_19_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_19_IRQS_REG_ADDR                                              (0xC002B830)
#define SMC_INBOUND_MAILBOX_19_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_19_IRQEN_REG_ADDR                                             (0xC002B838)
#define SMC_INBOUND_MAILBOX_19_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_19_IRQP_REG_ADDR                                              (0xC002B840)
#define SMC_INBOUND_MAILBOX_19_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_19_CTRL_REG_ADDR                                              (0xC002B848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_20
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_20_REG_MAP_BASE_ADDR  (0xC002C000)
#define SMC_OUTBOUND_MAILBOX_20_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_20_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_20_WRITE_DATA_REG_ADDR                                       (0xC002C000)
#define SMC_OUTBOUND_MAILBOX_20_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_20_READ_DATA_REG_ADDR                                        (0xC002C008)
#define SMC_OUTBOUND_MAILBOX_20_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_20_STATUS_REG_ADDR                                           (0xC002C010)
#define SMC_OUTBOUND_MAILBOX_20_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_20_ERROR_FLAGS_REG_ADDR                                      (0xC002C018)
#define SMC_OUTBOUND_MAILBOX_20_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_20_WIRQT_REG_ADDR                                            (0xC002C020)
#define SMC_OUTBOUND_MAILBOX_20_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_20_RIRQT_REG_ADDR                                            (0xC002C028)
#define SMC_OUTBOUND_MAILBOX_20_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_20_IRQS_REG_ADDR                                             (0xC002C030)
#define SMC_OUTBOUND_MAILBOX_20_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_20_IRQEN_REG_ADDR                                            (0xC002C038)
#define SMC_OUTBOUND_MAILBOX_20_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_20_IRQP_REG_ADDR                                             (0xC002C040)
#define SMC_OUTBOUND_MAILBOX_20_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_20_CTRL_REG_ADDR                                             (0xC002C048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_20
//==============================================================================


#define SMC_INBOUND_MAILBOX_20_REG_MAP_BASE_ADDR  (0xC002C800)
#define SMC_INBOUND_MAILBOX_20_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_20_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_20_WRITE_DATA_REG_ADDR                                        (0xC002C800)
#define SMC_INBOUND_MAILBOX_20_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_20_READ_DATA_REG_ADDR                                         (0xC002C808)
#define SMC_INBOUND_MAILBOX_20_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_20_STATUS_REG_ADDR                                            (0xC002C810)
#define SMC_INBOUND_MAILBOX_20_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_20_ERROR_FLAGS_REG_ADDR                                       (0xC002C818)
#define SMC_INBOUND_MAILBOX_20_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_20_WIRQT_REG_ADDR                                             (0xC002C820)
#define SMC_INBOUND_MAILBOX_20_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_20_RIRQT_REG_ADDR                                             (0xC002C828)
#define SMC_INBOUND_MAILBOX_20_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_20_IRQS_REG_ADDR                                              (0xC002C830)
#define SMC_INBOUND_MAILBOX_20_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_20_IRQEN_REG_ADDR                                             (0xC002C838)
#define SMC_INBOUND_MAILBOX_20_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_20_IRQP_REG_ADDR                                              (0xC002C840)
#define SMC_INBOUND_MAILBOX_20_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_20_CTRL_REG_ADDR                                              (0xC002C848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_21
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_21_REG_MAP_BASE_ADDR  (0xC002D000)
#define SMC_OUTBOUND_MAILBOX_21_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_21_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_21_WRITE_DATA_REG_ADDR                                       (0xC002D000)
#define SMC_OUTBOUND_MAILBOX_21_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_21_READ_DATA_REG_ADDR                                        (0xC002D008)
#define SMC_OUTBOUND_MAILBOX_21_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_21_STATUS_REG_ADDR                                           (0xC002D010)
#define SMC_OUTBOUND_MAILBOX_21_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_21_ERROR_FLAGS_REG_ADDR                                      (0xC002D018)
#define SMC_OUTBOUND_MAILBOX_21_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_21_WIRQT_REG_ADDR                                            (0xC002D020)
#define SMC_OUTBOUND_MAILBOX_21_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_21_RIRQT_REG_ADDR                                            (0xC002D028)
#define SMC_OUTBOUND_MAILBOX_21_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_21_IRQS_REG_ADDR                                             (0xC002D030)
#define SMC_OUTBOUND_MAILBOX_21_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_21_IRQEN_REG_ADDR                                            (0xC002D038)
#define SMC_OUTBOUND_MAILBOX_21_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_21_IRQP_REG_ADDR                                             (0xC002D040)
#define SMC_OUTBOUND_MAILBOX_21_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_21_CTRL_REG_ADDR                                             (0xC002D048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_21
//==============================================================================


#define SMC_INBOUND_MAILBOX_21_REG_MAP_BASE_ADDR  (0xC002D800)
#define SMC_INBOUND_MAILBOX_21_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_21_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_21_WRITE_DATA_REG_ADDR                                        (0xC002D800)
#define SMC_INBOUND_MAILBOX_21_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_21_READ_DATA_REG_ADDR                                         (0xC002D808)
#define SMC_INBOUND_MAILBOX_21_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_21_STATUS_REG_ADDR                                            (0xC002D810)
#define SMC_INBOUND_MAILBOX_21_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_21_ERROR_FLAGS_REG_ADDR                                       (0xC002D818)
#define SMC_INBOUND_MAILBOX_21_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_21_WIRQT_REG_ADDR                                             (0xC002D820)
#define SMC_INBOUND_MAILBOX_21_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_21_RIRQT_REG_ADDR                                             (0xC002D828)
#define SMC_INBOUND_MAILBOX_21_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_21_IRQS_REG_ADDR                                              (0xC002D830)
#define SMC_INBOUND_MAILBOX_21_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_21_IRQEN_REG_ADDR                                             (0xC002D838)
#define SMC_INBOUND_MAILBOX_21_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_21_IRQP_REG_ADDR                                              (0xC002D840)
#define SMC_INBOUND_MAILBOX_21_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_21_CTRL_REG_ADDR                                              (0xC002D848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_22
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_22_REG_MAP_BASE_ADDR  (0xC002E000)
#define SMC_OUTBOUND_MAILBOX_22_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_22_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_22_WRITE_DATA_REG_ADDR                                       (0xC002E000)
#define SMC_OUTBOUND_MAILBOX_22_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_22_READ_DATA_REG_ADDR                                        (0xC002E008)
#define SMC_OUTBOUND_MAILBOX_22_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_22_STATUS_REG_ADDR                                           (0xC002E010)
#define SMC_OUTBOUND_MAILBOX_22_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_22_ERROR_FLAGS_REG_ADDR                                      (0xC002E018)
#define SMC_OUTBOUND_MAILBOX_22_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_22_WIRQT_REG_ADDR                                            (0xC002E020)
#define SMC_OUTBOUND_MAILBOX_22_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_22_RIRQT_REG_ADDR                                            (0xC002E028)
#define SMC_OUTBOUND_MAILBOX_22_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_22_IRQS_REG_ADDR                                             (0xC002E030)
#define SMC_OUTBOUND_MAILBOX_22_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_22_IRQEN_REG_ADDR                                            (0xC002E038)
#define SMC_OUTBOUND_MAILBOX_22_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_22_IRQP_REG_ADDR                                             (0xC002E040)
#define SMC_OUTBOUND_MAILBOX_22_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_22_CTRL_REG_ADDR                                             (0xC002E048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_22
//==============================================================================


#define SMC_INBOUND_MAILBOX_22_REG_MAP_BASE_ADDR  (0xC002E800)
#define SMC_INBOUND_MAILBOX_22_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_22_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_22_WRITE_DATA_REG_ADDR                                        (0xC002E800)
#define SMC_INBOUND_MAILBOX_22_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_22_READ_DATA_REG_ADDR                                         (0xC002E808)
#define SMC_INBOUND_MAILBOX_22_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_22_STATUS_REG_ADDR                                            (0xC002E810)
#define SMC_INBOUND_MAILBOX_22_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_22_ERROR_FLAGS_REG_ADDR                                       (0xC002E818)
#define SMC_INBOUND_MAILBOX_22_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_22_WIRQT_REG_ADDR                                             (0xC002E820)
#define SMC_INBOUND_MAILBOX_22_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_22_RIRQT_REG_ADDR                                             (0xC002E828)
#define SMC_INBOUND_MAILBOX_22_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_22_IRQS_REG_ADDR                                              (0xC002E830)
#define SMC_INBOUND_MAILBOX_22_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_22_IRQEN_REG_ADDR                                             (0xC002E838)
#define SMC_INBOUND_MAILBOX_22_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_22_IRQP_REG_ADDR                                              (0xC002E840)
#define SMC_INBOUND_MAILBOX_22_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_22_CTRL_REG_ADDR                                              (0xC002E848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_23
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_23_REG_MAP_BASE_ADDR  (0xC002F000)
#define SMC_OUTBOUND_MAILBOX_23_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_23_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_23_WRITE_DATA_REG_ADDR                                       (0xC002F000)
#define SMC_OUTBOUND_MAILBOX_23_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_23_READ_DATA_REG_ADDR                                        (0xC002F008)
#define SMC_OUTBOUND_MAILBOX_23_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_23_STATUS_REG_ADDR                                           (0xC002F010)
#define SMC_OUTBOUND_MAILBOX_23_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_23_ERROR_FLAGS_REG_ADDR                                      (0xC002F018)
#define SMC_OUTBOUND_MAILBOX_23_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_23_WIRQT_REG_ADDR                                            (0xC002F020)
#define SMC_OUTBOUND_MAILBOX_23_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_23_RIRQT_REG_ADDR                                            (0xC002F028)
#define SMC_OUTBOUND_MAILBOX_23_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_23_IRQS_REG_ADDR                                             (0xC002F030)
#define SMC_OUTBOUND_MAILBOX_23_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_23_IRQEN_REG_ADDR                                            (0xC002F038)
#define SMC_OUTBOUND_MAILBOX_23_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_23_IRQP_REG_ADDR                                             (0xC002F040)
#define SMC_OUTBOUND_MAILBOX_23_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_23_CTRL_REG_ADDR                                             (0xC002F048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_23
//==============================================================================


#define SMC_INBOUND_MAILBOX_23_REG_MAP_BASE_ADDR  (0xC002F800)
#define SMC_INBOUND_MAILBOX_23_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_23_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_23_WRITE_DATA_REG_ADDR                                        (0xC002F800)
#define SMC_INBOUND_MAILBOX_23_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_23_READ_DATA_REG_ADDR                                         (0xC002F808)
#define SMC_INBOUND_MAILBOX_23_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_23_STATUS_REG_ADDR                                            (0xC002F810)
#define SMC_INBOUND_MAILBOX_23_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_23_ERROR_FLAGS_REG_ADDR                                       (0xC002F818)
#define SMC_INBOUND_MAILBOX_23_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_23_WIRQT_REG_ADDR                                             (0xC002F820)
#define SMC_INBOUND_MAILBOX_23_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_23_RIRQT_REG_ADDR                                             (0xC002F828)
#define SMC_INBOUND_MAILBOX_23_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_23_IRQS_REG_ADDR                                              (0xC002F830)
#define SMC_INBOUND_MAILBOX_23_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_23_IRQEN_REG_ADDR                                             (0xC002F838)
#define SMC_INBOUND_MAILBOX_23_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_23_IRQP_REG_ADDR                                              (0xC002F840)
#define SMC_INBOUND_MAILBOX_23_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_23_CTRL_REG_ADDR                                              (0xC002F848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_24
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_24_REG_MAP_BASE_ADDR  (0xC0030000)
#define SMC_OUTBOUND_MAILBOX_24_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_24_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_24_WRITE_DATA_REG_ADDR                                       (0xC0030000)
#define SMC_OUTBOUND_MAILBOX_24_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_24_READ_DATA_REG_ADDR                                        (0xC0030008)
#define SMC_OUTBOUND_MAILBOX_24_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_24_STATUS_REG_ADDR                                           (0xC0030010)
#define SMC_OUTBOUND_MAILBOX_24_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_24_ERROR_FLAGS_REG_ADDR                                      (0xC0030018)
#define SMC_OUTBOUND_MAILBOX_24_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_24_WIRQT_REG_ADDR                                            (0xC0030020)
#define SMC_OUTBOUND_MAILBOX_24_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_24_RIRQT_REG_ADDR                                            (0xC0030028)
#define SMC_OUTBOUND_MAILBOX_24_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_24_IRQS_REG_ADDR                                             (0xC0030030)
#define SMC_OUTBOUND_MAILBOX_24_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_24_IRQEN_REG_ADDR                                            (0xC0030038)
#define SMC_OUTBOUND_MAILBOX_24_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_24_IRQP_REG_ADDR                                             (0xC0030040)
#define SMC_OUTBOUND_MAILBOX_24_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_24_CTRL_REG_ADDR                                             (0xC0030048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_24
//==============================================================================


#define SMC_INBOUND_MAILBOX_24_REG_MAP_BASE_ADDR  (0xC0030800)
#define SMC_INBOUND_MAILBOX_24_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_24_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_24_WRITE_DATA_REG_ADDR                                        (0xC0030800)
#define SMC_INBOUND_MAILBOX_24_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_24_READ_DATA_REG_ADDR                                         (0xC0030808)
#define SMC_INBOUND_MAILBOX_24_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_24_STATUS_REG_ADDR                                            (0xC0030810)
#define SMC_INBOUND_MAILBOX_24_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_24_ERROR_FLAGS_REG_ADDR                                       (0xC0030818)
#define SMC_INBOUND_MAILBOX_24_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_24_WIRQT_REG_ADDR                                             (0xC0030820)
#define SMC_INBOUND_MAILBOX_24_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_24_RIRQT_REG_ADDR                                             (0xC0030828)
#define SMC_INBOUND_MAILBOX_24_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_24_IRQS_REG_ADDR                                              (0xC0030830)
#define SMC_INBOUND_MAILBOX_24_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_24_IRQEN_REG_ADDR                                             (0xC0030838)
#define SMC_INBOUND_MAILBOX_24_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_24_IRQP_REG_ADDR                                              (0xC0030840)
#define SMC_INBOUND_MAILBOX_24_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_24_CTRL_REG_ADDR                                              (0xC0030848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_25
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_25_REG_MAP_BASE_ADDR  (0xC0031000)
#define SMC_OUTBOUND_MAILBOX_25_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_25_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_25_WRITE_DATA_REG_ADDR                                       (0xC0031000)
#define SMC_OUTBOUND_MAILBOX_25_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_25_READ_DATA_REG_ADDR                                        (0xC0031008)
#define SMC_OUTBOUND_MAILBOX_25_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_25_STATUS_REG_ADDR                                           (0xC0031010)
#define SMC_OUTBOUND_MAILBOX_25_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_25_ERROR_FLAGS_REG_ADDR                                      (0xC0031018)
#define SMC_OUTBOUND_MAILBOX_25_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_25_WIRQT_REG_ADDR                                            (0xC0031020)
#define SMC_OUTBOUND_MAILBOX_25_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_25_RIRQT_REG_ADDR                                            (0xC0031028)
#define SMC_OUTBOUND_MAILBOX_25_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_25_IRQS_REG_ADDR                                             (0xC0031030)
#define SMC_OUTBOUND_MAILBOX_25_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_25_IRQEN_REG_ADDR                                            (0xC0031038)
#define SMC_OUTBOUND_MAILBOX_25_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_25_IRQP_REG_ADDR                                             (0xC0031040)
#define SMC_OUTBOUND_MAILBOX_25_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_25_CTRL_REG_ADDR                                             (0xC0031048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_25
//==============================================================================


#define SMC_INBOUND_MAILBOX_25_REG_MAP_BASE_ADDR  (0xC0031800)
#define SMC_INBOUND_MAILBOX_25_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_25_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_25_WRITE_DATA_REG_ADDR                                        (0xC0031800)
#define SMC_INBOUND_MAILBOX_25_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_25_READ_DATA_REG_ADDR                                         (0xC0031808)
#define SMC_INBOUND_MAILBOX_25_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_25_STATUS_REG_ADDR                                            (0xC0031810)
#define SMC_INBOUND_MAILBOX_25_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_25_ERROR_FLAGS_REG_ADDR                                       (0xC0031818)
#define SMC_INBOUND_MAILBOX_25_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_25_WIRQT_REG_ADDR                                             (0xC0031820)
#define SMC_INBOUND_MAILBOX_25_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_25_RIRQT_REG_ADDR                                             (0xC0031828)
#define SMC_INBOUND_MAILBOX_25_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_25_IRQS_REG_ADDR                                              (0xC0031830)
#define SMC_INBOUND_MAILBOX_25_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_25_IRQEN_REG_ADDR                                             (0xC0031838)
#define SMC_INBOUND_MAILBOX_25_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_25_IRQP_REG_ADDR                                              (0xC0031840)
#define SMC_INBOUND_MAILBOX_25_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_25_CTRL_REG_ADDR                                              (0xC0031848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_26
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_26_REG_MAP_BASE_ADDR  (0xC0032000)
#define SMC_OUTBOUND_MAILBOX_26_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_26_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_26_WRITE_DATA_REG_ADDR                                       (0xC0032000)
#define SMC_OUTBOUND_MAILBOX_26_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_26_READ_DATA_REG_ADDR                                        (0xC0032008)
#define SMC_OUTBOUND_MAILBOX_26_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_26_STATUS_REG_ADDR                                           (0xC0032010)
#define SMC_OUTBOUND_MAILBOX_26_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_26_ERROR_FLAGS_REG_ADDR                                      (0xC0032018)
#define SMC_OUTBOUND_MAILBOX_26_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_26_WIRQT_REG_ADDR                                            (0xC0032020)
#define SMC_OUTBOUND_MAILBOX_26_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_26_RIRQT_REG_ADDR                                            (0xC0032028)
#define SMC_OUTBOUND_MAILBOX_26_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_26_IRQS_REG_ADDR                                             (0xC0032030)
#define SMC_OUTBOUND_MAILBOX_26_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_26_IRQEN_REG_ADDR                                            (0xC0032038)
#define SMC_OUTBOUND_MAILBOX_26_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_26_IRQP_REG_ADDR                                             (0xC0032040)
#define SMC_OUTBOUND_MAILBOX_26_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_26_CTRL_REG_ADDR                                             (0xC0032048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_26
//==============================================================================


#define SMC_INBOUND_MAILBOX_26_REG_MAP_BASE_ADDR  (0xC0032800)
#define SMC_INBOUND_MAILBOX_26_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_26_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_26_WRITE_DATA_REG_ADDR                                        (0xC0032800)
#define SMC_INBOUND_MAILBOX_26_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_26_READ_DATA_REG_ADDR                                         (0xC0032808)
#define SMC_INBOUND_MAILBOX_26_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_26_STATUS_REG_ADDR                                            (0xC0032810)
#define SMC_INBOUND_MAILBOX_26_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_26_ERROR_FLAGS_REG_ADDR                                       (0xC0032818)
#define SMC_INBOUND_MAILBOX_26_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_26_WIRQT_REG_ADDR                                             (0xC0032820)
#define SMC_INBOUND_MAILBOX_26_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_26_RIRQT_REG_ADDR                                             (0xC0032828)
#define SMC_INBOUND_MAILBOX_26_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_26_IRQS_REG_ADDR                                              (0xC0032830)
#define SMC_INBOUND_MAILBOX_26_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_26_IRQEN_REG_ADDR                                             (0xC0032838)
#define SMC_INBOUND_MAILBOX_26_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_26_IRQP_REG_ADDR                                              (0xC0032840)
#define SMC_INBOUND_MAILBOX_26_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_26_CTRL_REG_ADDR                                              (0xC0032848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_27
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_27_REG_MAP_BASE_ADDR  (0xC0033000)
#define SMC_OUTBOUND_MAILBOX_27_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_27_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_27_WRITE_DATA_REG_ADDR                                       (0xC0033000)
#define SMC_OUTBOUND_MAILBOX_27_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_27_READ_DATA_REG_ADDR                                        (0xC0033008)
#define SMC_OUTBOUND_MAILBOX_27_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_27_STATUS_REG_ADDR                                           (0xC0033010)
#define SMC_OUTBOUND_MAILBOX_27_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_27_ERROR_FLAGS_REG_ADDR                                      (0xC0033018)
#define SMC_OUTBOUND_MAILBOX_27_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_27_WIRQT_REG_ADDR                                            (0xC0033020)
#define SMC_OUTBOUND_MAILBOX_27_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_27_RIRQT_REG_ADDR                                            (0xC0033028)
#define SMC_OUTBOUND_MAILBOX_27_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_27_IRQS_REG_ADDR                                             (0xC0033030)
#define SMC_OUTBOUND_MAILBOX_27_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_27_IRQEN_REG_ADDR                                            (0xC0033038)
#define SMC_OUTBOUND_MAILBOX_27_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_27_IRQP_REG_ADDR                                             (0xC0033040)
#define SMC_OUTBOUND_MAILBOX_27_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_27_CTRL_REG_ADDR                                             (0xC0033048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_27
//==============================================================================


#define SMC_INBOUND_MAILBOX_27_REG_MAP_BASE_ADDR  (0xC0033800)
#define SMC_INBOUND_MAILBOX_27_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_27_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_27_WRITE_DATA_REG_ADDR                                        (0xC0033800)
#define SMC_INBOUND_MAILBOX_27_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_27_READ_DATA_REG_ADDR                                         (0xC0033808)
#define SMC_INBOUND_MAILBOX_27_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_27_STATUS_REG_ADDR                                            (0xC0033810)
#define SMC_INBOUND_MAILBOX_27_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_27_ERROR_FLAGS_REG_ADDR                                       (0xC0033818)
#define SMC_INBOUND_MAILBOX_27_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_27_WIRQT_REG_ADDR                                             (0xC0033820)
#define SMC_INBOUND_MAILBOX_27_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_27_RIRQT_REG_ADDR                                             (0xC0033828)
#define SMC_INBOUND_MAILBOX_27_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_27_IRQS_REG_ADDR                                              (0xC0033830)
#define SMC_INBOUND_MAILBOX_27_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_27_IRQEN_REG_ADDR                                             (0xC0033838)
#define SMC_INBOUND_MAILBOX_27_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_27_IRQP_REG_ADDR                                              (0xC0033840)
#define SMC_INBOUND_MAILBOX_27_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_27_CTRL_REG_ADDR                                              (0xC0033848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_28
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_28_REG_MAP_BASE_ADDR  (0xC0034000)
#define SMC_OUTBOUND_MAILBOX_28_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_28_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_28_WRITE_DATA_REG_ADDR                                       (0xC0034000)
#define SMC_OUTBOUND_MAILBOX_28_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_28_READ_DATA_REG_ADDR                                        (0xC0034008)
#define SMC_OUTBOUND_MAILBOX_28_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_28_STATUS_REG_ADDR                                           (0xC0034010)
#define SMC_OUTBOUND_MAILBOX_28_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_28_ERROR_FLAGS_REG_ADDR                                      (0xC0034018)
#define SMC_OUTBOUND_MAILBOX_28_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_28_WIRQT_REG_ADDR                                            (0xC0034020)
#define SMC_OUTBOUND_MAILBOX_28_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_28_RIRQT_REG_ADDR                                            (0xC0034028)
#define SMC_OUTBOUND_MAILBOX_28_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_28_IRQS_REG_ADDR                                             (0xC0034030)
#define SMC_OUTBOUND_MAILBOX_28_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_28_IRQEN_REG_ADDR                                            (0xC0034038)
#define SMC_OUTBOUND_MAILBOX_28_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_28_IRQP_REG_ADDR                                             (0xC0034040)
#define SMC_OUTBOUND_MAILBOX_28_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_28_CTRL_REG_ADDR                                             (0xC0034048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_28
//==============================================================================


#define SMC_INBOUND_MAILBOX_28_REG_MAP_BASE_ADDR  (0xC0034800)
#define SMC_INBOUND_MAILBOX_28_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_28_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_28_WRITE_DATA_REG_ADDR                                        (0xC0034800)
#define SMC_INBOUND_MAILBOX_28_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_28_READ_DATA_REG_ADDR                                         (0xC0034808)
#define SMC_INBOUND_MAILBOX_28_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_28_STATUS_REG_ADDR                                            (0xC0034810)
#define SMC_INBOUND_MAILBOX_28_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_28_ERROR_FLAGS_REG_ADDR                                       (0xC0034818)
#define SMC_INBOUND_MAILBOX_28_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_28_WIRQT_REG_ADDR                                             (0xC0034820)
#define SMC_INBOUND_MAILBOX_28_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_28_RIRQT_REG_ADDR                                             (0xC0034828)
#define SMC_INBOUND_MAILBOX_28_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_28_IRQS_REG_ADDR                                              (0xC0034830)
#define SMC_INBOUND_MAILBOX_28_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_28_IRQEN_REG_ADDR                                             (0xC0034838)
#define SMC_INBOUND_MAILBOX_28_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_28_IRQP_REG_ADDR                                              (0xC0034840)
#define SMC_INBOUND_MAILBOX_28_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_28_CTRL_REG_ADDR                                              (0xC0034848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_29
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_29_REG_MAP_BASE_ADDR  (0xC0035000)
#define SMC_OUTBOUND_MAILBOX_29_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_29_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_29_WRITE_DATA_REG_ADDR                                       (0xC0035000)
#define SMC_OUTBOUND_MAILBOX_29_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_29_READ_DATA_REG_ADDR                                        (0xC0035008)
#define SMC_OUTBOUND_MAILBOX_29_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_29_STATUS_REG_ADDR                                           (0xC0035010)
#define SMC_OUTBOUND_MAILBOX_29_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_29_ERROR_FLAGS_REG_ADDR                                      (0xC0035018)
#define SMC_OUTBOUND_MAILBOX_29_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_29_WIRQT_REG_ADDR                                            (0xC0035020)
#define SMC_OUTBOUND_MAILBOX_29_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_29_RIRQT_REG_ADDR                                            (0xC0035028)
#define SMC_OUTBOUND_MAILBOX_29_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_29_IRQS_REG_ADDR                                             (0xC0035030)
#define SMC_OUTBOUND_MAILBOX_29_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_29_IRQEN_REG_ADDR                                            (0xC0035038)
#define SMC_OUTBOUND_MAILBOX_29_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_29_IRQP_REG_ADDR                                             (0xC0035040)
#define SMC_OUTBOUND_MAILBOX_29_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_29_CTRL_REG_ADDR                                             (0xC0035048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_29
//==============================================================================


#define SMC_INBOUND_MAILBOX_29_REG_MAP_BASE_ADDR  (0xC0035800)
#define SMC_INBOUND_MAILBOX_29_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_29_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_29_WRITE_DATA_REG_ADDR                                        (0xC0035800)
#define SMC_INBOUND_MAILBOX_29_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_29_READ_DATA_REG_ADDR                                         (0xC0035808)
#define SMC_INBOUND_MAILBOX_29_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_29_STATUS_REG_ADDR                                            (0xC0035810)
#define SMC_INBOUND_MAILBOX_29_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_29_ERROR_FLAGS_REG_ADDR                                       (0xC0035818)
#define SMC_INBOUND_MAILBOX_29_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_29_WIRQT_REG_ADDR                                             (0xC0035820)
#define SMC_INBOUND_MAILBOX_29_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_29_RIRQT_REG_ADDR                                             (0xC0035828)
#define SMC_INBOUND_MAILBOX_29_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_29_IRQS_REG_ADDR                                              (0xC0035830)
#define SMC_INBOUND_MAILBOX_29_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_29_IRQEN_REG_ADDR                                             (0xC0035838)
#define SMC_INBOUND_MAILBOX_29_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_29_IRQP_REG_ADDR                                              (0xC0035840)
#define SMC_INBOUND_MAILBOX_29_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_29_CTRL_REG_ADDR                                              (0xC0035848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_30
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_30_REG_MAP_BASE_ADDR  (0xC0036000)
#define SMC_OUTBOUND_MAILBOX_30_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_30_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_30_WRITE_DATA_REG_ADDR                                       (0xC0036000)
#define SMC_OUTBOUND_MAILBOX_30_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_30_READ_DATA_REG_ADDR                                        (0xC0036008)
#define SMC_OUTBOUND_MAILBOX_30_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_30_STATUS_REG_ADDR                                           (0xC0036010)
#define SMC_OUTBOUND_MAILBOX_30_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_30_ERROR_FLAGS_REG_ADDR                                      (0xC0036018)
#define SMC_OUTBOUND_MAILBOX_30_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_30_WIRQT_REG_ADDR                                            (0xC0036020)
#define SMC_OUTBOUND_MAILBOX_30_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_30_RIRQT_REG_ADDR                                            (0xC0036028)
#define SMC_OUTBOUND_MAILBOX_30_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_30_IRQS_REG_ADDR                                             (0xC0036030)
#define SMC_OUTBOUND_MAILBOX_30_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_30_IRQEN_REG_ADDR                                            (0xC0036038)
#define SMC_OUTBOUND_MAILBOX_30_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_30_IRQP_REG_ADDR                                             (0xC0036040)
#define SMC_OUTBOUND_MAILBOX_30_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_30_CTRL_REG_ADDR                                             (0xC0036048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_30
//==============================================================================


#define SMC_INBOUND_MAILBOX_30_REG_MAP_BASE_ADDR  (0xC0036800)
#define SMC_INBOUND_MAILBOX_30_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_30_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_30_WRITE_DATA_REG_ADDR                                        (0xC0036800)
#define SMC_INBOUND_MAILBOX_30_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_30_READ_DATA_REG_ADDR                                         (0xC0036808)
#define SMC_INBOUND_MAILBOX_30_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_30_STATUS_REG_ADDR                                            (0xC0036810)
#define SMC_INBOUND_MAILBOX_30_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_30_ERROR_FLAGS_REG_ADDR                                       (0xC0036818)
#define SMC_INBOUND_MAILBOX_30_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_30_WIRQT_REG_ADDR                                             (0xC0036820)
#define SMC_INBOUND_MAILBOX_30_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_30_RIRQT_REG_ADDR                                             (0xC0036828)
#define SMC_INBOUND_MAILBOX_30_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_30_IRQS_REG_ADDR                                              (0xC0036830)
#define SMC_INBOUND_MAILBOX_30_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_30_IRQEN_REG_ADDR                                             (0xC0036838)
#define SMC_INBOUND_MAILBOX_30_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_30_IRQP_REG_ADDR                                              (0xC0036840)
#define SMC_INBOUND_MAILBOX_30_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_30_CTRL_REG_ADDR                                              (0xC0036848)


//==============================================================================
// Addresses for Address Map: smc_outbound_mailbox_31
//==============================================================================


#define SMC_OUTBOUND_MAILBOX_31_REG_MAP_BASE_ADDR  (0xC0037000)
#define SMC_OUTBOUND_MAILBOX_31_REG_MAP_SIZE       (0x00000050)

#define SMC_OUTBOUND_MAILBOX_31_WRITE_DATA_REG_OFFSET                                     (0x00000000)
#define SMC_OUTBOUND_MAILBOX_31_WRITE_DATA_REG_ADDR                                       (0xC0037000)
#define SMC_OUTBOUND_MAILBOX_31_READ_DATA_REG_OFFSET                                      (0x00000008)
#define SMC_OUTBOUND_MAILBOX_31_READ_DATA_REG_ADDR                                        (0xC0037008)
#define SMC_OUTBOUND_MAILBOX_31_STATUS_REG_OFFSET                                         (0x00000010)
#define SMC_OUTBOUND_MAILBOX_31_STATUS_REG_ADDR                                           (0xC0037010)
#define SMC_OUTBOUND_MAILBOX_31_ERROR_FLAGS_REG_OFFSET                                    (0x00000018)
#define SMC_OUTBOUND_MAILBOX_31_ERROR_FLAGS_REG_ADDR                                      (0xC0037018)
#define SMC_OUTBOUND_MAILBOX_31_WIRQT_REG_OFFSET                                          (0x00000020)
#define SMC_OUTBOUND_MAILBOX_31_WIRQT_REG_ADDR                                            (0xC0037020)
#define SMC_OUTBOUND_MAILBOX_31_RIRQT_REG_OFFSET                                          (0x00000028)
#define SMC_OUTBOUND_MAILBOX_31_RIRQT_REG_ADDR                                            (0xC0037028)
#define SMC_OUTBOUND_MAILBOX_31_IRQS_REG_OFFSET                                           (0x00000030)
#define SMC_OUTBOUND_MAILBOX_31_IRQS_REG_ADDR                                             (0xC0037030)
#define SMC_OUTBOUND_MAILBOX_31_IRQEN_REG_OFFSET                                          (0x00000038)
#define SMC_OUTBOUND_MAILBOX_31_IRQEN_REG_ADDR                                            (0xC0037038)
#define SMC_OUTBOUND_MAILBOX_31_IRQP_REG_OFFSET                                           (0x00000040)
#define SMC_OUTBOUND_MAILBOX_31_IRQP_REG_ADDR                                             (0xC0037040)
#define SMC_OUTBOUND_MAILBOX_31_CTRL_REG_OFFSET                                           (0x00000048)
#define SMC_OUTBOUND_MAILBOX_31_CTRL_REG_ADDR                                             (0xC0037048)


//==============================================================================
// Addresses for Address Map: smc_inbound_mailbox_31
//==============================================================================


#define SMC_INBOUND_MAILBOX_31_REG_MAP_BASE_ADDR  (0xC0037800)
#define SMC_INBOUND_MAILBOX_31_REG_MAP_SIZE       (0x00000050)

#define SMC_INBOUND_MAILBOX_31_WRITE_DATA_REG_OFFSET                                      (0x00000000)
#define SMC_INBOUND_MAILBOX_31_WRITE_DATA_REG_ADDR                                        (0xC0037800)
#define SMC_INBOUND_MAILBOX_31_READ_DATA_REG_OFFSET                                       (0x00000008)
#define SMC_INBOUND_MAILBOX_31_READ_DATA_REG_ADDR                                         (0xC0037808)
#define SMC_INBOUND_MAILBOX_31_STATUS_REG_OFFSET                                          (0x00000010)
#define SMC_INBOUND_MAILBOX_31_STATUS_REG_ADDR                                            (0xC0037810)
#define SMC_INBOUND_MAILBOX_31_ERROR_FLAGS_REG_OFFSET                                     (0x00000018)
#define SMC_INBOUND_MAILBOX_31_ERROR_FLAGS_REG_ADDR                                       (0xC0037818)
#define SMC_INBOUND_MAILBOX_31_WIRQT_REG_OFFSET                                           (0x00000020)
#define SMC_INBOUND_MAILBOX_31_WIRQT_REG_ADDR                                             (0xC0037820)
#define SMC_INBOUND_MAILBOX_31_RIRQT_REG_OFFSET                                           (0x00000028)
#define SMC_INBOUND_MAILBOX_31_RIRQT_REG_ADDR                                             (0xC0037828)
#define SMC_INBOUND_MAILBOX_31_IRQS_REG_OFFSET                                            (0x00000030)
#define SMC_INBOUND_MAILBOX_31_IRQS_REG_ADDR                                              (0xC0037830)
#define SMC_INBOUND_MAILBOX_31_IRQEN_REG_OFFSET                                           (0x00000038)
#define SMC_INBOUND_MAILBOX_31_IRQEN_REG_ADDR                                             (0xC0037838)
#define SMC_INBOUND_MAILBOX_31_IRQP_REG_OFFSET                                            (0x00000040)
#define SMC_INBOUND_MAILBOX_31_IRQP_REG_ADDR                                              (0xC0037840)
#define SMC_INBOUND_MAILBOX_31_CTRL_REG_OFFSET                                            (0x00000048)
#define SMC_INBOUND_MAILBOX_31_CTRL_REG_ADDR                                              (0xC0037848)


//==============================================================================
// Addresses for Address Map: axi_data_accel
//==============================================================================


#define AXI_DATA_ACCEL_REG_MAP_BASE_ADDR  (0xC0038000)
#define AXI_DATA_ACCEL_REG_MAP_SIZE       (0x00000218)



//==============================================================================
// Addresses for Address Map: axi_dma_ctrl
//==============================================================================


#define AXI_DATA_ACCEL_AXI_DMA_CTRL_REG_MAP_BASE_ADDR  (0xC0038000)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_REG_MAP_SIZE       (0x00000138)

#define AXI_DATA_ACCEL_AXI_DMA_CTRL_CONFIG_REG_OFFSET                                     (0x00000000)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_CONFIG_REG_ADDR                                       (0xC0038000)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_0_REG_OFFSET                                   (0x00000004)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_0_REG_ADDR                                     (0xC0038004)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_1_REG_OFFSET                                   (0x00000008)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_1_REG_ADDR                                     (0xC0038008)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_2_REG_OFFSET                                   (0x0000000C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_2_REG_ADDR                                     (0xC003800C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_3_REG_OFFSET                                   (0x00000010)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_3_REG_ADDR                                     (0xC0038010)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_4_REG_OFFSET                                   (0x00000014)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_4_REG_ADDR                                     (0xC0038014)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_5_REG_OFFSET                                   (0x00000018)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_5_REG_ADDR                                     (0xC0038018)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_6_REG_OFFSET                                   (0x0000001C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_6_REG_ADDR                                     (0xC003801C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_7_REG_OFFSET                                   (0x00000020)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_7_REG_ADDR                                     (0xC0038020)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_8_REG_OFFSET                                   (0x00000024)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_8_REG_ADDR                                     (0xC0038024)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_9_REG_OFFSET                                   (0x00000028)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_9_REG_ADDR                                     (0xC0038028)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_10_REG_OFFSET                                  (0x0000002C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_10_REG_ADDR                                    (0xC003802C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_11_REG_OFFSET                                  (0x00000030)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_11_REG_ADDR                                    (0xC0038030)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_12_REG_OFFSET                                  (0x00000034)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_12_REG_ADDR                                    (0xC0038034)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_13_REG_OFFSET                                  (0x00000038)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_13_REG_ADDR                                    (0xC0038038)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_14_REG_OFFSET                                  (0x0000003C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_14_REG_ADDR                                    (0xC003803C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_15_REG_OFFSET                                  (0x00000040)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_STATUS_15_REG_ADDR                                    (0xC0038040)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_0_REG_OFFSET                                  (0x00000048)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_0_REG_ADDR                                    (0xC0038048)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_1_REG_OFFSET                                  (0x00000050)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_1_REG_ADDR                                    (0xC0038050)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_2_REG_OFFSET                                  (0x00000058)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_2_REG_ADDR                                    (0xC0038058)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_3_REG_OFFSET                                  (0x00000060)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_3_REG_ADDR                                    (0xC0038060)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_4_REG_OFFSET                                  (0x00000068)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_4_REG_ADDR                                    (0xC0038068)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_5_REG_OFFSET                                  (0x00000070)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_5_REG_ADDR                                    (0xC0038070)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_6_REG_OFFSET                                  (0x00000078)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_6_REG_ADDR                                    (0xC0038078)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_7_REG_OFFSET                                  (0x00000080)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_7_REG_ADDR                                    (0xC0038080)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_8_REG_OFFSET                                  (0x00000088)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_8_REG_ADDR                                    (0xC0038088)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_9_REG_OFFSET                                  (0x00000090)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_9_REG_ADDR                                    (0xC0038090)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_10_REG_OFFSET                                 (0x00000098)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_10_REG_ADDR                                   (0xC0038098)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_11_REG_OFFSET                                 (0x000000A0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_11_REG_ADDR                                   (0xC00380A0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_12_REG_OFFSET                                 (0x000000A8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_12_REG_ADDR                                   (0xC00380A8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_13_REG_OFFSET                                 (0x000000B0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_13_REG_ADDR                                   (0xC00380B0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_14_REG_OFFSET                                 (0x000000B8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_14_REG_ADDR                                   (0xC00380B8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_15_REG_OFFSET                                 (0x000000C0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NEXT_ID_15_REG_ADDR                                   (0xC00380C0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_0_REG_OFFSET                                     (0x000000C8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_0_REG_ADDR                                       (0xC00380C8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_1_REG_OFFSET                                     (0x000000CC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_1_REG_ADDR                                       (0xC00380CC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_2_REG_OFFSET                                     (0x000000D0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_2_REG_ADDR                                       (0xC00380D0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_3_REG_OFFSET                                     (0x000000D4)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_3_REG_ADDR                                       (0xC00380D4)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_4_REG_OFFSET                                     (0x000000D8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_4_REG_ADDR                                       (0xC00380D8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_5_REG_OFFSET                                     (0x000000DC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_5_REG_ADDR                                       (0xC00380DC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_6_REG_OFFSET                                     (0x000000E0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_6_REG_ADDR                                       (0xC00380E0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_7_REG_OFFSET                                     (0x000000E4)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_7_REG_ADDR                                       (0xC00380E4)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_8_REG_OFFSET                                     (0x000000E8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_8_REG_ADDR                                       (0xC00380E8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_9_REG_OFFSET                                     (0x000000EC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_9_REG_ADDR                                       (0xC00380EC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_10_REG_OFFSET                                    (0x000000F0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_10_REG_ADDR                                      (0xC00380F0)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_11_REG_OFFSET                                    (0x000000F4)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_11_REG_ADDR                                      (0xC00380F4)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_12_REG_OFFSET                                    (0x000000F8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_12_REG_ADDR                                      (0xC00380F8)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_13_REG_OFFSET                                    (0x000000FC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_13_REG_ADDR                                      (0xC00380FC)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_14_REG_OFFSET                                    (0x00000100)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_14_REG_ADDR                                      (0xC0038100)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_15_REG_OFFSET                                    (0x00000104)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DONE_15_REG_ADDR                                      (0xC0038104)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_ADDRESS_LO_REG_OFFSET                             (0x00000108)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_ADDRESS_LO_REG_ADDR                               (0xC0038108)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_ADDRESS_HI_REG_OFFSET                             (0x0000010C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_ADDRESS_HI_REG_ADDR                               (0xC003810C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_ADDRESS_LO_REG_OFFSET                             (0x00000110)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_ADDRESS_LO_REG_ADDR                               (0xC0038110)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_ADDRESS_HI_REG_OFFSET                             (0x00000114)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_ADDRESS_HI_REG_ADDR                               (0xC0038114)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_LENGTH_LO_REG_OFFSET                                  (0x00000118)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_LENGTH_LO_REG_ADDR                                    (0xC0038118)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_LENGTH_HI_REG_OFFSET                                  (0x0000011C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_LENGTH_HI_REG_ADDR                                    (0xC003811C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_STRIDE_LO_REG_OFFSET                              (0x00000120)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_STRIDE_LO_REG_ADDR                                (0xC0038120)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_STRIDE_HI_REG_OFFSET                              (0x00000124)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_DST_STRIDE_HI_REG_ADDR                                (0xC0038124)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_STRIDE_LO_REG_OFFSET                              (0x00000128)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_STRIDE_LO_REG_ADDR                                (0xC0038128)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_STRIDE_HI_REG_OFFSET                              (0x0000012C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_SRC_STRIDE_HI_REG_ADDR                                (0xC003812C)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NUM_REPETITIONS_LO_REG_OFFSET                         (0x00000130)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NUM_REPETITIONS_LO_REG_ADDR                           (0xC0038130)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NUM_REPETITIONS_HI_REG_OFFSET                         (0x00000134)
#define AXI_DATA_ACCEL_AXI_DMA_CTRL_NUM_REPETITIONS_HI_REG_ADDR                           (0xC0038134)


//==============================================================================
// Addresses for Address Map: axi_zeroer_ctrl
//==============================================================================


#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_REG_MAP_BASE_ADDR  (0xC0038200)
#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_REG_MAP_SIZE       (0x00000018)

#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_DEST_ADDR_REG_OFFSET                               (0x00000000)
#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_DEST_ADDR_REG_ADDR                                 (0xC0038200)
#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_SIZE_REG_OFFSET                                    (0x00000008)
#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_SIZE_REG_ADDR                                      (0xC0038208)
#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_CTRL_STATUS_REG_OFFSET                             (0x00000010)
#define AXI_DATA_ACCEL_AXI_ZEROER_CTRL_CTRL_STATUS_REG_ADDR                               (0xC0038210)


//==============================================================================
// Addresses for Address Map: smc_reri_bank
//==============================================================================


#define SMC_RERI_BANK_REG_MAP_BASE_ADDR  (0xC003A000)
#define SMC_RERI_BANK_REG_MAP_SIZE       (0x000003C0)

#define SMC_RERI_BANK_VENDOR_N_IMP_ID_REG_OFFSET                                          (0x00000000)
#define SMC_RERI_BANK_VENDOR_N_IMP_ID_REG_ADDR                                            (0xC003A000)
#define SMC_RERI_BANK_BANK_INFO_REG_OFFSET                                                (0x00000008)
#define SMC_RERI_BANK_BANK_INFO_REG_ADDR                                                  (0xC003A008)
#define SMC_RERI_BANK_VALID_SUMMARY_REG_OFFSET                                            (0x00000010)
#define SMC_RERI_BANK_VALID_SUMMARY_REG_ADDR                                              (0xC003A010)


//==============================================================================
// Register File: error_record[0]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_0__REG_FILE_BASE_ADDR  (0xC003A040)
#define SMC_RERI_BANK_ERROR_RECORD_0__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_0__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_0__CONTROL_REG_ADDR                                    (0xC003A040)
#define SMC_RERI_BANK_ERROR_RECORD_0__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_0__STATUS_REG_ADDR                                     (0xC003A048)
#define SMC_RERI_BANK_ERROR_RECORD_0__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_0__ADDR_INFO_REG_ADDR                                  (0xC003A050)
#define SMC_RERI_BANK_ERROR_RECORD_0__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_0__INFO_REG_ADDR                                       (0xC003A058)
#define SMC_RERI_BANK_ERROR_RECORD_0__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_0__SUPPL_INFO_REG_ADDR                                 (0xC003A060)
#define SMC_RERI_BANK_ERROR_RECORD_0__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_0__TIMESTAMP_REG_ADDR                                  (0xC003A068)
#define SMC_RERI_BANK_ERROR_RECORD_0__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_0__LOCATOR_REG_ADDR                                    (0xC003A070)


//==============================================================================
// Register File: error_record[1]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_1__REG_FILE_BASE_ADDR  (0xC003A078)
#define SMC_RERI_BANK_ERROR_RECORD_1__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_1__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_1__CONTROL_REG_ADDR                                    (0xC003A078)
#define SMC_RERI_BANK_ERROR_RECORD_1__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_1__STATUS_REG_ADDR                                     (0xC003A080)
#define SMC_RERI_BANK_ERROR_RECORD_1__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_1__ADDR_INFO_REG_ADDR                                  (0xC003A088)
#define SMC_RERI_BANK_ERROR_RECORD_1__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_1__INFO_REG_ADDR                                       (0xC003A090)
#define SMC_RERI_BANK_ERROR_RECORD_1__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_1__SUPPL_INFO_REG_ADDR                                 (0xC003A098)
#define SMC_RERI_BANK_ERROR_RECORD_1__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_1__TIMESTAMP_REG_ADDR                                  (0xC003A0A0)
#define SMC_RERI_BANK_ERROR_RECORD_1__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_1__LOCATOR_REG_ADDR                                    (0xC003A0A8)


//==============================================================================
// Register File: error_record[2]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_2__REG_FILE_BASE_ADDR  (0xC003A0B0)
#define SMC_RERI_BANK_ERROR_RECORD_2__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_2__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_2__CONTROL_REG_ADDR                                    (0xC003A0B0)
#define SMC_RERI_BANK_ERROR_RECORD_2__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_2__STATUS_REG_ADDR                                     (0xC003A0B8)
#define SMC_RERI_BANK_ERROR_RECORD_2__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_2__ADDR_INFO_REG_ADDR                                  (0xC003A0C0)
#define SMC_RERI_BANK_ERROR_RECORD_2__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_2__INFO_REG_ADDR                                       (0xC003A0C8)
#define SMC_RERI_BANK_ERROR_RECORD_2__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_2__SUPPL_INFO_REG_ADDR                                 (0xC003A0D0)
#define SMC_RERI_BANK_ERROR_RECORD_2__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_2__TIMESTAMP_REG_ADDR                                  (0xC003A0D8)
#define SMC_RERI_BANK_ERROR_RECORD_2__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_2__LOCATOR_REG_ADDR                                    (0xC003A0E0)


//==============================================================================
// Register File: error_record[3]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_3__REG_FILE_BASE_ADDR  (0xC003A0E8)
#define SMC_RERI_BANK_ERROR_RECORD_3__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_3__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_3__CONTROL_REG_ADDR                                    (0xC003A0E8)
#define SMC_RERI_BANK_ERROR_RECORD_3__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_3__STATUS_REG_ADDR                                     (0xC003A0F0)
#define SMC_RERI_BANK_ERROR_RECORD_3__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_3__ADDR_INFO_REG_ADDR                                  (0xC003A0F8)
#define SMC_RERI_BANK_ERROR_RECORD_3__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_3__INFO_REG_ADDR                                       (0xC003A100)
#define SMC_RERI_BANK_ERROR_RECORD_3__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_3__SUPPL_INFO_REG_ADDR                                 (0xC003A108)
#define SMC_RERI_BANK_ERROR_RECORD_3__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_3__TIMESTAMP_REG_ADDR                                  (0xC003A110)
#define SMC_RERI_BANK_ERROR_RECORD_3__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_3__LOCATOR_REG_ADDR                                    (0xC003A118)


//==============================================================================
// Register File: error_record[4]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_4__REG_FILE_BASE_ADDR  (0xC003A120)
#define SMC_RERI_BANK_ERROR_RECORD_4__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_4__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_4__CONTROL_REG_ADDR                                    (0xC003A120)
#define SMC_RERI_BANK_ERROR_RECORD_4__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_4__STATUS_REG_ADDR                                     (0xC003A128)
#define SMC_RERI_BANK_ERROR_RECORD_4__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_4__ADDR_INFO_REG_ADDR                                  (0xC003A130)
#define SMC_RERI_BANK_ERROR_RECORD_4__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_4__INFO_REG_ADDR                                       (0xC003A138)
#define SMC_RERI_BANK_ERROR_RECORD_4__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_4__SUPPL_INFO_REG_ADDR                                 (0xC003A140)
#define SMC_RERI_BANK_ERROR_RECORD_4__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_4__TIMESTAMP_REG_ADDR                                  (0xC003A148)
#define SMC_RERI_BANK_ERROR_RECORD_4__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_4__LOCATOR_REG_ADDR                                    (0xC003A150)


//==============================================================================
// Register File: error_record[5]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_5__REG_FILE_BASE_ADDR  (0xC003A158)
#define SMC_RERI_BANK_ERROR_RECORD_5__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_5__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_5__CONTROL_REG_ADDR                                    (0xC003A158)
#define SMC_RERI_BANK_ERROR_RECORD_5__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_5__STATUS_REG_ADDR                                     (0xC003A160)
#define SMC_RERI_BANK_ERROR_RECORD_5__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_5__ADDR_INFO_REG_ADDR                                  (0xC003A168)
#define SMC_RERI_BANK_ERROR_RECORD_5__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_5__INFO_REG_ADDR                                       (0xC003A170)
#define SMC_RERI_BANK_ERROR_RECORD_5__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_5__SUPPL_INFO_REG_ADDR                                 (0xC003A178)
#define SMC_RERI_BANK_ERROR_RECORD_5__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_5__TIMESTAMP_REG_ADDR                                  (0xC003A180)
#define SMC_RERI_BANK_ERROR_RECORD_5__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_5__LOCATOR_REG_ADDR                                    (0xC003A188)


//==============================================================================
// Register File: error_record[6]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_6__REG_FILE_BASE_ADDR  (0xC003A190)
#define SMC_RERI_BANK_ERROR_RECORD_6__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_6__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_6__CONTROL_REG_ADDR                                    (0xC003A190)
#define SMC_RERI_BANK_ERROR_RECORD_6__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_6__STATUS_REG_ADDR                                     (0xC003A198)
#define SMC_RERI_BANK_ERROR_RECORD_6__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_6__ADDR_INFO_REG_ADDR                                  (0xC003A1A0)
#define SMC_RERI_BANK_ERROR_RECORD_6__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_6__INFO_REG_ADDR                                       (0xC003A1A8)
#define SMC_RERI_BANK_ERROR_RECORD_6__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_6__SUPPL_INFO_REG_ADDR                                 (0xC003A1B0)
#define SMC_RERI_BANK_ERROR_RECORD_6__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_6__TIMESTAMP_REG_ADDR                                  (0xC003A1B8)
#define SMC_RERI_BANK_ERROR_RECORD_6__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_6__LOCATOR_REG_ADDR                                    (0xC003A1C0)


//==============================================================================
// Register File: error_record[7]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_7__REG_FILE_BASE_ADDR  (0xC003A1C8)
#define SMC_RERI_BANK_ERROR_RECORD_7__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_7__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_7__CONTROL_REG_ADDR                                    (0xC003A1C8)
#define SMC_RERI_BANK_ERROR_RECORD_7__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_7__STATUS_REG_ADDR                                     (0xC003A1D0)
#define SMC_RERI_BANK_ERROR_RECORD_7__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_7__ADDR_INFO_REG_ADDR                                  (0xC003A1D8)
#define SMC_RERI_BANK_ERROR_RECORD_7__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_7__INFO_REG_ADDR                                       (0xC003A1E0)
#define SMC_RERI_BANK_ERROR_RECORD_7__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_7__SUPPL_INFO_REG_ADDR                                 (0xC003A1E8)
#define SMC_RERI_BANK_ERROR_RECORD_7__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_7__TIMESTAMP_REG_ADDR                                  (0xC003A1F0)
#define SMC_RERI_BANK_ERROR_RECORD_7__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_7__LOCATOR_REG_ADDR                                    (0xC003A1F8)


//==============================================================================
// Register File: error_record[8]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_8__REG_FILE_BASE_ADDR  (0xC003A200)
#define SMC_RERI_BANK_ERROR_RECORD_8__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_8__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_8__CONTROL_REG_ADDR                                    (0xC003A200)
#define SMC_RERI_BANK_ERROR_RECORD_8__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_8__STATUS_REG_ADDR                                     (0xC003A208)
#define SMC_RERI_BANK_ERROR_RECORD_8__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_8__ADDR_INFO_REG_ADDR                                  (0xC003A210)
#define SMC_RERI_BANK_ERROR_RECORD_8__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_8__INFO_REG_ADDR                                       (0xC003A218)
#define SMC_RERI_BANK_ERROR_RECORD_8__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_8__SUPPL_INFO_REG_ADDR                                 (0xC003A220)
#define SMC_RERI_BANK_ERROR_RECORD_8__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_8__TIMESTAMP_REG_ADDR                                  (0xC003A228)
#define SMC_RERI_BANK_ERROR_RECORD_8__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_8__LOCATOR_REG_ADDR                                    (0xC003A230)


//==============================================================================
// Register File: error_record[9]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_9__REG_FILE_BASE_ADDR  (0xC003A238)
#define SMC_RERI_BANK_ERROR_RECORD_9__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_9__CONTROL_REG_OFFSET                                  (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_9__CONTROL_REG_ADDR                                    (0xC003A238)
#define SMC_RERI_BANK_ERROR_RECORD_9__STATUS_REG_OFFSET                                   (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_9__STATUS_REG_ADDR                                     (0xC003A240)
#define SMC_RERI_BANK_ERROR_RECORD_9__ADDR_INFO_REG_OFFSET                                (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_9__ADDR_INFO_REG_ADDR                                  (0xC003A248)
#define SMC_RERI_BANK_ERROR_RECORD_9__INFO_REG_OFFSET                                     (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_9__INFO_REG_ADDR                                       (0xC003A250)
#define SMC_RERI_BANK_ERROR_RECORD_9__SUPPL_INFO_REG_OFFSET                               (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_9__SUPPL_INFO_REG_ADDR                                 (0xC003A258)
#define SMC_RERI_BANK_ERROR_RECORD_9__TIMESTAMP_REG_OFFSET                                (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_9__TIMESTAMP_REG_ADDR                                  (0xC003A260)
#define SMC_RERI_BANK_ERROR_RECORD_9__LOCATOR_REG_OFFSET                                  (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_9__LOCATOR_REG_ADDR                                    (0xC003A268)


//==============================================================================
// Register File: error_record[10]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_10__REG_FILE_BASE_ADDR  (0xC003A270)
#define SMC_RERI_BANK_ERROR_RECORD_10__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_10__CONTROL_REG_OFFSET                                 (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_10__CONTROL_REG_ADDR                                   (0xC003A270)
#define SMC_RERI_BANK_ERROR_RECORD_10__STATUS_REG_OFFSET                                  (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_10__STATUS_REG_ADDR                                    (0xC003A278)
#define SMC_RERI_BANK_ERROR_RECORD_10__ADDR_INFO_REG_OFFSET                               (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_10__ADDR_INFO_REG_ADDR                                 (0xC003A280)
#define SMC_RERI_BANK_ERROR_RECORD_10__INFO_REG_OFFSET                                    (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_10__INFO_REG_ADDR                                      (0xC003A288)
#define SMC_RERI_BANK_ERROR_RECORD_10__SUPPL_INFO_REG_OFFSET                              (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_10__SUPPL_INFO_REG_ADDR                                (0xC003A290)
#define SMC_RERI_BANK_ERROR_RECORD_10__TIMESTAMP_REG_OFFSET                               (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_10__TIMESTAMP_REG_ADDR                                 (0xC003A298)
#define SMC_RERI_BANK_ERROR_RECORD_10__LOCATOR_REG_OFFSET                                 (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_10__LOCATOR_REG_ADDR                                   (0xC003A2A0)


//==============================================================================
// Register File: error_record[11]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_11__REG_FILE_BASE_ADDR  (0xC003A2A8)
#define SMC_RERI_BANK_ERROR_RECORD_11__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_11__CONTROL_REG_OFFSET                                 (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_11__CONTROL_REG_ADDR                                   (0xC003A2A8)
#define SMC_RERI_BANK_ERROR_RECORD_11__STATUS_REG_OFFSET                                  (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_11__STATUS_REG_ADDR                                    (0xC003A2B0)
#define SMC_RERI_BANK_ERROR_RECORD_11__ADDR_INFO_REG_OFFSET                               (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_11__ADDR_INFO_REG_ADDR                                 (0xC003A2B8)
#define SMC_RERI_BANK_ERROR_RECORD_11__INFO_REG_OFFSET                                    (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_11__INFO_REG_ADDR                                      (0xC003A2C0)
#define SMC_RERI_BANK_ERROR_RECORD_11__SUPPL_INFO_REG_OFFSET                              (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_11__SUPPL_INFO_REG_ADDR                                (0xC003A2C8)
#define SMC_RERI_BANK_ERROR_RECORD_11__TIMESTAMP_REG_OFFSET                               (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_11__TIMESTAMP_REG_ADDR                                 (0xC003A2D0)
#define SMC_RERI_BANK_ERROR_RECORD_11__LOCATOR_REG_OFFSET                                 (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_11__LOCATOR_REG_ADDR                                   (0xC003A2D8)


//==============================================================================
// Register File: error_record[12]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_12__REG_FILE_BASE_ADDR  (0xC003A2E0)
#define SMC_RERI_BANK_ERROR_RECORD_12__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_12__CONTROL_REG_OFFSET                                 (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_12__CONTROL_REG_ADDR                                   (0xC003A2E0)
#define SMC_RERI_BANK_ERROR_RECORD_12__STATUS_REG_OFFSET                                  (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_12__STATUS_REG_ADDR                                    (0xC003A2E8)
#define SMC_RERI_BANK_ERROR_RECORD_12__ADDR_INFO_REG_OFFSET                               (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_12__ADDR_INFO_REG_ADDR                                 (0xC003A2F0)
#define SMC_RERI_BANK_ERROR_RECORD_12__INFO_REG_OFFSET                                    (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_12__INFO_REG_ADDR                                      (0xC003A2F8)
#define SMC_RERI_BANK_ERROR_RECORD_12__SUPPL_INFO_REG_OFFSET                              (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_12__SUPPL_INFO_REG_ADDR                                (0xC003A300)
#define SMC_RERI_BANK_ERROR_RECORD_12__TIMESTAMP_REG_OFFSET                               (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_12__TIMESTAMP_REG_ADDR                                 (0xC003A308)
#define SMC_RERI_BANK_ERROR_RECORD_12__LOCATOR_REG_OFFSET                                 (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_12__LOCATOR_REG_ADDR                                   (0xC003A310)


//==============================================================================
// Register File: error_record[13]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_13__REG_FILE_BASE_ADDR  (0xC003A318)
#define SMC_RERI_BANK_ERROR_RECORD_13__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_13__CONTROL_REG_OFFSET                                 (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_13__CONTROL_REG_ADDR                                   (0xC003A318)
#define SMC_RERI_BANK_ERROR_RECORD_13__STATUS_REG_OFFSET                                  (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_13__STATUS_REG_ADDR                                    (0xC003A320)
#define SMC_RERI_BANK_ERROR_RECORD_13__ADDR_INFO_REG_OFFSET                               (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_13__ADDR_INFO_REG_ADDR                                 (0xC003A328)
#define SMC_RERI_BANK_ERROR_RECORD_13__INFO_REG_OFFSET                                    (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_13__INFO_REG_ADDR                                      (0xC003A330)
#define SMC_RERI_BANK_ERROR_RECORD_13__SUPPL_INFO_REG_OFFSET                              (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_13__SUPPL_INFO_REG_ADDR                                (0xC003A338)
#define SMC_RERI_BANK_ERROR_RECORD_13__TIMESTAMP_REG_OFFSET                               (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_13__TIMESTAMP_REG_ADDR                                 (0xC003A340)
#define SMC_RERI_BANK_ERROR_RECORD_13__LOCATOR_REG_OFFSET                                 (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_13__LOCATOR_REG_ADDR                                   (0xC003A348)


//==============================================================================
// Register File: error_record[14]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_14__REG_FILE_BASE_ADDR  (0xC003A350)
#define SMC_RERI_BANK_ERROR_RECORD_14__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_14__CONTROL_REG_OFFSET                                 (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_14__CONTROL_REG_ADDR                                   (0xC003A350)
#define SMC_RERI_BANK_ERROR_RECORD_14__STATUS_REG_OFFSET                                  (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_14__STATUS_REG_ADDR                                    (0xC003A358)
#define SMC_RERI_BANK_ERROR_RECORD_14__ADDR_INFO_REG_OFFSET                               (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_14__ADDR_INFO_REG_ADDR                                 (0xC003A360)
#define SMC_RERI_BANK_ERROR_RECORD_14__INFO_REG_OFFSET                                    (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_14__INFO_REG_ADDR                                      (0xC003A368)
#define SMC_RERI_BANK_ERROR_RECORD_14__SUPPL_INFO_REG_OFFSET                              (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_14__SUPPL_INFO_REG_ADDR                                (0xC003A370)
#define SMC_RERI_BANK_ERROR_RECORD_14__TIMESTAMP_REG_OFFSET                               (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_14__TIMESTAMP_REG_ADDR                                 (0xC003A378)
#define SMC_RERI_BANK_ERROR_RECORD_14__LOCATOR_REG_OFFSET                                 (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_14__LOCATOR_REG_ADDR                                   (0xC003A380)


//==============================================================================
// Register File: error_record[15]
//==============================================================================

#define SMC_RERI_BANK_ERROR_RECORD_15__REG_FILE_BASE_ADDR  (0xC003A388)
#define SMC_RERI_BANK_ERROR_RECORD_15__REG_FILE_SIZE       (0x00000038)

#define SMC_RERI_BANK_ERROR_RECORD_15__CONTROL_REG_OFFSET                                 (0x00000000)
#define SMC_RERI_BANK_ERROR_RECORD_15__CONTROL_REG_ADDR                                   (0xC003A388)
#define SMC_RERI_BANK_ERROR_RECORD_15__STATUS_REG_OFFSET                                  (0x00000008)
#define SMC_RERI_BANK_ERROR_RECORD_15__STATUS_REG_ADDR                                    (0xC003A390)
#define SMC_RERI_BANK_ERROR_RECORD_15__ADDR_INFO_REG_OFFSET                               (0x00000010)
#define SMC_RERI_BANK_ERROR_RECORD_15__ADDR_INFO_REG_ADDR                                 (0xC003A398)
#define SMC_RERI_BANK_ERROR_RECORD_15__INFO_REG_OFFSET                                    (0x00000018)
#define SMC_RERI_BANK_ERROR_RECORD_15__INFO_REG_ADDR                                      (0xC003A3A0)
#define SMC_RERI_BANK_ERROR_RECORD_15__SUPPL_INFO_REG_OFFSET                              (0x00000020)
#define SMC_RERI_BANK_ERROR_RECORD_15__SUPPL_INFO_REG_ADDR                                (0xC003A3A8)
#define SMC_RERI_BANK_ERROR_RECORD_15__TIMESTAMP_REG_OFFSET                               (0x00000028)
#define SMC_RERI_BANK_ERROR_RECORD_15__TIMESTAMP_REG_ADDR                                 (0xC003A3B0)
#define SMC_RERI_BANK_ERROR_RECORD_15__LOCATOR_REG_OFFSET                                 (0x00000030)
#define SMC_RERI_BANK_ERROR_RECORD_15__LOCATOR_REG_ADDR                                   (0xC003A3B8)


//==============================================================================
// Memory: spm_rom_memory
//==============================================================================

#define SPM_ROM_MEMORY_MEM_BASE_ADDR  (0xC0040000)
#define SPM_ROM_MEMORY_MEM_SIZE       (0x00020000)



//==============================================================================
// Memory: spm_memory
//==============================================================================

#define SPM_MEMORY_MEM_BASE_ADDR  (0xC0060000)
#define SPM_MEMORY_MEM_SIZE       (0x00100000)



//==============================================================================
// Addresses for Address Map: smc_wrap_cla
//==============================================================================


#define SMC_WRAP_CLA_REG_MAP_BASE_ADDR  (0xC0160000)
#define SMC_WRAP_CLA_REG_MAP_SIZE       (0x00008FF8)



//==============================================================================
// Addresses for Address Map: smc_cla
//==============================================================================


#define SMC_WRAP_CLA_SMC_CLA_REG_MAP_BASE_ADDR  (0xC0160000)
#define SMC_WRAP_CLA_SMC_CLA_REG_MAP_SIZE       (0x00008FF8)

#define SMC_WRAP_CLA_SMC_CLA_CDBGMUXSEL_REG_OFFSET                                        (0x00000198)
#define SMC_WRAP_CLA_SMC_CLA_CDBGMUXSEL_REG_ADDR                                          (0xC0160198)
#define SMC_WRAP_CLA_SMC_CLA_CDFDCSR_REG_OFFSET                                           (0x000001A0)
#define SMC_WRAP_CLA_SMC_CLA_CDFDCSR_REG_ADDR                                             (0xC01601A0)
#define SMC_WRAP_CLA_SMC_CLA_TIMESTAMP_REG_OFFSET                                         (0x00000200)
#define SMC_WRAP_CLA_SMC_CLA_TIMESTAMP_REG_ADDR                                           (0xC0160200)
#define SMC_WRAP_CLA_SMC_CLA_TIMESTAMPSYNC_REG_OFFSET                                     (0x00000208)
#define SMC_WRAP_CLA_SMC_CLA_TIMESTAMPSYNC_REG_ADDR                                       (0xC0160208)
#define SMC_WRAP_CLA_SMC_CLA_TIMESTAMPCONFIG_REG_OFFSET                                   (0x00000210)
#define SMC_WRAP_CLA_SMC_CLA_TIMESTAMPCONFIG_REG_ADDR                                     (0xC0160210)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTCONTROL_REG_OFFSET                                      (0x00001000)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTCONTROL_REG_ADDR                                        (0xC0161000)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTIMPL_REG_OFFSET                                         (0x00001004)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTIMPL_REG_ADDR                                           (0xC0161004)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTINSTFEATURES_REG_OFFSET                                 (0x00001008)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTINSTFEATURES_REG_ADDR                                   (0xC0161008)
#define SMC_WRAP_CLA_SMC_CLA_CDBGDEBUGTRACECFG_REG_OFFSET                                 (0x000011A0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGDEBUGTRACECFG_REG_ADDR                                   (0xC01611A0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER0CFG_REG_OFFSET                                (0x00003100)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER0CFG_REG_ADDR                                  (0xC0163100)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER1CFG_REG_OFFSET                                (0x00003108)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER1CFG_REG_ADDR                                  (0xC0163108)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER2CFG_REG_OFFSET                                (0x00003110)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER2CFG_REG_ADDR                                  (0xC0163110)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER3CFG_REG_OFFSET                                (0x00003118)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACOUNTER3CFG_REG_ADDR                                  (0xC0163118)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP0_REG_OFFSET                                     (0x00003120)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP0_REG_ADDR                                       (0xC0163120)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP1_REG_OFFSET                                     (0x00003128)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP1_REG_ADDR                                       (0xC0163128)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP0_REG_OFFSET                                     (0x00003130)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP0_REG_ADDR                                       (0xC0163130)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP1_REG_OFFSET                                     (0x00003138)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP1_REG_ADDR                                       (0xC0163138)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP0_REG_OFFSET                                     (0x00003140)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP0_REG_ADDR                                       (0xC0163140)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP1_REG_OFFSET                                     (0x00003148)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP1_REG_ADDR                                       (0xC0163148)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP0_REG_OFFSET                                     (0x00003150)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP0_REG_ADDR                                       (0xC0163150)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP1_REG_OFFSET                                     (0x00003158)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP1_REG_ADDR                                       (0xC0163158)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK0_REG_OFFSET                                   (0x00003160)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK0_REG_ADDR                                     (0xC0163160)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH0_REG_OFFSET                                  (0x00003168)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH0_REG_ADDR                                    (0xC0163168)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK1_REG_OFFSET                                   (0x00003170)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK1_REG_ADDR                                     (0xC0163170)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH1_REG_OFFSET                                  (0x00003178)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH1_REG_ADDR                                    (0xC0163178)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALEDGEDETECTCFG_REG_OFFSET                           (0x00003180)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALEDGEDETECTCFG_REG_ADDR                             (0xC0163180)
#define SMC_WRAP_CLA_SMC_CLA_CDBGEAPSTATUS_REG_OFFSET                                     (0x00003188)
#define SMC_WRAP_CLA_SMC_CLA_CDBGEAPSTATUS_REG_ADDR                                       (0xC0163188)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACTRLSTATUS_REG_OFFSET                                 (0x00003190)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLACTRLSTATUS_REG_ADDR                                   (0xC0163190)
#define SMC_WRAP_CLA_SMC_CLA_CDBGRSVD0_REG_OFFSET                                         (0x00003198)
#define SMC_WRAP_CLA_SMC_CLA_CDBGRSVD0_REG_ADDR                                           (0xC0163198)
#define SMC_WRAP_CLA_SMC_CLA_CDBGRSVD1_REG_OFFSET                                         (0x000031A0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGRSVD1_REG_ADDR                                           (0xC01631A0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGRSVD2_REG_OFFSET                                         (0x000031A8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGRSVD2_REG_ADDR                                           (0xC01631A8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGTRANSITIONMASK_REG_OFFSET                                (0x000031B0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGTRANSITIONMASK_REG_ADDR                                  (0xC01631B0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGTRANSITIONFROMVALUE_REG_OFFSET                           (0x000031B8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGTRANSITIONFROMVALUE_REG_ADDR                             (0xC01631B8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGTRANSITIONTOVALUE_REG_OFFSET                             (0x000031C0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGTRANSITIONTOVALUE_REG_ADDR                               (0xC01631C0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGONESCOUNTMASK_REG_OFFSET                                 (0x000031C8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGONESCOUNTMASK_REG_ADDR                                   (0xC01631C8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGONESCOUNTVALUE_REG_OFFSET                                (0x000031D0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGONESCOUNTVALUE_REG_ADDR                                  (0xC01631D0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGANYCHANGE_REG_OFFSET                                     (0x000031D8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGANYCHANGE_REG_ADDR                                       (0xC01631D8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP0_REG_OFFSET                       (0x000031E0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP0_REG_ADDR                         (0xC01631E0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP1_REG_OFFSET                       (0x000031E8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP1_REG_ADDR                         (0xC01631E8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP0_REG_OFFSET                       (0x000031F0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP0_REG_ADDR                         (0xC01631F0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP1_REG_OFFSET                       (0x000031F8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP1_REG_ADDR                         (0xC01631F8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP0_REG_OFFSET                       (0x00003200)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP0_REG_ADDR                         (0xC0163200)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP1_REG_OFFSET                       (0x00003208)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP1_REG_ADDR                         (0xC0163208)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP0_REG_OFFSET                       (0x00003210)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP0_REG_ADDR                         (0xC0163210)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP1_REG_OFFSET                       (0x00003218)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP1_REG_ADDR                         (0xC0163218)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLATIMEMATCH_REG_OFFSET                                  (0x00003220)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLATIMEMATCH_REG_ADDR                                    (0xC0163220)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK2_REG_OFFSET                                   (0x00003228)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK2_REG_ADDR                                     (0xC0163228)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH2_REG_OFFSET                                  (0x00003230)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH2_REG_ADDR                                    (0xC0163230)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK3_REG_OFFSET                                   (0x00003238)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMASK3_REG_ADDR                                     (0xC0163238)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH3_REG_OFFSET                                  (0x00003240)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALMATCH3_REG_ADDR                                    (0xC0163240)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP2_REG_OFFSET                                     (0x00003248)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP2_REG_ADDR                                       (0xC0163248)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP3_REG_OFFSET                                     (0x00003250)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE0EAP3_REG_ADDR                                       (0xC0163250)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP2_REG_OFFSET                                     (0x00003258)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP2_REG_ADDR                                       (0xC0163258)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP3_REG_OFFSET                                     (0x00003260)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE1EAP3_REG_ADDR                                       (0xC0163260)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP2_REG_OFFSET                                     (0x00003268)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP2_REG_ADDR                                       (0xC0163268)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP3_REG_OFFSET                                     (0x00003270)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE2EAP3_REG_ADDR                                       (0xC0163270)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP2_REG_OFFSET                                     (0x00003278)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP2_REG_ADDR                                       (0xC0163278)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP3_REG_OFFSET                                     (0x00003280)
#define SMC_WRAP_CLA_SMC_CLA_CDBGNODE3EAP3_REG_ADDR                                       (0xC0163280)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP2_REG_OFFSET                       (0x00003288)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP2_REG_ADDR                         (0xC0163288)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP3_REG_OFFSET                       (0x00003290)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE0EAP3_REG_ADDR                         (0xC0163290)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP2_REG_OFFSET                       (0x00003298)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP2_REG_ADDR                         (0xC0163298)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP3_REG_OFFSET                       (0x000032A0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE1EAP3_REG_ADDR                         (0xC01632A0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP2_REG_OFFSET                       (0x000032A8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP2_REG_ADDR                         (0xC01632A8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP3_REG_OFFSET                       (0x000032B0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE2EAP3_REG_ADDR                         (0xC01632B0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP2_REG_OFFSET                       (0x000032B8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP2_REG_ADDR                         (0xC01632B8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP3_REG_OFFSET                       (0x000032C0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALSNAPSHOTNODE3EAP3_REG_ADDR                         (0xC01632C0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALDELAYMUXSEL_REG_OFFSET                             (0x000032C8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGSIGNALDELAYMUXSEL_REG_ADDR                               (0xC01632C8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLATIMESTAMPSYNC_REG_OFFSET                              (0x000032D0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLATIMESTAMPSYNC_REG_ADDR                                (0xC01632D0)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLAXTRIGGERTIMESTRETCH_REG_OFFSET                        (0x000032D8)
#define SMC_WRAP_CLA_SMC_CLA_CDBGCLAXTRIGGERTIMESTRETCH_REG_ADDR                          (0xC01632D8)
#define SMC_WRAP_CLA_SMC_CLA_CRSCRATCHPAD_REG_OFFSET                                      (0x000033F0)
#define SMC_WRAP_CLA_SMC_CLA_CRSCRATCHPAD_REG_ADDR                                        (0xC01633F0)
#define SMC_WRAP_CLA_SMC_CLA_SCRATCH_REG_OFFSET                                           (0x000033F8)
#define SMC_WRAP_CLA_SMC_CLA_SCRATCH_REG_ADDR                                             (0xC01633F8)
#define SMC_WRAP_CLA_SMC_CLA_TRFUNNELCONTROL_REG_OFFSET                                   (0x00004000)
#define SMC_WRAP_CLA_SMC_CLA_TRFUNNELCONTROL_REG_ADDR                                     (0xC0164000)
#define SMC_WRAP_CLA_SMC_CLA_TRFUNNELIMPL_REG_OFFSET                                      (0x00004004)
#define SMC_WRAP_CLA_SMC_CLA_TRFUNNELIMPL_REG_ADDR                                        (0xC0164004)
#define SMC_WRAP_CLA_SMC_CLA_TRFUNNELDISINPUT_REG_OFFSET                                  (0x00004008)
#define SMC_WRAP_CLA_SMC_CLA_TRFUNNELDISINPUT_REG_ADDR                                    (0xC0164008)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMCONTROL_REG_OFFSET                                      (0x00005000)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMCONTROL_REG_ADDR                                        (0xC0165000)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMIMPL_REG_OFFSET                                         (0x00005004)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMIMPL_REG_ADDR                                           (0xC0165004)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMSTARTLOW_REG_OFFSET                                     (0x00005010)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMSTARTLOW_REG_ADDR                                       (0xC0165010)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMSTARTHIGH_REG_OFFSET                                    (0x00005014)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMSTARTHIGH_REG_ADDR                                      (0xC0165014)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMLIMITLOW_REG_OFFSET                                     (0x00005018)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMLIMITLOW_REG_ADDR                                       (0xC0165018)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMLIMITHIGH_REG_OFFSET                                    (0x0000501C)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMLIMITHIGH_REG_ADDR                                      (0xC016501C)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMWPLOW_REG_OFFSET                                        (0x00005020)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMWPLOW_REG_ADDR                                          (0xC0165020)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMWPHIGH_REG_OFFSET                                       (0x00005024)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMWPHIGH_REG_ADDR                                         (0xC0165024)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMRPLOW_REG_OFFSET                                        (0x00005028)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMRPLOW_REG_ADDR                                          (0xC0165028)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMRPHIGH_REG_OFFSET                                       (0x0000502C)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMRPHIGH_REG_ADDR                                         (0xC016502C)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMDATA_REG_OFFSET                                         (0x00005040)
#define SMC_WRAP_CLA_SMC_CLA_TRRAMDATA_REG_ADDR                                           (0xC0165040)
#define SMC_WRAP_CLA_SMC_CLA_TRCUSTOMRAMSMEMLIMITLOW_REG_OFFSET                           (0x00005E00)
#define SMC_WRAP_CLA_SMC_CLA_TRCUSTOMRAMSMEMLIMITLOW_REG_ADDR                             (0xC0165E00)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMCONTROL_REG_OFFSET                                   (0x00006000)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMCONTROL_REG_ADDR                                     (0xC0166000)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMIMPL_REG_OFFSET                                      (0x00006004)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMIMPL_REG_ADDR                                        (0xC0166004)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMSTARTLOW_REG_OFFSET                                  (0x00006010)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMSTARTLOW_REG_ADDR                                    (0xC0166010)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMSTARTHIGH_REG_OFFSET                                 (0x00006014)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMSTARTHIGH_REG_ADDR                                   (0xC0166014)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMLIMITLOW_REG_OFFSET                                  (0x00006018)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMLIMITLOW_REG_ADDR                                    (0xC0166018)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMLIMITHIGH_REG_OFFSET                                 (0x0000601C)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMLIMITHIGH_REG_ADDR                                   (0xC016601C)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMWPLOW_REG_OFFSET                                     (0x00006020)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMWPLOW_REG_ADDR                                       (0xC0166020)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMWPHIGH_REG_OFFSET                                    (0x00006024)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMWPHIGH_REG_ADDR                                      (0xC0166024)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMRPLOW_REG_OFFSET                                     (0x00006028)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMRPLOW_REG_ADDR                                       (0xC0166028)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMRPHIGH_REG_OFFSET                                    (0x0000602C)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMRPHIGH_REG_ADDR                                      (0xC016602C)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMDATA_REG_OFFSET                                      (0x00006040)
#define SMC_WRAP_CLA_SMC_CLA_TRDSTRAMDATA_REG_ADDR                                        (0xC0166040)
#define SMC_WRAP_CLA_SMC_CLA_TRCLUSTERFUSECFGLOW_REG_OFFSET                               (0x00007FF8)
#define SMC_WRAP_CLA_SMC_CLA_TRCLUSTERFUSECFGLOW_REG_ADDR                                 (0xC0167FF8)
#define SMC_WRAP_CLA_SMC_CLA_TRCLUSTERFUSECFGHI_REG_OFFSET                                (0x00007FFC)
#define SMC_WRAP_CLA_SMC_CLA_TRCLUSTERFUSECFGHI_REG_ADDR                                  (0xC0167FFC)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHLO_REG_OFFSET                                       (0x00008FE8)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHLO_REG_ADDR                                         (0xC0168FE8)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHHI_REG_OFFSET                                       (0x00008FEC)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHHI_REG_ADDR                                         (0xC0168FEC)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHPADLO_REG_OFFSET                                    (0x00008FF0)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHPADLO_REG_ADDR                                      (0xC0168FF0)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHPADHI_REG_OFFSET                                    (0x00008FF4)
#define SMC_WRAP_CLA_SMC_CLA_TRSCRATCHPADHI_REG_ADDR                                      (0xC0168FF4)


//==============================================================================
// Memory: ecam_region
//==============================================================================

#define ECAM_REGION_MEM_BASE_ADDR  (0xC0800000)
#define ECAM_REGION_MEM_SIZE       (0x00800000)



//==============================================================================
// Memory: mmode_region
//==============================================================================

#define MMODE_REGION_MEM_BASE_ADDR  (0xC1000000)
#define MMODE_REGION_MEM_SIZE       (0x00800000)



//==============================================================================
// Memory: xvisor_region
//==============================================================================

#define XVISOR_REGION_MEM_BASE_ADDR  (0xC1800000)
#define XVISOR_REGION_MEM_SIZE       (0x00800000)



//==============================================================================
// Addresses for Address Map: smc_cluster_plic
//==============================================================================


#define SMC_CLUSTER_PLIC_REG_MAP_BASE_ADDR  (0xC4000000)
#define SMC_CLUSTER_PLIC_REG_MAP_SIZE       (0x00207008)

#define SMC_CLUSTER_PLIC_PRIORITY_0__REG_OFFSET                                           (0x00000000)
#define SMC_CLUSTER_PLIC_PRIORITY_0__REG_ADDR                                             (0xC4000000)
#define SMC_CLUSTER_PLIC_PRIORITY_1__REG_OFFSET                                           (0x00000004)
#define SMC_CLUSTER_PLIC_PRIORITY_1__REG_ADDR                                             (0xC4000004)
#define SMC_CLUSTER_PLIC_PRIORITY_2__REG_OFFSET                                           (0x00000008)
#define SMC_CLUSTER_PLIC_PRIORITY_2__REG_ADDR                                             (0xC4000008)
#define SMC_CLUSTER_PLIC_PRIORITY_3__REG_OFFSET                                           (0x0000000C)
#define SMC_CLUSTER_PLIC_PRIORITY_3__REG_ADDR                                             (0xC400000C)
#define SMC_CLUSTER_PLIC_PRIORITY_4__REG_OFFSET                                           (0x00000010)
#define SMC_CLUSTER_PLIC_PRIORITY_4__REG_ADDR                                             (0xC4000010)
#define SMC_CLUSTER_PLIC_PRIORITY_5__REG_OFFSET                                           (0x00000014)
#define SMC_CLUSTER_PLIC_PRIORITY_5__REG_ADDR                                             (0xC4000014)
#define SMC_CLUSTER_PLIC_PRIORITY_6__REG_OFFSET                                           (0x00000018)
#define SMC_CLUSTER_PLIC_PRIORITY_6__REG_ADDR                                             (0xC4000018)
#define SMC_CLUSTER_PLIC_PRIORITY_7__REG_OFFSET                                           (0x0000001C)
#define SMC_CLUSTER_PLIC_PRIORITY_7__REG_ADDR                                             (0xC400001C)
#define SMC_CLUSTER_PLIC_PRIORITY_8__REG_OFFSET                                           (0x00000020)
#define SMC_CLUSTER_PLIC_PRIORITY_8__REG_ADDR                                             (0xC4000020)
#define SMC_CLUSTER_PLIC_PRIORITY_9__REG_OFFSET                                           (0x00000024)
#define SMC_CLUSTER_PLIC_PRIORITY_9__REG_ADDR                                             (0xC4000024)
#define SMC_CLUSTER_PLIC_PRIORITY_10__REG_OFFSET                                          (0x00000028)
#define SMC_CLUSTER_PLIC_PRIORITY_10__REG_ADDR                                            (0xC4000028)
#define SMC_CLUSTER_PLIC_PRIORITY_11__REG_OFFSET                                          (0x0000002C)
#define SMC_CLUSTER_PLIC_PRIORITY_11__REG_ADDR                                            (0xC400002C)
#define SMC_CLUSTER_PLIC_PRIORITY_12__REG_OFFSET                                          (0x00000030)
#define SMC_CLUSTER_PLIC_PRIORITY_12__REG_ADDR                                            (0xC4000030)
#define SMC_CLUSTER_PLIC_PRIORITY_13__REG_OFFSET                                          (0x00000034)
#define SMC_CLUSTER_PLIC_PRIORITY_13__REG_ADDR                                            (0xC4000034)
#define SMC_CLUSTER_PLIC_PRIORITY_14__REG_OFFSET                                          (0x00000038)
#define SMC_CLUSTER_PLIC_PRIORITY_14__REG_ADDR                                            (0xC4000038)
#define SMC_CLUSTER_PLIC_PRIORITY_15__REG_OFFSET                                          (0x0000003C)
#define SMC_CLUSTER_PLIC_PRIORITY_15__REG_ADDR                                            (0xC400003C)
#define SMC_CLUSTER_PLIC_PRIORITY_16__REG_OFFSET                                          (0x00000040)
#define SMC_CLUSTER_PLIC_PRIORITY_16__REG_ADDR                                            (0xC4000040)
#define SMC_CLUSTER_PLIC_PRIORITY_17__REG_OFFSET                                          (0x00000044)
#define SMC_CLUSTER_PLIC_PRIORITY_17__REG_ADDR                                            (0xC4000044)
#define SMC_CLUSTER_PLIC_PRIORITY_18__REG_OFFSET                                          (0x00000048)
#define SMC_CLUSTER_PLIC_PRIORITY_18__REG_ADDR                                            (0xC4000048)
#define SMC_CLUSTER_PLIC_PRIORITY_19__REG_OFFSET                                          (0x0000004C)
#define SMC_CLUSTER_PLIC_PRIORITY_19__REG_ADDR                                            (0xC400004C)
#define SMC_CLUSTER_PLIC_PRIORITY_20__REG_OFFSET                                          (0x00000050)
#define SMC_CLUSTER_PLIC_PRIORITY_20__REG_ADDR                                            (0xC4000050)
#define SMC_CLUSTER_PLIC_PRIORITY_21__REG_OFFSET                                          (0x00000054)
#define SMC_CLUSTER_PLIC_PRIORITY_21__REG_ADDR                                            (0xC4000054)
#define SMC_CLUSTER_PLIC_PRIORITY_22__REG_OFFSET                                          (0x00000058)
#define SMC_CLUSTER_PLIC_PRIORITY_22__REG_ADDR                                            (0xC4000058)
#define SMC_CLUSTER_PLIC_PRIORITY_23__REG_OFFSET                                          (0x0000005C)
#define SMC_CLUSTER_PLIC_PRIORITY_23__REG_ADDR                                            (0xC400005C)
#define SMC_CLUSTER_PLIC_PRIORITY_24__REG_OFFSET                                          (0x00000060)
#define SMC_CLUSTER_PLIC_PRIORITY_24__REG_ADDR                                            (0xC4000060)
#define SMC_CLUSTER_PLIC_PRIORITY_25__REG_OFFSET                                          (0x00000064)
#define SMC_CLUSTER_PLIC_PRIORITY_25__REG_ADDR                                            (0xC4000064)
#define SMC_CLUSTER_PLIC_PRIORITY_26__REG_OFFSET                                          (0x00000068)
#define SMC_CLUSTER_PLIC_PRIORITY_26__REG_ADDR                                            (0xC4000068)
#define SMC_CLUSTER_PLIC_PRIORITY_27__REG_OFFSET                                          (0x0000006C)
#define SMC_CLUSTER_PLIC_PRIORITY_27__REG_ADDR                                            (0xC400006C)
#define SMC_CLUSTER_PLIC_PRIORITY_28__REG_OFFSET                                          (0x00000070)
#define SMC_CLUSTER_PLIC_PRIORITY_28__REG_ADDR                                            (0xC4000070)
#define SMC_CLUSTER_PLIC_PRIORITY_29__REG_OFFSET                                          (0x00000074)
#define SMC_CLUSTER_PLIC_PRIORITY_29__REG_ADDR                                            (0xC4000074)
#define SMC_CLUSTER_PLIC_PRIORITY_30__REG_OFFSET                                          (0x00000078)
#define SMC_CLUSTER_PLIC_PRIORITY_30__REG_ADDR                                            (0xC4000078)
#define SMC_CLUSTER_PLIC_PRIORITY_31__REG_OFFSET                                          (0x0000007C)
#define SMC_CLUSTER_PLIC_PRIORITY_31__REG_ADDR                                            (0xC400007C)
#define SMC_CLUSTER_PLIC_PRIORITY_32__REG_OFFSET                                          (0x00000080)
#define SMC_CLUSTER_PLIC_PRIORITY_32__REG_ADDR                                            (0xC4000080)
#define SMC_CLUSTER_PLIC_PRIORITY_33__REG_OFFSET                                          (0x00000084)
#define SMC_CLUSTER_PLIC_PRIORITY_33__REG_ADDR                                            (0xC4000084)
#define SMC_CLUSTER_PLIC_PRIORITY_34__REG_OFFSET                                          (0x00000088)
#define SMC_CLUSTER_PLIC_PRIORITY_34__REG_ADDR                                            (0xC4000088)
#define SMC_CLUSTER_PLIC_PRIORITY_35__REG_OFFSET                                          (0x0000008C)
#define SMC_CLUSTER_PLIC_PRIORITY_35__REG_ADDR                                            (0xC400008C)
#define SMC_CLUSTER_PLIC_PRIORITY_36__REG_OFFSET                                          (0x00000090)
#define SMC_CLUSTER_PLIC_PRIORITY_36__REG_ADDR                                            (0xC4000090)
#define SMC_CLUSTER_PLIC_PRIORITY_37__REG_OFFSET                                          (0x00000094)
#define SMC_CLUSTER_PLIC_PRIORITY_37__REG_ADDR                                            (0xC4000094)
#define SMC_CLUSTER_PLIC_PRIORITY_38__REG_OFFSET                                          (0x00000098)
#define SMC_CLUSTER_PLIC_PRIORITY_38__REG_ADDR                                            (0xC4000098)
#define SMC_CLUSTER_PLIC_PRIORITY_39__REG_OFFSET                                          (0x0000009C)
#define SMC_CLUSTER_PLIC_PRIORITY_39__REG_ADDR                                            (0xC400009C)
#define SMC_CLUSTER_PLIC_PRIORITY_40__REG_OFFSET                                          (0x000000A0)
#define SMC_CLUSTER_PLIC_PRIORITY_40__REG_ADDR                                            (0xC40000A0)
#define SMC_CLUSTER_PLIC_PRIORITY_41__REG_OFFSET                                          (0x000000A4)
#define SMC_CLUSTER_PLIC_PRIORITY_41__REG_ADDR                                            (0xC40000A4)
#define SMC_CLUSTER_PLIC_PRIORITY_42__REG_OFFSET                                          (0x000000A8)
#define SMC_CLUSTER_PLIC_PRIORITY_42__REG_ADDR                                            (0xC40000A8)
#define SMC_CLUSTER_PLIC_PRIORITY_43__REG_OFFSET                                          (0x000000AC)
#define SMC_CLUSTER_PLIC_PRIORITY_43__REG_ADDR                                            (0xC40000AC)
#define SMC_CLUSTER_PLIC_PRIORITY_44__REG_OFFSET                                          (0x000000B0)
#define SMC_CLUSTER_PLIC_PRIORITY_44__REG_ADDR                                            (0xC40000B0)
#define SMC_CLUSTER_PLIC_PRIORITY_45__REG_OFFSET                                          (0x000000B4)
#define SMC_CLUSTER_PLIC_PRIORITY_45__REG_ADDR                                            (0xC40000B4)
#define SMC_CLUSTER_PLIC_PRIORITY_46__REG_OFFSET                                          (0x000000B8)
#define SMC_CLUSTER_PLIC_PRIORITY_46__REG_ADDR                                            (0xC40000B8)
#define SMC_CLUSTER_PLIC_PRIORITY_47__REG_OFFSET                                          (0x000000BC)
#define SMC_CLUSTER_PLIC_PRIORITY_47__REG_ADDR                                            (0xC40000BC)
#define SMC_CLUSTER_PLIC_PRIORITY_48__REG_OFFSET                                          (0x000000C0)
#define SMC_CLUSTER_PLIC_PRIORITY_48__REG_ADDR                                            (0xC40000C0)
#define SMC_CLUSTER_PLIC_PRIORITY_49__REG_OFFSET                                          (0x000000C4)
#define SMC_CLUSTER_PLIC_PRIORITY_49__REG_ADDR                                            (0xC40000C4)
#define SMC_CLUSTER_PLIC_PRIORITY_50__REG_OFFSET                                          (0x000000C8)
#define SMC_CLUSTER_PLIC_PRIORITY_50__REG_ADDR                                            (0xC40000C8)
#define SMC_CLUSTER_PLIC_PRIORITY_51__REG_OFFSET                                          (0x000000CC)
#define SMC_CLUSTER_PLIC_PRIORITY_51__REG_ADDR                                            (0xC40000CC)
#define SMC_CLUSTER_PLIC_PRIORITY_52__REG_OFFSET                                          (0x000000D0)
#define SMC_CLUSTER_PLIC_PRIORITY_52__REG_ADDR                                            (0xC40000D0)
#define SMC_CLUSTER_PLIC_PRIORITY_53__REG_OFFSET                                          (0x000000D4)
#define SMC_CLUSTER_PLIC_PRIORITY_53__REG_ADDR                                            (0xC40000D4)
#define SMC_CLUSTER_PLIC_PRIORITY_54__REG_OFFSET                                          (0x000000D8)
#define SMC_CLUSTER_PLIC_PRIORITY_54__REG_ADDR                                            (0xC40000D8)
#define SMC_CLUSTER_PLIC_PRIORITY_55__REG_OFFSET                                          (0x000000DC)
#define SMC_CLUSTER_PLIC_PRIORITY_55__REG_ADDR                                            (0xC40000DC)
#define SMC_CLUSTER_PLIC_PRIORITY_56__REG_OFFSET                                          (0x000000E0)
#define SMC_CLUSTER_PLIC_PRIORITY_56__REG_ADDR                                            (0xC40000E0)
#define SMC_CLUSTER_PLIC_PRIORITY_57__REG_OFFSET                                          (0x000000E4)
#define SMC_CLUSTER_PLIC_PRIORITY_57__REG_ADDR                                            (0xC40000E4)
#define SMC_CLUSTER_PLIC_PRIORITY_58__REG_OFFSET                                          (0x000000E8)
#define SMC_CLUSTER_PLIC_PRIORITY_58__REG_ADDR                                            (0xC40000E8)
#define SMC_CLUSTER_PLIC_PRIORITY_59__REG_OFFSET                                          (0x000000EC)
#define SMC_CLUSTER_PLIC_PRIORITY_59__REG_ADDR                                            (0xC40000EC)
#define SMC_CLUSTER_PLIC_PRIORITY_60__REG_OFFSET                                          (0x000000F0)
#define SMC_CLUSTER_PLIC_PRIORITY_60__REG_ADDR                                            (0xC40000F0)
#define SMC_CLUSTER_PLIC_PRIORITY_61__REG_OFFSET                                          (0x000000F4)
#define SMC_CLUSTER_PLIC_PRIORITY_61__REG_ADDR                                            (0xC40000F4)
#define SMC_CLUSTER_PLIC_PRIORITY_62__REG_OFFSET                                          (0x000000F8)
#define SMC_CLUSTER_PLIC_PRIORITY_62__REG_ADDR                                            (0xC40000F8)
#define SMC_CLUSTER_PLIC_PRIORITY_63__REG_OFFSET                                          (0x000000FC)
#define SMC_CLUSTER_PLIC_PRIORITY_63__REG_ADDR                                            (0xC40000FC)
#define SMC_CLUSTER_PLIC_PRIORITY_64__REG_OFFSET                                          (0x00000100)
#define SMC_CLUSTER_PLIC_PRIORITY_64__REG_ADDR                                            (0xC4000100)
#define SMC_CLUSTER_PLIC_PRIORITY_65__REG_OFFSET                                          (0x00000104)
#define SMC_CLUSTER_PLIC_PRIORITY_65__REG_ADDR                                            (0xC4000104)
#define SMC_CLUSTER_PLIC_PRIORITY_66__REG_OFFSET                                          (0x00000108)
#define SMC_CLUSTER_PLIC_PRIORITY_66__REG_ADDR                                            (0xC4000108)
#define SMC_CLUSTER_PLIC_PRIORITY_67__REG_OFFSET                                          (0x0000010C)
#define SMC_CLUSTER_PLIC_PRIORITY_67__REG_ADDR                                            (0xC400010C)
#define SMC_CLUSTER_PLIC_PRIORITY_68__REG_OFFSET                                          (0x00000110)
#define SMC_CLUSTER_PLIC_PRIORITY_68__REG_ADDR                                            (0xC4000110)
#define SMC_CLUSTER_PLIC_PRIORITY_69__REG_OFFSET                                          (0x00000114)
#define SMC_CLUSTER_PLIC_PRIORITY_69__REG_ADDR                                            (0xC4000114)
#define SMC_CLUSTER_PLIC_PRIORITY_70__REG_OFFSET                                          (0x00000118)
#define SMC_CLUSTER_PLIC_PRIORITY_70__REG_ADDR                                            (0xC4000118)
#define SMC_CLUSTER_PLIC_PRIORITY_71__REG_OFFSET                                          (0x0000011C)
#define SMC_CLUSTER_PLIC_PRIORITY_71__REG_ADDR                                            (0xC400011C)
#define SMC_CLUSTER_PLIC_PRIORITY_72__REG_OFFSET                                          (0x00000120)
#define SMC_CLUSTER_PLIC_PRIORITY_72__REG_ADDR                                            (0xC4000120)
#define SMC_CLUSTER_PLIC_PRIORITY_73__REG_OFFSET                                          (0x00000124)
#define SMC_CLUSTER_PLIC_PRIORITY_73__REG_ADDR                                            (0xC4000124)
#define SMC_CLUSTER_PLIC_PRIORITY_74__REG_OFFSET                                          (0x00000128)
#define SMC_CLUSTER_PLIC_PRIORITY_74__REG_ADDR                                            (0xC4000128)
#define SMC_CLUSTER_PLIC_PRIORITY_75__REG_OFFSET                                          (0x0000012C)
#define SMC_CLUSTER_PLIC_PRIORITY_75__REG_ADDR                                            (0xC400012C)
#define SMC_CLUSTER_PLIC_PRIORITY_76__REG_OFFSET                                          (0x00000130)
#define SMC_CLUSTER_PLIC_PRIORITY_76__REG_ADDR                                            (0xC4000130)
#define SMC_CLUSTER_PLIC_PRIORITY_77__REG_OFFSET                                          (0x00000134)
#define SMC_CLUSTER_PLIC_PRIORITY_77__REG_ADDR                                            (0xC4000134)
#define SMC_CLUSTER_PLIC_PRIORITY_78__REG_OFFSET                                          (0x00000138)
#define SMC_CLUSTER_PLIC_PRIORITY_78__REG_ADDR                                            (0xC4000138)
#define SMC_CLUSTER_PLIC_PRIORITY_79__REG_OFFSET                                          (0x0000013C)
#define SMC_CLUSTER_PLIC_PRIORITY_79__REG_ADDR                                            (0xC400013C)
#define SMC_CLUSTER_PLIC_PRIORITY_80__REG_OFFSET                                          (0x00000140)
#define SMC_CLUSTER_PLIC_PRIORITY_80__REG_ADDR                                            (0xC4000140)
#define SMC_CLUSTER_PLIC_PRIORITY_81__REG_OFFSET                                          (0x00000144)
#define SMC_CLUSTER_PLIC_PRIORITY_81__REG_ADDR                                            (0xC4000144)
#define SMC_CLUSTER_PLIC_PRIORITY_82__REG_OFFSET                                          (0x00000148)
#define SMC_CLUSTER_PLIC_PRIORITY_82__REG_ADDR                                            (0xC4000148)
#define SMC_CLUSTER_PLIC_PRIORITY_83__REG_OFFSET                                          (0x0000014C)
#define SMC_CLUSTER_PLIC_PRIORITY_83__REG_ADDR                                            (0xC400014C)
#define SMC_CLUSTER_PLIC_PRIORITY_84__REG_OFFSET                                          (0x00000150)
#define SMC_CLUSTER_PLIC_PRIORITY_84__REG_ADDR                                            (0xC4000150)
#define SMC_CLUSTER_PLIC_PRIORITY_85__REG_OFFSET                                          (0x00000154)
#define SMC_CLUSTER_PLIC_PRIORITY_85__REG_ADDR                                            (0xC4000154)
#define SMC_CLUSTER_PLIC_PRIORITY_86__REG_OFFSET                                          (0x00000158)
#define SMC_CLUSTER_PLIC_PRIORITY_86__REG_ADDR                                            (0xC4000158)
#define SMC_CLUSTER_PLIC_PRIORITY_87__REG_OFFSET                                          (0x0000015C)
#define SMC_CLUSTER_PLIC_PRIORITY_87__REG_ADDR                                            (0xC400015C)
#define SMC_CLUSTER_PLIC_PRIORITY_88__REG_OFFSET                                          (0x00000160)
#define SMC_CLUSTER_PLIC_PRIORITY_88__REG_ADDR                                            (0xC4000160)
#define SMC_CLUSTER_PLIC_PRIORITY_89__REG_OFFSET                                          (0x00000164)
#define SMC_CLUSTER_PLIC_PRIORITY_89__REG_ADDR                                            (0xC4000164)
#define SMC_CLUSTER_PLIC_PRIORITY_90__REG_OFFSET                                          (0x00000168)
#define SMC_CLUSTER_PLIC_PRIORITY_90__REG_ADDR                                            (0xC4000168)
#define SMC_CLUSTER_PLIC_PRIORITY_91__REG_OFFSET                                          (0x0000016C)
#define SMC_CLUSTER_PLIC_PRIORITY_91__REG_ADDR                                            (0xC400016C)
#define SMC_CLUSTER_PLIC_PRIORITY_92__REG_OFFSET                                          (0x00000170)
#define SMC_CLUSTER_PLIC_PRIORITY_92__REG_ADDR                                            (0xC4000170)
#define SMC_CLUSTER_PLIC_PRIORITY_93__REG_OFFSET                                          (0x00000174)
#define SMC_CLUSTER_PLIC_PRIORITY_93__REG_ADDR                                            (0xC4000174)
#define SMC_CLUSTER_PLIC_PRIORITY_94__REG_OFFSET                                          (0x00000178)
#define SMC_CLUSTER_PLIC_PRIORITY_94__REG_ADDR                                            (0xC4000178)
#define SMC_CLUSTER_PLIC_PRIORITY_95__REG_OFFSET                                          (0x0000017C)
#define SMC_CLUSTER_PLIC_PRIORITY_95__REG_ADDR                                            (0xC400017C)
#define SMC_CLUSTER_PLIC_PRIORITY_96__REG_OFFSET                                          (0x00000180)
#define SMC_CLUSTER_PLIC_PRIORITY_96__REG_ADDR                                            (0xC4000180)
#define SMC_CLUSTER_PLIC_PRIORITY_97__REG_OFFSET                                          (0x00000184)
#define SMC_CLUSTER_PLIC_PRIORITY_97__REG_ADDR                                            (0xC4000184)
#define SMC_CLUSTER_PLIC_PRIORITY_98__REG_OFFSET                                          (0x00000188)
#define SMC_CLUSTER_PLIC_PRIORITY_98__REG_ADDR                                            (0xC4000188)
#define SMC_CLUSTER_PLIC_PRIORITY_99__REG_OFFSET                                          (0x0000018C)
#define SMC_CLUSTER_PLIC_PRIORITY_99__REG_ADDR                                            (0xC400018C)
#define SMC_CLUSTER_PLIC_PRIORITY_100__REG_OFFSET                                         (0x00000190)
#define SMC_CLUSTER_PLIC_PRIORITY_100__REG_ADDR                                           (0xC4000190)
#define SMC_CLUSTER_PLIC_PRIORITY_101__REG_OFFSET                                         (0x00000194)
#define SMC_CLUSTER_PLIC_PRIORITY_101__REG_ADDR                                           (0xC4000194)
#define SMC_CLUSTER_PLIC_PRIORITY_102__REG_OFFSET                                         (0x00000198)
#define SMC_CLUSTER_PLIC_PRIORITY_102__REG_ADDR                                           (0xC4000198)
#define SMC_CLUSTER_PLIC_PRIORITY_103__REG_OFFSET                                         (0x0000019C)
#define SMC_CLUSTER_PLIC_PRIORITY_103__REG_ADDR                                           (0xC400019C)
#define SMC_CLUSTER_PLIC_PRIORITY_104__REG_OFFSET                                         (0x000001A0)
#define SMC_CLUSTER_PLIC_PRIORITY_104__REG_ADDR                                           (0xC40001A0)
#define SMC_CLUSTER_PLIC_PRIORITY_105__REG_OFFSET                                         (0x000001A4)
#define SMC_CLUSTER_PLIC_PRIORITY_105__REG_ADDR                                           (0xC40001A4)
#define SMC_CLUSTER_PLIC_PRIORITY_106__REG_OFFSET                                         (0x000001A8)
#define SMC_CLUSTER_PLIC_PRIORITY_106__REG_ADDR                                           (0xC40001A8)
#define SMC_CLUSTER_PLIC_PRIORITY_107__REG_OFFSET                                         (0x000001AC)
#define SMC_CLUSTER_PLIC_PRIORITY_107__REG_ADDR                                           (0xC40001AC)
#define SMC_CLUSTER_PLIC_PRIORITY_108__REG_OFFSET                                         (0x000001B0)
#define SMC_CLUSTER_PLIC_PRIORITY_108__REG_ADDR                                           (0xC40001B0)
#define SMC_CLUSTER_PLIC_PRIORITY_109__REG_OFFSET                                         (0x000001B4)
#define SMC_CLUSTER_PLIC_PRIORITY_109__REG_ADDR                                           (0xC40001B4)
#define SMC_CLUSTER_PLIC_PRIORITY_110__REG_OFFSET                                         (0x000001B8)
#define SMC_CLUSTER_PLIC_PRIORITY_110__REG_ADDR                                           (0xC40001B8)
#define SMC_CLUSTER_PLIC_PRIORITY_111__REG_OFFSET                                         (0x000001BC)
#define SMC_CLUSTER_PLIC_PRIORITY_111__REG_ADDR                                           (0xC40001BC)
#define SMC_CLUSTER_PLIC_PRIORITY_112__REG_OFFSET                                         (0x000001C0)
#define SMC_CLUSTER_PLIC_PRIORITY_112__REG_ADDR                                           (0xC40001C0)
#define SMC_CLUSTER_PLIC_PRIORITY_113__REG_OFFSET                                         (0x000001C4)
#define SMC_CLUSTER_PLIC_PRIORITY_113__REG_ADDR                                           (0xC40001C4)
#define SMC_CLUSTER_PLIC_PRIORITY_114__REG_OFFSET                                         (0x000001C8)
#define SMC_CLUSTER_PLIC_PRIORITY_114__REG_ADDR                                           (0xC40001C8)
#define SMC_CLUSTER_PLIC_PRIORITY_115__REG_OFFSET                                         (0x000001CC)
#define SMC_CLUSTER_PLIC_PRIORITY_115__REG_ADDR                                           (0xC40001CC)
#define SMC_CLUSTER_PLIC_PRIORITY_116__REG_OFFSET                                         (0x000001D0)
#define SMC_CLUSTER_PLIC_PRIORITY_116__REG_ADDR                                           (0xC40001D0)
#define SMC_CLUSTER_PLIC_PRIORITY_117__REG_OFFSET                                         (0x000001D4)
#define SMC_CLUSTER_PLIC_PRIORITY_117__REG_ADDR                                           (0xC40001D4)
#define SMC_CLUSTER_PLIC_PRIORITY_118__REG_OFFSET                                         (0x000001D8)
#define SMC_CLUSTER_PLIC_PRIORITY_118__REG_ADDR                                           (0xC40001D8)
#define SMC_CLUSTER_PLIC_PRIORITY_119__REG_OFFSET                                         (0x000001DC)
#define SMC_CLUSTER_PLIC_PRIORITY_119__REG_ADDR                                           (0xC40001DC)
#define SMC_CLUSTER_PLIC_PRIORITY_120__REG_OFFSET                                         (0x000001E0)
#define SMC_CLUSTER_PLIC_PRIORITY_120__REG_ADDR                                           (0xC40001E0)
#define SMC_CLUSTER_PLIC_PRIORITY_121__REG_OFFSET                                         (0x000001E4)
#define SMC_CLUSTER_PLIC_PRIORITY_121__REG_ADDR                                           (0xC40001E4)
#define SMC_CLUSTER_PLIC_PRIORITY_122__REG_OFFSET                                         (0x000001E8)
#define SMC_CLUSTER_PLIC_PRIORITY_122__REG_ADDR                                           (0xC40001E8)
#define SMC_CLUSTER_PLIC_PRIORITY_123__REG_OFFSET                                         (0x000001EC)
#define SMC_CLUSTER_PLIC_PRIORITY_123__REG_ADDR                                           (0xC40001EC)
#define SMC_CLUSTER_PLIC_PRIORITY_124__REG_OFFSET                                         (0x000001F0)
#define SMC_CLUSTER_PLIC_PRIORITY_124__REG_ADDR                                           (0xC40001F0)
#define SMC_CLUSTER_PLIC_PRIORITY_125__REG_OFFSET                                         (0x000001F4)
#define SMC_CLUSTER_PLIC_PRIORITY_125__REG_ADDR                                           (0xC40001F4)
#define SMC_CLUSTER_PLIC_PRIORITY_126__REG_OFFSET                                         (0x000001F8)
#define SMC_CLUSTER_PLIC_PRIORITY_126__REG_ADDR                                           (0xC40001F8)
#define SMC_CLUSTER_PLIC_PRIORITY_127__REG_OFFSET                                         (0x000001FC)
#define SMC_CLUSTER_PLIC_PRIORITY_127__REG_ADDR                                           (0xC40001FC)
#define SMC_CLUSTER_PLIC_PRIORITY_128__REG_OFFSET                                         (0x00000200)
#define SMC_CLUSTER_PLIC_PRIORITY_128__REG_ADDR                                           (0xC4000200)
#define SMC_CLUSTER_PLIC_PRIORITY_129__REG_OFFSET                                         (0x00000204)
#define SMC_CLUSTER_PLIC_PRIORITY_129__REG_ADDR                                           (0xC4000204)
#define SMC_CLUSTER_PLIC_PRIORITY_130__REG_OFFSET                                         (0x00000208)
#define SMC_CLUSTER_PLIC_PRIORITY_130__REG_ADDR                                           (0xC4000208)
#define SMC_CLUSTER_PLIC_PRIORITY_131__REG_OFFSET                                         (0x0000020C)
#define SMC_CLUSTER_PLIC_PRIORITY_131__REG_ADDR                                           (0xC400020C)
#define SMC_CLUSTER_PLIC_PRIORITY_132__REG_OFFSET                                         (0x00000210)
#define SMC_CLUSTER_PLIC_PRIORITY_132__REG_ADDR                                           (0xC4000210)
#define SMC_CLUSTER_PLIC_PRIORITY_133__REG_OFFSET                                         (0x00000214)
#define SMC_CLUSTER_PLIC_PRIORITY_133__REG_ADDR                                           (0xC4000214)
#define SMC_CLUSTER_PLIC_PRIORITY_134__REG_OFFSET                                         (0x00000218)
#define SMC_CLUSTER_PLIC_PRIORITY_134__REG_ADDR                                           (0xC4000218)
#define SMC_CLUSTER_PLIC_PRIORITY_135__REG_OFFSET                                         (0x0000021C)
#define SMC_CLUSTER_PLIC_PRIORITY_135__REG_ADDR                                           (0xC400021C)
#define SMC_CLUSTER_PLIC_PRIORITY_136__REG_OFFSET                                         (0x00000220)
#define SMC_CLUSTER_PLIC_PRIORITY_136__REG_ADDR                                           (0xC4000220)
#define SMC_CLUSTER_PLIC_PRIORITY_137__REG_OFFSET                                         (0x00000224)
#define SMC_CLUSTER_PLIC_PRIORITY_137__REG_ADDR                                           (0xC4000224)
#define SMC_CLUSTER_PLIC_PRIORITY_138__REG_OFFSET                                         (0x00000228)
#define SMC_CLUSTER_PLIC_PRIORITY_138__REG_ADDR                                           (0xC4000228)
#define SMC_CLUSTER_PLIC_PRIORITY_139__REG_OFFSET                                         (0x0000022C)
#define SMC_CLUSTER_PLIC_PRIORITY_139__REG_ADDR                                           (0xC400022C)
#define SMC_CLUSTER_PLIC_PRIORITY_140__REG_OFFSET                                         (0x00000230)
#define SMC_CLUSTER_PLIC_PRIORITY_140__REG_ADDR                                           (0xC4000230)
#define SMC_CLUSTER_PLIC_PRIORITY_141__REG_OFFSET                                         (0x00000234)
#define SMC_CLUSTER_PLIC_PRIORITY_141__REG_ADDR                                           (0xC4000234)
#define SMC_CLUSTER_PLIC_PRIORITY_142__REG_OFFSET                                         (0x00000238)
#define SMC_CLUSTER_PLIC_PRIORITY_142__REG_ADDR                                           (0xC4000238)
#define SMC_CLUSTER_PLIC_PRIORITY_143__REG_OFFSET                                         (0x0000023C)
#define SMC_CLUSTER_PLIC_PRIORITY_143__REG_ADDR                                           (0xC400023C)
#define SMC_CLUSTER_PLIC_PRIORITY_144__REG_OFFSET                                         (0x00000240)
#define SMC_CLUSTER_PLIC_PRIORITY_144__REG_ADDR                                           (0xC4000240)
#define SMC_CLUSTER_PLIC_PRIORITY_145__REG_OFFSET                                         (0x00000244)
#define SMC_CLUSTER_PLIC_PRIORITY_145__REG_ADDR                                           (0xC4000244)
#define SMC_CLUSTER_PLIC_PRIORITY_146__REG_OFFSET                                         (0x00000248)
#define SMC_CLUSTER_PLIC_PRIORITY_146__REG_ADDR                                           (0xC4000248)
#define SMC_CLUSTER_PLIC_PRIORITY_147__REG_OFFSET                                         (0x0000024C)
#define SMC_CLUSTER_PLIC_PRIORITY_147__REG_ADDR                                           (0xC400024C)
#define SMC_CLUSTER_PLIC_PRIORITY_148__REG_OFFSET                                         (0x00000250)
#define SMC_CLUSTER_PLIC_PRIORITY_148__REG_ADDR                                           (0xC4000250)
#define SMC_CLUSTER_PLIC_PRIORITY_149__REG_OFFSET                                         (0x00000254)
#define SMC_CLUSTER_PLIC_PRIORITY_149__REG_ADDR                                           (0xC4000254)
#define SMC_CLUSTER_PLIC_PRIORITY_150__REG_OFFSET                                         (0x00000258)
#define SMC_CLUSTER_PLIC_PRIORITY_150__REG_ADDR                                           (0xC4000258)
#define SMC_CLUSTER_PLIC_PRIORITY_151__REG_OFFSET                                         (0x0000025C)
#define SMC_CLUSTER_PLIC_PRIORITY_151__REG_ADDR                                           (0xC400025C)
#define SMC_CLUSTER_PLIC_PRIORITY_152__REG_OFFSET                                         (0x00000260)
#define SMC_CLUSTER_PLIC_PRIORITY_152__REG_ADDR                                           (0xC4000260)
#define SMC_CLUSTER_PLIC_PRIORITY_153__REG_OFFSET                                         (0x00000264)
#define SMC_CLUSTER_PLIC_PRIORITY_153__REG_ADDR                                           (0xC4000264)
#define SMC_CLUSTER_PLIC_PRIORITY_154__REG_OFFSET                                         (0x00000268)
#define SMC_CLUSTER_PLIC_PRIORITY_154__REG_ADDR                                           (0xC4000268)
#define SMC_CLUSTER_PLIC_PRIORITY_155__REG_OFFSET                                         (0x0000026C)
#define SMC_CLUSTER_PLIC_PRIORITY_155__REG_ADDR                                           (0xC400026C)
#define SMC_CLUSTER_PLIC_PRIORITY_156__REG_OFFSET                                         (0x00000270)
#define SMC_CLUSTER_PLIC_PRIORITY_156__REG_ADDR                                           (0xC4000270)
#define SMC_CLUSTER_PLIC_PRIORITY_157__REG_OFFSET                                         (0x00000274)
#define SMC_CLUSTER_PLIC_PRIORITY_157__REG_ADDR                                           (0xC4000274)
#define SMC_CLUSTER_PLIC_PRIORITY_158__REG_OFFSET                                         (0x00000278)
#define SMC_CLUSTER_PLIC_PRIORITY_158__REG_ADDR                                           (0xC4000278)
#define SMC_CLUSTER_PLIC_PRIORITY_159__REG_OFFSET                                         (0x0000027C)
#define SMC_CLUSTER_PLIC_PRIORITY_159__REG_ADDR                                           (0xC400027C)
#define SMC_CLUSTER_PLIC_PRIORITY_160__REG_OFFSET                                         (0x00000280)
#define SMC_CLUSTER_PLIC_PRIORITY_160__REG_ADDR                                           (0xC4000280)
#define SMC_CLUSTER_PLIC_PRIORITY_161__REG_OFFSET                                         (0x00000284)
#define SMC_CLUSTER_PLIC_PRIORITY_161__REG_ADDR                                           (0xC4000284)
#define SMC_CLUSTER_PLIC_PRIORITY_162__REG_OFFSET                                         (0x00000288)
#define SMC_CLUSTER_PLIC_PRIORITY_162__REG_ADDR                                           (0xC4000288)
#define SMC_CLUSTER_PLIC_PRIORITY_163__REG_OFFSET                                         (0x0000028C)
#define SMC_CLUSTER_PLIC_PRIORITY_163__REG_ADDR                                           (0xC400028C)
#define SMC_CLUSTER_PLIC_PRIORITY_164__REG_OFFSET                                         (0x00000290)
#define SMC_CLUSTER_PLIC_PRIORITY_164__REG_ADDR                                           (0xC4000290)
#define SMC_CLUSTER_PLIC_PRIORITY_165__REG_OFFSET                                         (0x00000294)
#define SMC_CLUSTER_PLIC_PRIORITY_165__REG_ADDR                                           (0xC4000294)
#define SMC_CLUSTER_PLIC_PRIORITY_166__REG_OFFSET                                         (0x00000298)
#define SMC_CLUSTER_PLIC_PRIORITY_166__REG_ADDR                                           (0xC4000298)
#define SMC_CLUSTER_PLIC_PRIORITY_167__REG_OFFSET                                         (0x0000029C)
#define SMC_CLUSTER_PLIC_PRIORITY_167__REG_ADDR                                           (0xC400029C)
#define SMC_CLUSTER_PLIC_PRIORITY_168__REG_OFFSET                                         (0x000002A0)
#define SMC_CLUSTER_PLIC_PRIORITY_168__REG_ADDR                                           (0xC40002A0)
#define SMC_CLUSTER_PLIC_PRIORITY_169__REG_OFFSET                                         (0x000002A4)
#define SMC_CLUSTER_PLIC_PRIORITY_169__REG_ADDR                                           (0xC40002A4)
#define SMC_CLUSTER_PLIC_PRIORITY_170__REG_OFFSET                                         (0x000002A8)
#define SMC_CLUSTER_PLIC_PRIORITY_170__REG_ADDR                                           (0xC40002A8)
#define SMC_CLUSTER_PLIC_PRIORITY_171__REG_OFFSET                                         (0x000002AC)
#define SMC_CLUSTER_PLIC_PRIORITY_171__REG_ADDR                                           (0xC40002AC)
#define SMC_CLUSTER_PLIC_PRIORITY_172__REG_OFFSET                                         (0x000002B0)
#define SMC_CLUSTER_PLIC_PRIORITY_172__REG_ADDR                                           (0xC40002B0)
#define SMC_CLUSTER_PLIC_PRIORITY_173__REG_OFFSET                                         (0x000002B4)
#define SMC_CLUSTER_PLIC_PRIORITY_173__REG_ADDR                                           (0xC40002B4)
#define SMC_CLUSTER_PLIC_PRIORITY_174__REG_OFFSET                                         (0x000002B8)
#define SMC_CLUSTER_PLIC_PRIORITY_174__REG_ADDR                                           (0xC40002B8)
#define SMC_CLUSTER_PLIC_PRIORITY_175__REG_OFFSET                                         (0x000002BC)
#define SMC_CLUSTER_PLIC_PRIORITY_175__REG_ADDR                                           (0xC40002BC)
#define SMC_CLUSTER_PLIC_PRIORITY_176__REG_OFFSET                                         (0x000002C0)
#define SMC_CLUSTER_PLIC_PRIORITY_176__REG_ADDR                                           (0xC40002C0)
#define SMC_CLUSTER_PLIC_PRIORITY_177__REG_OFFSET                                         (0x000002C4)
#define SMC_CLUSTER_PLIC_PRIORITY_177__REG_ADDR                                           (0xC40002C4)
#define SMC_CLUSTER_PLIC_PRIORITY_178__REG_OFFSET                                         (0x000002C8)
#define SMC_CLUSTER_PLIC_PRIORITY_178__REG_ADDR                                           (0xC40002C8)
#define SMC_CLUSTER_PLIC_PRIORITY_179__REG_OFFSET                                         (0x000002CC)
#define SMC_CLUSTER_PLIC_PRIORITY_179__REG_ADDR                                           (0xC40002CC)
#define SMC_CLUSTER_PLIC_PRIORITY_180__REG_OFFSET                                         (0x000002D0)
#define SMC_CLUSTER_PLIC_PRIORITY_180__REG_ADDR                                           (0xC40002D0)
#define SMC_CLUSTER_PLIC_PRIORITY_181__REG_OFFSET                                         (0x000002D4)
#define SMC_CLUSTER_PLIC_PRIORITY_181__REG_ADDR                                           (0xC40002D4)
#define SMC_CLUSTER_PLIC_PRIORITY_182__REG_OFFSET                                         (0x000002D8)
#define SMC_CLUSTER_PLIC_PRIORITY_182__REG_ADDR                                           (0xC40002D8)
#define SMC_CLUSTER_PLIC_PRIORITY_183__REG_OFFSET                                         (0x000002DC)
#define SMC_CLUSTER_PLIC_PRIORITY_183__REG_ADDR                                           (0xC40002DC)
#define SMC_CLUSTER_PLIC_PRIORITY_184__REG_OFFSET                                         (0x000002E0)
#define SMC_CLUSTER_PLIC_PRIORITY_184__REG_ADDR                                           (0xC40002E0)
#define SMC_CLUSTER_PLIC_PRIORITY_185__REG_OFFSET                                         (0x000002E4)
#define SMC_CLUSTER_PLIC_PRIORITY_185__REG_ADDR                                           (0xC40002E4)
#define SMC_CLUSTER_PLIC_PRIORITY_186__REG_OFFSET                                         (0x000002E8)
#define SMC_CLUSTER_PLIC_PRIORITY_186__REG_ADDR                                           (0xC40002E8)
#define SMC_CLUSTER_PLIC_PRIORITY_187__REG_OFFSET                                         (0x000002EC)
#define SMC_CLUSTER_PLIC_PRIORITY_187__REG_ADDR                                           (0xC40002EC)
#define SMC_CLUSTER_PLIC_PRIORITY_188__REG_OFFSET                                         (0x000002F0)
#define SMC_CLUSTER_PLIC_PRIORITY_188__REG_ADDR                                           (0xC40002F0)
#define SMC_CLUSTER_PLIC_PRIORITY_189__REG_OFFSET                                         (0x000002F4)
#define SMC_CLUSTER_PLIC_PRIORITY_189__REG_ADDR                                           (0xC40002F4)
#define SMC_CLUSTER_PLIC_PRIORITY_190__REG_OFFSET                                         (0x000002F8)
#define SMC_CLUSTER_PLIC_PRIORITY_190__REG_ADDR                                           (0xC40002F8)
#define SMC_CLUSTER_PLIC_PRIORITY_191__REG_OFFSET                                         (0x000002FC)
#define SMC_CLUSTER_PLIC_PRIORITY_191__REG_ADDR                                           (0xC40002FC)
#define SMC_CLUSTER_PLIC_PRIORITY_192__REG_OFFSET                                         (0x00000300)
#define SMC_CLUSTER_PLIC_PRIORITY_192__REG_ADDR                                           (0xC4000300)
#define SMC_CLUSTER_PLIC_PRIORITY_193__REG_OFFSET                                         (0x00000304)
#define SMC_CLUSTER_PLIC_PRIORITY_193__REG_ADDR                                           (0xC4000304)
#define SMC_CLUSTER_PLIC_PENDING_0__REG_OFFSET                                            (0x00001000)
#define SMC_CLUSTER_PLIC_PENDING_0__REG_ADDR                                              (0xC4001000)
#define SMC_CLUSTER_PLIC_PENDING_1__REG_OFFSET                                            (0x00001004)
#define SMC_CLUSTER_PLIC_PENDING_1__REG_ADDR                                              (0xC4001004)
#define SMC_CLUSTER_PLIC_PENDING_2__REG_OFFSET                                            (0x00001008)
#define SMC_CLUSTER_PLIC_PENDING_2__REG_ADDR                                              (0xC4001008)
#define SMC_CLUSTER_PLIC_PENDING_3__REG_OFFSET                                            (0x0000100C)
#define SMC_CLUSTER_PLIC_PENDING_3__REG_ADDR                                              (0xC400100C)
#define SMC_CLUSTER_PLIC_PENDING_4__REG_OFFSET                                            (0x00001010)
#define SMC_CLUSTER_PLIC_PENDING_4__REG_ADDR                                              (0xC4001010)
#define SMC_CLUSTER_PLIC_PENDING_5__REG_OFFSET                                            (0x00001014)
#define SMC_CLUSTER_PLIC_PENDING_5__REG_ADDR                                              (0xC4001014)
#define SMC_CLUSTER_PLIC_PENDING_6__REG_OFFSET                                            (0x00001018)
#define SMC_CLUSTER_PLIC_PENDING_6__REG_ADDR                                              (0xC4001018)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_0__REG_OFFSET                                  (0x00002000)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_0__REG_ADDR                                    (0xC4002000)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_1__REG_OFFSET                                  (0x00002004)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_1__REG_ADDR                                    (0xC4002004)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_2__REG_OFFSET                                  (0x00002008)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_2__REG_ADDR                                    (0xC4002008)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_3__REG_OFFSET                                  (0x0000200C)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_3__REG_ADDR                                    (0xC400200C)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_4__REG_OFFSET                                  (0x00002010)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_4__REG_ADDR                                    (0xC4002010)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_5__REG_OFFSET                                  (0x00002014)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_5__REG_ADDR                                    (0xC4002014)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_6__REG_OFFSET                                  (0x00002018)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_ENABLE_6__REG_ADDR                                    (0xC4002018)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_0__REG_OFFSET                                  (0x00002080)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_0__REG_ADDR                                    (0xC4002080)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_1__REG_OFFSET                                  (0x00002084)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_1__REG_ADDR                                    (0xC4002084)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_2__REG_OFFSET                                  (0x00002088)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_2__REG_ADDR                                    (0xC4002088)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_3__REG_OFFSET                                  (0x0000208C)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_3__REG_ADDR                                    (0xC400208C)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_4__REG_OFFSET                                  (0x00002090)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_4__REG_ADDR                                    (0xC4002090)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_5__REG_OFFSET                                  (0x00002094)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_5__REG_ADDR                                    (0xC4002094)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_6__REG_OFFSET                                  (0x00002098)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_ENABLE_6__REG_ADDR                                    (0xC4002098)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_0__REG_OFFSET                                  (0x00002100)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_0__REG_ADDR                                    (0xC4002100)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_1__REG_OFFSET                                  (0x00002104)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_1__REG_ADDR                                    (0xC4002104)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_2__REG_OFFSET                                  (0x00002108)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_2__REG_ADDR                                    (0xC4002108)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_3__REG_OFFSET                                  (0x0000210C)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_3__REG_ADDR                                    (0xC400210C)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_4__REG_OFFSET                                  (0x00002110)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_4__REG_ADDR                                    (0xC4002110)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_5__REG_OFFSET                                  (0x00002114)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_5__REG_ADDR                                    (0xC4002114)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_6__REG_OFFSET                                  (0x00002118)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_ENABLE_6__REG_ADDR                                    (0xC4002118)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_0__REG_OFFSET                                  (0x00002180)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_0__REG_ADDR                                    (0xC4002180)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_1__REG_OFFSET                                  (0x00002184)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_1__REG_ADDR                                    (0xC4002184)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_2__REG_OFFSET                                  (0x00002188)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_2__REG_ADDR                                    (0xC4002188)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_3__REG_OFFSET                                  (0x0000218C)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_3__REG_ADDR                                    (0xC400218C)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_4__REG_OFFSET                                  (0x00002190)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_4__REG_ADDR                                    (0xC4002190)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_5__REG_OFFSET                                  (0x00002194)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_5__REG_ADDR                                    (0xC4002194)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_6__REG_OFFSET                                  (0x00002198)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_ENABLE_6__REG_ADDR                                    (0xC4002198)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_0__REG_OFFSET                                  (0x00002200)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_0__REG_ADDR                                    (0xC4002200)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_1__REG_OFFSET                                  (0x00002204)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_1__REG_ADDR                                    (0xC4002204)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_2__REG_OFFSET                                  (0x00002208)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_2__REG_ADDR                                    (0xC4002208)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_3__REG_OFFSET                                  (0x0000220C)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_3__REG_ADDR                                    (0xC400220C)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_4__REG_OFFSET                                  (0x00002210)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_4__REG_ADDR                                    (0xC4002210)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_5__REG_OFFSET                                  (0x00002214)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_5__REG_ADDR                                    (0xC4002214)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_6__REG_OFFSET                                  (0x00002218)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_ENABLE_6__REG_ADDR                                    (0xC4002218)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_0__REG_OFFSET                                  (0x00002280)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_0__REG_ADDR                                    (0xC4002280)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_1__REG_OFFSET                                  (0x00002284)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_1__REG_ADDR                                    (0xC4002284)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_2__REG_OFFSET                                  (0x00002288)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_2__REG_ADDR                                    (0xC4002288)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_3__REG_OFFSET                                  (0x0000228C)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_3__REG_ADDR                                    (0xC400228C)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_4__REG_OFFSET                                  (0x00002290)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_4__REG_ADDR                                    (0xC4002290)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_5__REG_OFFSET                                  (0x00002294)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_5__REG_ADDR                                    (0xC4002294)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_6__REG_OFFSET                                  (0x00002298)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_ENABLE_6__REG_ADDR                                    (0xC4002298)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_0__REG_OFFSET                                  (0x00002300)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_0__REG_ADDR                                    (0xC4002300)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_1__REG_OFFSET                                  (0x00002304)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_1__REG_ADDR                                    (0xC4002304)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_2__REG_OFFSET                                  (0x00002308)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_2__REG_ADDR                                    (0xC4002308)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_3__REG_OFFSET                                  (0x0000230C)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_3__REG_ADDR                                    (0xC400230C)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_4__REG_OFFSET                                  (0x00002310)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_4__REG_ADDR                                    (0xC4002310)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_5__REG_OFFSET                                  (0x00002314)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_5__REG_ADDR                                    (0xC4002314)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_6__REG_OFFSET                                  (0x00002318)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_ENABLE_6__REG_ADDR                                    (0xC4002318)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_0__REG_OFFSET                                  (0x00002380)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_0__REG_ADDR                                    (0xC4002380)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_1__REG_OFFSET                                  (0x00002384)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_1__REG_ADDR                                    (0xC4002384)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_2__REG_OFFSET                                  (0x00002388)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_2__REG_ADDR                                    (0xC4002388)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_3__REG_OFFSET                                  (0x0000238C)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_3__REG_ADDR                                    (0xC400238C)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_4__REG_OFFSET                                  (0x00002390)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_4__REG_ADDR                                    (0xC4002390)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_5__REG_OFFSET                                  (0x00002394)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_5__REG_ADDR                                    (0xC4002394)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_6__REG_OFFSET                                  (0x00002398)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_ENABLE_6__REG_ADDR                                    (0xC4002398)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_THRESHOLD_REG_OFFSET                                  (0x00200000)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_THRESHOLD_REG_ADDR                                    (0xC4200000)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00200004)
#define SMC_CLUSTER_PLIC_CORE0_MEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4200004)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_THRESHOLD_REG_OFFSET                                  (0x00201000)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_THRESHOLD_REG_ADDR                                    (0xC4201000)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00201004)
#define SMC_CLUSTER_PLIC_CORE1_MEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4201004)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_THRESHOLD_REG_OFFSET                                  (0x00202000)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_THRESHOLD_REG_ADDR                                    (0xC4202000)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00202004)
#define SMC_CLUSTER_PLIC_CORE2_MEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4202004)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_THRESHOLD_REG_OFFSET                                  (0x00203000)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_THRESHOLD_REG_ADDR                                    (0xC4203000)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00203004)
#define SMC_CLUSTER_PLIC_CORE3_MEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4203004)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_THRESHOLD_REG_OFFSET                                  (0x00204000)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_THRESHOLD_REG_ADDR                                    (0xC4204000)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00204004)
#define SMC_CLUSTER_PLIC_CORE0_SEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4204004)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_THRESHOLD_REG_OFFSET                                  (0x00205000)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_THRESHOLD_REG_ADDR                                    (0xC4205000)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00205004)
#define SMC_CLUSTER_PLIC_CORE1_SEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4205004)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_THRESHOLD_REG_OFFSET                                  (0x00206000)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_THRESHOLD_REG_ADDR                                    (0xC4206000)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00206004)
#define SMC_CLUSTER_PLIC_CORE2_SEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4206004)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_THRESHOLD_REG_OFFSET                                  (0x00207000)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_THRESHOLD_REG_ADDR                                    (0xC4207000)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_CLAIM_COMPLETE_REG_OFFSET                             (0x00207004)
#define SMC_CLUSTER_PLIC_CORE3_SEIP_CLAIM_COMPLETE_REG_ADDR                               (0xC4207004)


//==============================================================================
// Addresses for Address Map: smc_cluster_clint
//==============================================================================


#define SMC_CLUSTER_CLINT_REG_MAP_BASE_ADDR  (0xC8000000)
#define SMC_CLUSTER_CLINT_REG_MAP_SIZE       (0x0000C000)

#define SMC_CLUSTER_CLINT_MSIP_0__REG_OFFSET                                              (0x00000000)
#define SMC_CLUSTER_CLINT_MSIP_0__REG_ADDR                                                (0xC8000000)
#define SMC_CLUSTER_CLINT_MSIP_1__REG_OFFSET                                              (0x00000004)
#define SMC_CLUSTER_CLINT_MSIP_1__REG_ADDR                                                (0xC8000004)
#define SMC_CLUSTER_CLINT_MSIP_2__REG_OFFSET                                              (0x00000008)
#define SMC_CLUSTER_CLINT_MSIP_2__REG_ADDR                                                (0xC8000008)
#define SMC_CLUSTER_CLINT_MSIP_3__REG_OFFSET                                              (0x0000000C)
#define SMC_CLUSTER_CLINT_MSIP_3__REG_ADDR                                                (0xC800000C)
#define SMC_CLUSTER_CLINT_MTIMECMP_0__REG_OFFSET                                          (0x00004000)
#define SMC_CLUSTER_CLINT_MTIMECMP_0__REG_ADDR                                            (0xC8004000)
#define SMC_CLUSTER_CLINT_MTIMECMP_1__REG_OFFSET                                          (0x00004008)
#define SMC_CLUSTER_CLINT_MTIMECMP_1__REG_ADDR                                            (0xC8004008)
#define SMC_CLUSTER_CLINT_MTIMECMP_2__REG_OFFSET                                          (0x00004010)
#define SMC_CLUSTER_CLINT_MTIMECMP_2__REG_ADDR                                            (0xC8004010)
#define SMC_CLUSTER_CLINT_MTIMECMP_3__REG_OFFSET                                          (0x00004018)
#define SMC_CLUSTER_CLINT_MTIMECMP_3__REG_ADDR                                            (0xC8004018)
#define SMC_CLUSTER_CLINT_MTIME_REG_OFFSET                                                (0x0000BFF8)
#define SMC_CLUSTER_CLINT_MTIME_REG_ADDR                                                  (0xC800BFF8)


//==============================================================================
// Addresses for Address Map: smc_cluster_core0_beu
//==============================================================================


#define SMC_CLUSTER_CORE0_BEU_REG_MAP_BASE_ADDR  (0xC8010000)
#define SMC_CLUSTER_CORE0_BEU_REG_MAP_SIZE       (0x00000030)

#define SMC_CLUSTER_CORE0_BEU_CAUSE_REG_OFFSET                                            (0x00000000)
#define SMC_CLUSTER_CORE0_BEU_CAUSE_REG_ADDR                                              (0xC8010000)
#define SMC_CLUSTER_CORE0_BEU_PHYS_ADDR_REG_OFFSET                                        (0x00000008)
#define SMC_CLUSTER_CORE0_BEU_PHYS_ADDR_REG_ADDR                                          (0xC8010008)
#define SMC_CLUSTER_CORE0_BEU_ENABLE_REG_OFFSET                                           (0x00000010)
#define SMC_CLUSTER_CORE0_BEU_ENABLE_REG_ADDR                                             (0xC8010010)
#define SMC_CLUSTER_CORE0_BEU_PLIC_ENABLE_REG_OFFSET                                      (0x00000018)
#define SMC_CLUSTER_CORE0_BEU_PLIC_ENABLE_REG_ADDR                                        (0xC8010018)
#define SMC_CLUSTER_CORE0_BEU_ACCRUED_ENABLE_REG_OFFSET                                   (0x00000020)
#define SMC_CLUSTER_CORE0_BEU_ACCRUED_ENABLE_REG_ADDR                                     (0xC8010020)
#define SMC_CLUSTER_CORE0_BEU_LOCAL_ENABLE_REG_OFFSET                                     (0x00000028)
#define SMC_CLUSTER_CORE0_BEU_LOCAL_ENABLE_REG_ADDR                                       (0xC8010028)


//==============================================================================
// Addresses for Address Map: smc_cluster_core1_beu
//==============================================================================


#define SMC_CLUSTER_CORE1_BEU_REG_MAP_BASE_ADDR  (0xC8011000)
#define SMC_CLUSTER_CORE1_BEU_REG_MAP_SIZE       (0x00000030)

#define SMC_CLUSTER_CORE1_BEU_CAUSE_REG_OFFSET                                            (0x00000000)
#define SMC_CLUSTER_CORE1_BEU_CAUSE_REG_ADDR                                              (0xC8011000)
#define SMC_CLUSTER_CORE1_BEU_PHYS_ADDR_REG_OFFSET                                        (0x00000008)
#define SMC_CLUSTER_CORE1_BEU_PHYS_ADDR_REG_ADDR                                          (0xC8011008)
#define SMC_CLUSTER_CORE1_BEU_ENABLE_REG_OFFSET                                           (0x00000010)
#define SMC_CLUSTER_CORE1_BEU_ENABLE_REG_ADDR                                             (0xC8011010)
#define SMC_CLUSTER_CORE1_BEU_PLIC_ENABLE_REG_OFFSET                                      (0x00000018)
#define SMC_CLUSTER_CORE1_BEU_PLIC_ENABLE_REG_ADDR                                        (0xC8011018)
#define SMC_CLUSTER_CORE1_BEU_ACCRUED_ENABLE_REG_OFFSET                                   (0x00000020)
#define SMC_CLUSTER_CORE1_BEU_ACCRUED_ENABLE_REG_ADDR                                     (0xC8011020)
#define SMC_CLUSTER_CORE1_BEU_LOCAL_ENABLE_REG_OFFSET                                     (0x00000028)
#define SMC_CLUSTER_CORE1_BEU_LOCAL_ENABLE_REG_ADDR                                       (0xC8011028)


//==============================================================================
// Addresses for Address Map: smc_cluster_core2_beu
//==============================================================================


#define SMC_CLUSTER_CORE2_BEU_REG_MAP_BASE_ADDR  (0xC8012000)
#define SMC_CLUSTER_CORE2_BEU_REG_MAP_SIZE       (0x00000030)

#define SMC_CLUSTER_CORE2_BEU_CAUSE_REG_OFFSET                                            (0x00000000)
#define SMC_CLUSTER_CORE2_BEU_CAUSE_REG_ADDR                                              (0xC8012000)
#define SMC_CLUSTER_CORE2_BEU_PHYS_ADDR_REG_OFFSET                                        (0x00000008)
#define SMC_CLUSTER_CORE2_BEU_PHYS_ADDR_REG_ADDR                                          (0xC8012008)
#define SMC_CLUSTER_CORE2_BEU_ENABLE_REG_OFFSET                                           (0x00000010)
#define SMC_CLUSTER_CORE2_BEU_ENABLE_REG_ADDR                                             (0xC8012010)
#define SMC_CLUSTER_CORE2_BEU_PLIC_ENABLE_REG_OFFSET                                      (0x00000018)
#define SMC_CLUSTER_CORE2_BEU_PLIC_ENABLE_REG_ADDR                                        (0xC8012018)
#define SMC_CLUSTER_CORE2_BEU_ACCRUED_ENABLE_REG_OFFSET                                   (0x00000020)
#define SMC_CLUSTER_CORE2_BEU_ACCRUED_ENABLE_REG_ADDR                                     (0xC8012020)
#define SMC_CLUSTER_CORE2_BEU_LOCAL_ENABLE_REG_OFFSET                                     (0x00000028)
#define SMC_CLUSTER_CORE2_BEU_LOCAL_ENABLE_REG_ADDR                                       (0xC8012028)


//==============================================================================
// Addresses for Address Map: smc_cluster_core3_beu
//==============================================================================


#define SMC_CLUSTER_CORE3_BEU_REG_MAP_BASE_ADDR  (0xC8013000)
#define SMC_CLUSTER_CORE3_BEU_REG_MAP_SIZE       (0x00000030)

#define SMC_CLUSTER_CORE3_BEU_CAUSE_REG_OFFSET                                            (0x00000000)
#define SMC_CLUSTER_CORE3_BEU_CAUSE_REG_ADDR                                              (0xC8013000)
#define SMC_CLUSTER_CORE3_BEU_PHYS_ADDR_REG_OFFSET                                        (0x00000008)
#define SMC_CLUSTER_CORE3_BEU_PHYS_ADDR_REG_ADDR                                          (0xC8013008)
#define SMC_CLUSTER_CORE3_BEU_ENABLE_REG_OFFSET                                           (0x00000010)
#define SMC_CLUSTER_CORE3_BEU_ENABLE_REG_ADDR                                             (0xC8013010)
#define SMC_CLUSTER_CORE3_BEU_PLIC_ENABLE_REG_OFFSET                                      (0x00000018)
#define SMC_CLUSTER_CORE3_BEU_PLIC_ENABLE_REG_ADDR                                        (0xC8013018)
#define SMC_CLUSTER_CORE3_BEU_ACCRUED_ENABLE_REG_OFFSET                                   (0x00000020)
#define SMC_CLUSTER_CORE3_BEU_ACCRUED_ENABLE_REG_ADDR                                     (0xC8013020)
#define SMC_CLUSTER_CORE3_BEU_LOCAL_ENABLE_REG_OFFSET                                     (0x00000028)
#define SMC_CLUSTER_CORE3_BEU_LOCAL_ENABLE_REG_ADDR                                       (0xC8013028)


#ifndef __ASSEMBLER__

#include <stdint.h>

//==============================================================================
// Structs for Address Map: smc_cpu
//==============================================================================


typedef struct {
    uint32_t wdogscale : 4;
    uint32_t rsvd0 : 4;
    uint32_t wdogrsten : 1;
    uint32_t wdogzerocmp : 1;
    uint32_t rsvd1 : 2;
    uint32_t wdogenalways : 1;
    uint32_t wdogcoreawake : 1;
    uint32_t rsvd2 : 14;
    uint32_t wdogip0 : 1;
    uint32_t rsvd3 : 3;
} WDT_CTRL_reg_t;

typedef union {
    uint32_t val;
    WDT_CTRL_reg_t f;
} WDT_CTRL_reg_u;

#define WDT_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t wdogcount : 31;
} WDT_COUNT_reg_t;

typedef union {
    uint32_t val;
    WDT_COUNT_reg_t f;
} WDT_COUNT_reg_u;

#define WDT_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t wdogs : 16;
} WDT_SCALED_COUNT_reg_t;

typedef union {
    uint32_t val;
    WDT_SCALED_COUNT_reg_t f;
} WDT_SCALED_COUNT_reg_u;

#define WDT_SCALED_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t wdogfeed : 32;
} WDT_FEED_reg_t;

typedef union {
    uint32_t val;
    WDT_FEED_reg_t f;
} WDT_FEED_reg_u;

#define WDT_FEED_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t wdogkey : 32;
} WDT_KEY_reg_t;

typedef union {
    uint32_t val;
    WDT_KEY_reg_t f;
} WDT_KEY_reg_u;

#define WDT_KEY_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t wdogcmp0 : 16;
} WDT_CMP_reg_t;

typedef union {
    uint32_t val;
    WDT_CMP_reg_t f;
} WDT_CMP_reg_u;

#define WDT_CMP_REG_DEFAULT (0x00001000)


typedef struct {
    uint32_t data : 32;
} DEBUG_MODULE_ABSTRACTDATA_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_ABSTRACTDATA_reg_t f;
} DEBUG_MODULE_ABSTRACTDATA_reg_u;

#define DEBUG_MODULE_ABSTRACTDATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dmactive : 1;
    uint32_t ndmreset : 1;
    uint32_t clrresethaltreq : 1;
    uint32_t setresethaltreq : 1;
    uint32_t _reserved_5_4 : 2;
    uint32_t hartselhi : 10;
    uint32_t hartsello : 10;
    uint32_t hasel : 1;
    uint32_t _reserved_27 : 1;
    uint32_t ackhavereset : 1;
    uint32_t hartreset : 1;
    uint32_t resumereq : 1;
    uint32_t haltreq : 1;
} DEBUG_MODULE_DMCONTROL_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_DMCONTROL_reg_t f;
} DEBUG_MODULE_DMCONTROL_reg_u;

#define DEBUG_MODULE_DMCONTROL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t version : 4;
    uint32_t confstrptrvalid : 1;
    uint32_t hasresethaltreq : 1;
    uint32_t authbusy : 1;
    uint32_t authenticated : 1;
    uint32_t anyhalted : 1;
    uint32_t allhalted : 1;
    uint32_t anyrunning : 1;
    uint32_t allrunning : 1;
    uint32_t anyunavail : 1;
    uint32_t allunavail : 1;
    uint32_t anynonexistent : 1;
    uint32_t allnonexistent : 1;
    uint32_t anyresumeack : 1;
    uint32_t allresumeack : 1;
    uint32_t anyhavereset : 1;
    uint32_t allhavereset : 1;
    uint32_t _reserved_21_20 : 2;
    uint32_t impebreak : 1;
    uint32_t _reserved_31_23 : 9;
} DEBUG_MODULE_DMSTATUS_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_DMSTATUS_reg_t f;
} DEBUG_MODULE_DMSTATUS_reg_u;

#define DEBUG_MODULE_DMSTATUS_REG_DEFAULT (0x00000002)


typedef struct {
    uint32_t dataaddr : 12;
    uint32_t datasize : 4;
    uint32_t dataaccess : 1;
    uint32_t _reserved_19_17 : 3;
    uint32_t nscratch : 4;
    uint32_t _reserved_31_24 : 8;
} DEBUG_MODULE_HARTINFO_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_HARTINFO_reg_t f;
} DEBUG_MODULE_HARTINFO_reg_u;

#define DEBUG_MODULE_HARTINFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t haltsum1 : 32;
} DEBUG_MODULE_HALTSUM1_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_HALTSUM1_reg_t f;
} DEBUG_MODULE_HALTSUM1_reg_u;

#define DEBUG_MODULE_HALTSUM1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t hawindowsel : 15;
    uint32_t _reserved_31_15 : 17;
} DEBUG_MODULE_HAWINDOWSEL_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_HAWINDOWSEL_reg_t f;
} DEBUG_MODULE_HAWINDOWSEL_reg_u;

#define DEBUG_MODULE_HAWINDOWSEL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t maskdata : 32;
} DEBUG_MODULE_HAWINDOW_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_HAWINDOW_reg_t f;
} DEBUG_MODULE_HAWINDOW_reg_u;

#define DEBUG_MODULE_HAWINDOW_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t datacount : 4;
    uint32_t _reserved_7_4 : 4;
    uint32_t cmderr : 3;
    uint32_t _reserved_11 : 1;
    uint32_t busy : 1;
    uint32_t _reserved_23_13 : 11;
    uint32_t progbufsize : 5;
    uint32_t _reserved_31_29 : 3;
} DEBUG_MODULE_ABSTRACTCS_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_ABSTRACTCS_reg_t f;
} DEBUG_MODULE_ABSTRACTCS_reg_u;

#define DEBUG_MODULE_ABSTRACTCS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t control : 24;
    uint32_t cmdtype : 8;
} DEBUG_MODULE_COMMAND_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_COMMAND_reg_t f;
} DEBUG_MODULE_COMMAND_reg_u;

#define DEBUG_MODULE_COMMAND_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t autoexecdata : 12;
    uint32_t _reserved_15_12 : 4;
    uint32_t autoexecprogbuf : 16;
} DEBUG_MODULE_ABSTRACTAUTO_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_ABSTRACTAUTO_reg_t f;
} DEBUG_MODULE_ABSTRACTAUTO_reg_u;

#define DEBUG_MODULE_ABSTRACTAUTO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t addr : 32;
} DEBUG_MODULE_CONFSTRPTR_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_CONFSTRPTR_reg_t f;
} DEBUG_MODULE_CONFSTRPTR_reg_u;

#define DEBUG_MODULE_CONFSTRPTR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t addr : 32;
} DEBUG_MODULE_NEXTDM_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_NEXTDM_reg_t f;
} DEBUG_MODULE_NEXTDM_reg_u;

#define DEBUG_MODULE_NEXTDM_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} DEBUG_MODULE_PROGBUF_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_PROGBUF_reg_t f;
} DEBUG_MODULE_PROGBUF_reg_u;

#define DEBUG_MODULE_PROGBUF_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} DEBUG_MODULE_AUTHDATA_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_AUTHDATA_reg_t f;
} DEBUG_MODULE_AUTHDATA_reg_u;

#define DEBUG_MODULE_AUTHDATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t haltsum2 : 32;
} DEBUG_MODULE_HALTSUM2_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_HALTSUM2_reg_t f;
} DEBUG_MODULE_HALTSUM2_reg_u;

#define DEBUG_MODULE_HALTSUM2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t haltsum3 : 32;
} DEBUG_MODULE_HALTSUM3_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_HALTSUM3_reg_t f;
} DEBUG_MODULE_HALTSUM3_reg_u;

#define DEBUG_MODULE_HALTSUM3_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t address : 32;
} DEBUG_MODULE_SBADDRESS3_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBADDRESS3_reg_t f;
} DEBUG_MODULE_SBADDRESS3_reg_u;

#define DEBUG_MODULE_SBADDRESS3_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sbaccess8 : 1;
    uint32_t sbaccess16 : 1;
    uint32_t sbaccess32 : 1;
    uint32_t sbaccess64 : 1;
    uint32_t sbaccess128 : 1;
    uint32_t sbasize : 4;
    uint32_t sberror : 3;
    uint32_t _reserved_14_12 : 3;
    uint32_t sbreadondata : 1;
    uint32_t sbautoincrement : 1;
    uint32_t sbaccess : 3;
    uint32_t sbreadonaddr : 1;
    uint32_t sbbusy : 1;
    uint32_t sbbusyerror : 1;
    uint32_t _reserved_28_23 : 6;
    uint32_t sbversion : 3;
} DEBUG_MODULE_SBCS_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBCS_reg_t f;
} DEBUG_MODULE_SBCS_reg_u;

#define DEBUG_MODULE_SBCS_REG_DEFAULT (0x20040000)


typedef struct {
    uint32_t address : 32;
} DEBUG_MODULE_SBADDRESS0_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBADDRESS0_reg_t f;
} DEBUG_MODULE_SBADDRESS0_reg_u;

#define DEBUG_MODULE_SBADDRESS0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t address : 32;
} DEBUG_MODULE_SBADDRESS1_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBADDRESS1_reg_t f;
} DEBUG_MODULE_SBADDRESS1_reg_u;

#define DEBUG_MODULE_SBADDRESS1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t address : 32;
} DEBUG_MODULE_SBADDRESS2_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBADDRESS2_reg_t f;
} DEBUG_MODULE_SBADDRESS2_reg_u;

#define DEBUG_MODULE_SBADDRESS2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} DEBUG_MODULE_SBDATA0_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBDATA0_reg_t f;
} DEBUG_MODULE_SBDATA0_reg_u;

#define DEBUG_MODULE_SBDATA0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} DEBUG_MODULE_SBDATA1_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBDATA1_reg_t f;
} DEBUG_MODULE_SBDATA1_reg_u;

#define DEBUG_MODULE_SBDATA1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} DEBUG_MODULE_SBDATA2_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBDATA2_reg_t f;
} DEBUG_MODULE_SBDATA2_reg_u;

#define DEBUG_MODULE_SBDATA2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} DEBUG_MODULE_SBDATA3_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_SBDATA3_reg_t f;
} DEBUG_MODULE_SBDATA3_reg_u;

#define DEBUG_MODULE_SBDATA3_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t haltsum0 : 32;
} DEBUG_MODULE_HALTSUM0_reg_t;

typedef union {
    uint32_t val;
    DEBUG_MODULE_HALTSUM0_reg_t f;
} DEBUG_MODULE_HALTSUM0_reg_u;

#define DEBUG_MODULE_HALTSUM0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t version_lo : 32;
} SMC_WRAP_RESET_UNIT_MASTER_VERSION_LO_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_VERSION_LO_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_VERSION_LO_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_VERSION_LO_REG_DEFAULT (0x000100A0)


typedef struct {
    uint32_t version_hi : 32;
} SMC_WRAP_RESET_UNIT_MASTER_VERSION_HI_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_VERSION_HI_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_VERSION_HI_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_VERSION_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t chip_id : 2;
} SMC_WRAP_RESET_UNIT_MASTER_CHIP_ID_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_CHIP_ID_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_CHIP_ID_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_CHIP_ID_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t lc_state : 4;
} SMC_WRAP_RESET_UNIT_MASTER_LC_STATE_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_LC_STATE_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_LC_STATE_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_LC_STATE_REG_DEFAULT (0x0000000F)


typedef struct {
    uint32_t ss_config : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t config_lock : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_LOCK_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_LOCK_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_LOCK_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_LOCK_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ndmreset_process : 4;
    uint32_t ndmreset_request : 4;
} SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t reset_n_n0_scan : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_N_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_N_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_N_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_N_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t reset_n_n0_scan : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_WARM_RESET_N_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_WARM_RESET_N_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_WARM_RESET_N_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_WARM_RESET_N_REG_DEFAULT (0xFFFFFFFF)


typedef struct {
    uint32_t configuration_state_hold : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_HOLD_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_HOLD_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_HOLD_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_HOLD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sram_hold : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_SRAM_HOLD_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_SRAM_HOLD_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_SRAM_HOLD_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_SRAM_HOLD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t critical_signal_hold : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CRITICAL_HOLD_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CRITICAL_HOLD_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_CRITICAL_HOLD_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CRITICAL_HOLD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t debug_hold : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_DEBUG_HOLD_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_DEBUG_HOLD_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_DEBUG_HOLD_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_DEBUG_HOLD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t reset_complete : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_RESET_COMPLETE_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_RESET_COMPLETE_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_RESET_COMPLETE_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_RESET_COMPLETE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cold_reset_lock : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_LOCK_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_LOCK_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_LOCK_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_LOCK_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t force_ss_to_ref_clk_n : 32;
} SMC_WRAP_RESET_UNIT_MASTER_SS_FORCE_TO_REF_CLK_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SS_FORCE_TO_REF_CLK_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SS_FORCE_TO_REF_CLK_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SS_FORCE_TO_REF_CLK_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t straps : 32;
} SMC_WRAP_RESET_UNIT_MASTER_STRAPS_LO_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_STRAPS_LO_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_STRAPS_LO_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_STRAPS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t straps : 32;
} SMC_WRAP_RESET_UNIT_MASTER_STRAPS_HI_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_STRAPS_HI_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_STRAPS_HI_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_STRAPS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t i3c_reset_n_n0_scan : 1;
    uint32_t rsvd_0 : 3;
    uint32_t pvt_reset_n_n0_scan : 1;
    uint32_t rsvd_1 : 3;
    uint32_t avs_reset_n_n0_scan : 1;
    uint32_t rsvd_2 : 3;
    uint32_t i2c_reset_n_n0_scan : 1;
    uint32_t rsvd_3 : 3;
    uint32_t uart_reset_n_n0_scan : 1;
    uint32_t rsvd_4 : 3;
    uint32_t ptp_reset_n_n0_scan : 1;
    uint32_t rsvd_5 : 3;
    uint32_t telemetry_reset_n_n0_scan : 1;
    uint32_t rsvd_6 : 3;
    uint32_t fabric_reset_n_n0_scan : 1;
} SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_REG_DEFAULT (0x10000000)


typedef struct {
    uint32_t bank_chip : 4;
    uint32_t bank_instance : 4;
} SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sync : 1;
} SMC_WRAP_RESET_UNIT_MASTER_SYNC_REG_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_SYNC_REG_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_SYNC_REG_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_SYNC_REG_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t isolate_req_reg : 32;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_REG_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_REG_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_REG_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_REG_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t isolate_req_pinen_reg : 32;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_PINEN_REG_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_PINEN_REG_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_PINEN_REG_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_PINEN_REG_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t isolate_req_smc_reg : 1;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMC_REG_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMC_REG_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMC_REG_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMC_REG_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t isolate_req_smcen_reg : 32;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMCEN_REG_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMCEN_REG_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMCEN_REG_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMCEN_REG_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t isolate_req_pin : 1;
    uint32_t rsvd_0 : 3;
    uint32_t cool_reset_n_i : 1;
    uint32_t rsvd_1 : 3;
    uint32_t cool_reset_n_o : 1;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_REG_DEFAULT (0x00000111)


typedef struct {
    uint32_t isolate_req_flr_counter_value : 32;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_COUNTER_VALUE_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_COUNTER_VALUE_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_COUNTER_VALUE_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_COUNTER_VALUE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t isolate_req_flr_reset_counter_value : 32;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t force_stall : 1;
} SMC_WRAP_RESET_UNIT_MASTER_D2D_FORCE_STALL_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_RESET_UNIT_MASTER_D2D_FORCE_STALL_reg_t f;
} SMC_WRAP_RESET_UNIT_MASTER_D2D_FORCE_STALL_reg_u;

#define SMC_WRAP_RESET_UNIT_MASTER_D2D_FORCE_STALL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_WRAP_SCRATCH_SCRATCH_reg_t;

typedef union {
    uint32_t val;
    SMC_WRAP_SCRATCH_SCRATCH_reg_t f;
} SMC_WRAP_SCRATCH_SCRATCH_reg_u;

#define SMC_WRAP_SCRATCH_SCRATCH_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t lock_detect : 1;
    uint32_t rsvd_0 : 3;
    uint32_t debug_status : 4;
} SMC_PLL_CNTL_CGM_STATUS_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_CGM_STATUS_reg_t f;
} SMC_PLL_CNTL_CGM_STATUS_reg_u;

#define SMC_PLL_CNTL_CGM_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t freq_sel_one_hot_clk0 : 3;
    uint32_t freq_sel_one_hot_clk1 : 3;
    uint32_t freq_sel_one_hot_clk2 : 3;
    uint32_t rsvd_0 : 7;
    uint32_t droop : 3;
} SMC_PLL_CNTL_AWM_CTRL_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_AWM_CTRL_reg_t f;
} SMC_PLL_CNTL_AWM_CTRL_reg_u;

#define SMC_PLL_CNTL_AWM_CTRL_REG_DEFAULT (0x00000111)


typedef struct {
    uint32_t lock_detect : 3;
    uint32_t rsvd_0 : 1;
    uint32_t debug_status : 4;
    uint32_t droop_interrupt : 5;
} SMC_PLL_CNTL_AWM_STATUS_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_AWM_STATUS_reg_t f;
} SMC_PLL_CNTL_AWM_STATUS_reg_u;

#define SMC_PLL_CNTL_AWM_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cgm_clkmux_sel : 8;
    uint32_t cgm_ag_mux_sel : 8;
    uint32_t awm_clkmux_sel : 6;
    uint32_t rsvd_0 : 2;
    uint32_t awm_ag_mux_sel : 6;
} SMC_PLL_CNTL_AG_MUX_SELECT_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_AG_MUX_SELECT_reg_t f;
} SMC_PLL_CNTL_AG_MUX_SELECT_reg_u;

#define SMC_PLL_CNTL_AG_MUX_SELECT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t gpio_mux_sel : 3;
    uint32_t rsvd_0 : 1;
    uint32_t postdiv_divider : 8;
    uint32_t postdiv_use_postdiv : 1;
    uint32_t rsvd_1 : 3;
    uint32_t postdiv_update_div : 1;
    uint32_t rsvd_2 : 3;
    uint32_t clk_obs_en : 1;
} SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_reg_t f;
} SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_reg_u;

#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_REG_DEFAULT (0x00001500)


typedef struct {
    uint32_t cgm_0_clk_count_en : 4;
    uint32_t cgm_1_clk_count_en : 4;
    uint32_t awm_0_clk_count_en : 3;
    uint32_t rsvd_0 : 1;
    uint32_t awm_1_clk_count_en : 3;
} SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_reg_t f;
} SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_reg_u;

#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cgm_0_clk_count_valid : 4;
    uint32_t cgm_1_clk_count_valid : 4;
    uint32_t awm_0_clk_count_valid : 3;
    uint32_t rsvd_0 : 1;
    uint32_t awm_1_clk_count_valid : 3;
} SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_reg_t f;
} SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_reg_u;

#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t refclk_count_period_lo : 32;
} SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_reg_t f;
} SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_reg_u;

#define SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t refclk_count_period_hi : 32;
} SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_reg_t f;
} SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_reg_u;

#define SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clock_count_lo : 32;
} SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_t f;
} SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_u;

#define SMC_PLL_CNTL_CLOCK_COUNTER_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clock_count_hi : 32;
} SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_t;

typedef union {
    uint32_t val;
    SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_t f;
} SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_u;

#define SMC_PLL_CNTL_CLOCK_COUNTER_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t cgm_enable : 1;
    uint16_t freq_acq_enable : 1;
    uint16_t dropout_enable : 1;
} CGM_ENABLES_reg_t;

typedef union {
    uint16_t val;
    CGM_ENABLES_reg_t f;
} CGM_ENABLES_reg_u;

#define CGM_ENABLES_REG_DEFAULT (0x00000004)


typedef struct {
    uint16_t fcw_int : 8;
} CGM_FCW_INT_reg_t;

typedef union {
    uint16_t val;
    CGM_FCW_INT_reg_t f;
} CGM_FCW_INT_reg_u;

#define CGM_FCW_INT_REG_DEFAULT (0x00000010)


typedef struct {
    uint16_t fcw_frac : 14;
} CGM_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    CGM_FCW_FRAC_reg_t f;
} CGM_FCW_FRAC_reg_u;

#define CGM_FCW_FRAC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t prediv : 2;
} CGM_PREDIV_reg_t;

typedef union {
    uint16_t val;
    CGM_PREDIV_reg_t f;
} CGM_PREDIV_reg_u;

#define CGM_PREDIV_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t postdiv0 : 3;
    uint16_t postdiv1 : 3;
    uint16_t postdiv2 : 3;
    uint16_t postdiv3 : 3;
} CGM_POSTDIV_ARRAY_0_reg_t;

typedef union {
    uint16_t val;
    CGM_POSTDIV_ARRAY_0_reg_t f;
} CGM_POSTDIV_ARRAY_0_reg_u;

#define CGM_POSTDIV_ARRAY_0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t postdiv0_config : 2;
    uint16_t postdiv1_config : 2;
    uint16_t postdiv2_config : 2;
    uint16_t postdiv3_config : 2;
} CGM_POSTDIV_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM_POSTDIV_CONFIG_reg_t f;
} CGM_POSTDIV_CONFIG_reg_u;

#define CGM_POSTDIV_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_lock_threshold : 7;
} CGM_LOCK_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM_LOCK_CONFIG_reg_t f;
} CGM_LOCK_CONFIG_reg_u;

#define CGM_LOCK_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t reg_update : 1;
} CGM_REG_UPDATE_reg_t;

typedef union {
    uint16_t val;
    CGM_REG_UPDATE_reg_t f;
} CGM_REG_UPDATE_reg_u;

#define CGM_REG_UPDATE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t open_loop_arbiter : 1;
    uint16_t open_loop_bypass : 1;
    uint16_t open_loop_code : 12;
} CGM_OPEN_LOOP_reg_t;

typedef union {
    uint16_t val;
    CGM_OPEN_LOOP_reg_t f;
} CGM_OPEN_LOOP_reg_u;

#define CGM_OPEN_LOOP_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t lock_monitor : 16;
} CGM_LOCK_MONITOR_reg_t;

typedef union {
    uint16_t val;
    CGM_LOCK_MONITOR_reg_t f;
} CGM_LOCK_MONITOR_reg_u;

#define CGM_LOCK_MONITOR_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t sample_strobe : 1;
} CGM_SAMPLE_STROBE_reg_t;

typedef union {
    uint16_t val;
    CGM_SAMPLE_STROBE_reg_t f;
} CGM_SAMPLE_STROBE_reg_u;

#define CGM_SAMPLE_STROBE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0 : 16;
} CGM_DM0_READ_reg_t;

typedef union {
    uint16_t val;
    CGM_DM0_READ_reg_t f;
} CGM_DM0_READ_reg_u;

#define CGM_DM0_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm1 : 16;
} CGM_DM1_READ_reg_t;

typedef union {
    uint16_t val;
    CGM_DM1_READ_reg_t f;
} CGM_DM1_READ_reg_u;

#define CGM_DM1_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t lock_detect : 1;
    uint16_t freq_monitor_done : 1;
    uint16_t dm0_window_done : 1;
} CGM_CGM_STATUS_reg_t;

typedef union {
    uint16_t val;
    CGM_CGM_STATUS_reg_t f;
} CGM_CGM_STATUS_reg_u;

#define CGM_CGM_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm2 : 16;
} CGM_DM2_READ_reg_t;

typedef union {
    uint16_t val;
    CGM_DM2_READ_reg_t f;
} CGM_DM2_READ_reg_u;

#define CGM_DM2_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm3 : 16;
} CGM_DM3_READ_reg_t;

typedef union {
    uint16_t val;
    CGM_DM3_READ_reg_t f;
} CGM_DM3_READ_reg_u;

#define CGM_DM3_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dco_code_inst : 16;
} CGM_DCO_CODE_INST_READ_reg_t;

typedef union {
    uint16_t val;
    CGM_DCO_CODE_INST_READ_reg_t f;
} CGM_DCO_CODE_INST_READ_reg_u;

#define CGM_DCO_CODE_INST_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0_enable : 1;
} CGM_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM_MONITOR_CONFIG_reg_t f;
} CGM_MONITOR_CONFIG_reg_u;

#define CGM_MONITOR_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_enable : 1;
    uint16_t freq_monitor_window_mode : 2;
    uint16_t freq_monitor_window : 4;
} CGM_FREQ_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM_FREQ_MONITOR_CONFIG_reg_t f;
} CGM_FREQ_MONITOR_CONFIG_reg_u;

#define CGM_FREQ_MONITOR_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_clk_count : 16;
} CGM_FREQ_MONITOR_COUNT_reg_t;

typedef union {
    uint16_t val;
    CGM_FREQ_MONITOR_COUNT_reg_t f;
} CGM_FREQ_MONITOR_COUNT_reg_u;

#define CGM_FREQ_MONITOR_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0_window_mode : 3;
    uint16_t dm0_window : 4;
} CGM_DM0_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM_DM0_CONFIG_reg_t f;
} CGM_DM0_CONFIG_reg_u;

#define CGM_DM0_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_inc : 16;
} CGM_FCW_INC_reg_t;

typedef union {
    uint16_t val;
    CGM_FCW_INC_reg_t f;
} CGM_FCW_INC_reg_u;

#define CGM_FCW_INC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ssc_half_period : 16;
} CGM_SSC_HALF_PERIOD_reg_t;

typedef union {
    uint16_t val;
    CGM_SSC_HALF_PERIOD_reg_t f;
} CGM_SSC_HALF_PERIOD_reg_u;

#define CGM_SSC_HALF_PERIOD_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t resource_configuration_dynamic_ramp : 4;
    uint16_t resource_configuration_dynamic_hop : 4;
    uint16_t resource_configuration_static : 4;
    uint16_t droop_response_enable : 1;
} GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_t f;
} GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_u;

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_REG_DEFAULT (0x00000300)


typedef struct {
    uint16_t dvfs_mode : 3;
} GLOBAL_DYNAMIC_SCHEME_0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_0_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_0_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t wait_duration : 8;
} GLOBAL_DYNAMIC_SCHEME_1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_1_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_1_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_1_REG_DEFAULT (0x0000000F)


typedef struct {
    uint16_t watch_duration_1 : 8;
    uint16_t floor_duration_1 : 8;
} GLOBAL_DYNAMIC_SCHEME_2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_2_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_2_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_2_REG_DEFAULT (0x0000FFFF)


typedef struct {
    uint16_t watch_duration_2 : 8;
    uint16_t floor_duration_2 : 8;
} GLOBAL_DYNAMIC_SCHEME_3_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_3_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_3_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_3_REG_DEFAULT (0x0000FFFF)


typedef struct {
    uint16_t watch_duration_3 : 8;
    uint16_t floor_duration_3 : 8;
} GLOBAL_DYNAMIC_SCHEME_4_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_4_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_4_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_4_REG_DEFAULT (0x0000FFFF)


typedef struct {
    uint16_t droop_recovery_ramp_rate : 3;
    uint16_t dvfs_ramp_up_rate : 3;
    uint16_t dvfs_ramp_down_rate : 3;
} GLOBAL_DYNAMIC_SCHEME_5_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DYNAMIC_SCHEME_5_reg_t f;
} GLOBAL_DYNAMIC_SCHEME_5_reg_u;

#define GLOBAL_DYNAMIC_SCHEME_5_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_int_upperbound : 8;
    uint16_t fcw_int_lowerbound : 8;
} GLOBAL_FCW_INT_BOUND_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_FCW_INT_BOUND_reg_t f;
} GLOBAL_FCW_INT_BOUND_reg_u;

#define GLOBAL_FCW_INT_BOUND_REG_DEFAULT (0x00001428)


typedef struct {
    uint16_t fcw_frac_upperbound : 14;
} GLOBAL_FCW_FRAC_UPPERBOUND_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_FCW_FRAC_UPPERBOUND_reg_t f;
} GLOBAL_FCW_FRAC_UPPERBOUND_reg_u;

#define GLOBAL_FCW_FRAC_UPPERBOUND_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_lowerbound : 14;
} GLOBAL_FCW_FRAC_LOWERBOUND_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_FCW_FRAC_LOWERBOUND_reg_t f;
} GLOBAL_FCW_FRAC_LOWERBOUND_reg_u;

#define GLOBAL_FCW_FRAC_LOWERBOUND_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t reg_update : 1;
    uint16_t sample_strobe : 1;
} GLOBAL_REG_UPDATE_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_REG_UPDATE_reg_t f;
} GLOBAL_REG_UPDATE_reg_u;

#define GLOBAL_REG_UPDATE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_meas_mode : 2;
    uint16_t ext_start_trigger : 2;
    uint16_t ext_start_target : 3;
    uint16_t ext_single_config : 4;
    uint16_t ext_freq_meas_target : 3;
} GLOBAL_MEAS_CONFIG_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_CONFIG_reg_t f;
} GLOBAL_MEAS_CONFIG_reg_u;

#define GLOBAL_MEAS_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_duration0 : 16;
} GLOBAL_MEAS_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_DURATION0_reg_t f;
} GLOBAL_MEAS_DURATION0_reg_u;

#define GLOBAL_MEAS_DURATION0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_duration1 : 16;
} GLOBAL_MEAS_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_DURATION1_reg_t f;
} GLOBAL_MEAS_DURATION1_reg_u;

#define GLOBAL_MEAS_DURATION1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_meas_done : 1;
    uint16_t ext_dvfs_mode : 3;
    uint16_t ext_valid : 1;
} GLOBAL_MEAS_STATUS_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_MEAS_STATUS_reg_t f;
} GLOBAL_MEAS_STATUS_reg_u;

#define GLOBAL_MEAS_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_freq_counter : 16;
} GLOBAL_EXT_FREQ_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FREQ_reg_t f;
} GLOBAL_EXT_FREQ_reg_u;

#define GLOBAL_EXT_FREQ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_ref_counter : 16;
} GLOBAL_EXT_REF_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_REF_reg_t f;
} GLOBAL_EXT_REF_reg_u;

#define GLOBAL_EXT_REF_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration0 : 16;
} GLOBAL_EXT_DROOP_DUR0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR0_reg_t f;
} GLOBAL_EXT_DROOP_DUR0_reg_u;

#define GLOBAL_EXT_DROOP_DUR0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration1 : 16;
} GLOBAL_EXT_DROOP_DUR1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR1_reg_t f;
} GLOBAL_EXT_DROOP_DUR1_reg_u;

#define GLOBAL_EXT_DROOP_DUR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration2 : 16;
} GLOBAL_EXT_DROOP_DUR2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR2_reg_t f;
} GLOBAL_EXT_DROOP_DUR2_reg_u;

#define GLOBAL_EXT_DROOP_DUR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration3 : 16;
} GLOBAL_EXT_DROOP_DUR3_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_DUR3_reg_t f;
} GLOBAL_EXT_DROOP_DUR3_reg_u;

#define GLOBAL_EXT_DROOP_DUR3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_transition0 : 8;
    uint16_t ext_droop_transition1 : 8;
} GLOBAL_EXT_DROOP_TRAN01_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_TRAN01_reg_t f;
} GLOBAL_EXT_DROOP_TRAN01_reg_u;

#define GLOBAL_EXT_DROOP_TRAN01_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_transition2 : 8;
    uint16_t ext_droop_transition3 : 8;
} GLOBAL_EXT_DROOP_TRAN23_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_DROOP_TRAN23_reg_t f;
} GLOBAL_EXT_DROOP_TRAN23_reg_u;

#define GLOBAL_EXT_DROOP_TRAN23_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor_loops : 8;
} GLOBAL_EXT_FLOOR_LOOPS_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR_LOOPS_reg_t f;
} GLOBAL_EXT_FLOOR_LOOPS_reg_u;

#define GLOBAL_EXT_FLOOR_LOOPS_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor1_duration0 : 16;
} GLOBAL_EXT_FLOOR1_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR1_DURATION0_reg_t f;
} GLOBAL_EXT_FLOOR1_DURATION0_reg_u;

#define GLOBAL_EXT_FLOOR1_DURATION0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor2_duration0 : 16;
} GLOBAL_EXT_FLOOR2_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR2_DURATION0_reg_t f;
} GLOBAL_EXT_FLOOR2_DURATION0_reg_u;

#define GLOBAL_EXT_FLOOR2_DURATION0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor3_duration0 : 16;
} GLOBAL_EXT_FLOOR3_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR3_DURATION0_reg_t f;
} GLOBAL_EXT_FLOOR3_DURATION0_reg_u;

#define GLOBAL_EXT_FLOOR3_DURATION0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor1_duration1 : 16;
} GLOBAL_EXT_FLOOR1_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR1_DURATION1_reg_t f;
} GLOBAL_EXT_FLOOR1_DURATION1_reg_u;

#define GLOBAL_EXT_FLOOR1_DURATION1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor2_duration1 : 16;
} GLOBAL_EXT_FLOOR2_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR2_DURATION1_reg_t f;
} GLOBAL_EXT_FLOOR2_DURATION1_reg_u;

#define GLOBAL_EXT_FLOOR2_DURATION1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor3_duration1 : 16;
} GLOBAL_EXT_FLOOR3_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR3_DURATION1_reg_t f;
} GLOBAL_EXT_FLOOR3_DURATION1_reg_u;

#define GLOBAL_EXT_FLOOR3_DURATION1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor1_duration2 : 16;
} GLOBAL_EXT_FLOOR1_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR1_DURATION2_reg_t f;
} GLOBAL_EXT_FLOOR1_DURATION2_reg_u;

#define GLOBAL_EXT_FLOOR1_DURATION2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor2_duration2 : 16;
} GLOBAL_EXT_FLOOR2_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR2_DURATION2_reg_t f;
} GLOBAL_EXT_FLOOR2_DURATION2_reg_u;

#define GLOBAL_EXT_FLOOR2_DURATION2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_floor3_duration2 : 16;
} GLOBAL_EXT_FLOOR3_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_FLOOR3_DURATION2_reg_t f;
} GLOBAL_EXT_FLOOR3_DURATION2_reg_u;

#define GLOBAL_EXT_FLOOR3_DURATION2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_safety_duration0 : 16;
} GLOBAL_EXT_SAFETY_DURATION0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_SAFETY_DURATION0_reg_t f;
} GLOBAL_EXT_SAFETY_DURATION0_reg_u;

#define GLOBAL_EXT_SAFETY_DURATION0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_safety_duration1 : 16;
} GLOBAL_EXT_SAFETY_DURATION1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_SAFETY_DURATION1_reg_t f;
} GLOBAL_EXT_SAFETY_DURATION1_reg_u;

#define GLOBAL_EXT_SAFETY_DURATION1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_safety_duration2 : 16;
} GLOBAL_EXT_SAFETY_DURATION2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_EXT_SAFETY_DURATION2_reg_t f;
} GLOBAL_EXT_SAFETY_DURATION2_reg_u;

#define GLOBAL_EXT_SAFETY_DURATION2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t lock_monitor_clear : 3;
    uint16_t lock_detect : 3;
    uint16_t droop_interrupt : 5;
} GLOBAL_LOCK_STATUS_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_STATUS_reg_t f;
} GLOBAL_LOCK_STATUS_reg_u;

#define GLOBAL_LOCK_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t lock_monitor_0 : 16;
} GLOBAL_LOCK_MONITOR_0_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_MONITOR_0_reg_t f;
} GLOBAL_LOCK_MONITOR_0_reg_u;

#define GLOBAL_LOCK_MONITOR_0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t lock_monitor_1 : 16;
} GLOBAL_LOCK_MONITOR_1_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_MONITOR_1_reg_t f;
} GLOBAL_LOCK_MONITOR_1_reg_u;

#define GLOBAL_LOCK_MONITOR_1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t lock_monitor_2 : 16;
} GLOBAL_LOCK_MONITOR_2_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_LOCK_MONITOR_2_reg_t f;
} GLOBAL_LOCK_MONITOR_2_reg_u;

#define GLOBAL_LOCK_MONITOR_2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t droop_pause : 3;
} GLOBAL_DROOP_PAUSE_reg_t;

typedef union {
    uint16_t val;
    GLOBAL_DROOP_PAUSE_reg_t f;
} GLOBAL_DROOP_PAUSE_reg_u;

#define GLOBAL_DROOP_PAUSE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY0_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_INT0_reg_t f;
} FREQUENCY0_FCW_INT0_reg_u;

#define FREQUENCY0_FCW_INT0_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY0_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_INT1_reg_t f;
} FREQUENCY0_FCW_INT1_reg_u;

#define FREQUENCY0_FCW_INT1_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY0_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC_reg_t f;
} FREQUENCY0_FCW_FRAC_reg_u;

#define FREQUENCY0_FCW_FRAC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY0_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC1_reg_t f;
} FREQUENCY0_FCW_FRAC1_reg_u;

#define FREQUENCY0_FCW_FRAC1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY0_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC2_reg_t f;
} FREQUENCY0_FCW_FRAC2_reg_u;

#define FREQUENCY0_FCW_FRAC2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY0_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FCW_FRAC3_reg_t f;
} FREQUENCY0_FCW_FRAC3_reg_u;

#define FREQUENCY0_FCW_FRAC3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY0_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_PREDIV_reg_t f;
} FREQUENCY0_PREDIV_reg_u;

#define FREQUENCY0_PREDIV_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY0_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY0_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY0_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY0_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)


typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY1_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_INT0_reg_t f;
} FREQUENCY1_FCW_INT0_reg_u;

#define FREQUENCY1_FCW_INT0_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY1_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_INT1_reg_t f;
} FREQUENCY1_FCW_INT1_reg_u;

#define FREQUENCY1_FCW_INT1_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY1_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC_reg_t f;
} FREQUENCY1_FCW_FRAC_reg_u;

#define FREQUENCY1_FCW_FRAC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY1_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC1_reg_t f;
} FREQUENCY1_FCW_FRAC1_reg_u;

#define FREQUENCY1_FCW_FRAC1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY1_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC2_reg_t f;
} FREQUENCY1_FCW_FRAC2_reg_u;

#define FREQUENCY1_FCW_FRAC2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY1_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FCW_FRAC3_reg_t f;
} FREQUENCY1_FCW_FRAC3_reg_u;

#define FREQUENCY1_FCW_FRAC3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY1_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_PREDIV_reg_t f;
} FREQUENCY1_PREDIV_reg_u;

#define FREQUENCY1_PREDIV_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY1_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY1_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY1_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY1_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)


typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY2_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_INT0_reg_t f;
} FREQUENCY2_FCW_INT0_reg_u;

#define FREQUENCY2_FCW_INT0_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY2_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_INT1_reg_t f;
} FREQUENCY2_FCW_INT1_reg_u;

#define FREQUENCY2_FCW_INT1_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY2_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC_reg_t f;
} FREQUENCY2_FCW_FRAC_reg_u;

#define FREQUENCY2_FCW_FRAC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY2_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC1_reg_t f;
} FREQUENCY2_FCW_FRAC1_reg_u;

#define FREQUENCY2_FCW_FRAC1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY2_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC2_reg_t f;
} FREQUENCY2_FCW_FRAC2_reg_u;

#define FREQUENCY2_FCW_FRAC2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY2_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FCW_FRAC3_reg_t f;
} FREQUENCY2_FCW_FRAC3_reg_u;

#define FREQUENCY2_FCW_FRAC3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY2_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_PREDIV_reg_t f;
} FREQUENCY2_PREDIV_reg_u;

#define FREQUENCY2_PREDIV_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY2_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY2_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY2_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY2_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)


typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY3_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_INT0_reg_t f;
} FREQUENCY3_FCW_INT0_reg_u;

#define FREQUENCY3_FCW_INT0_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY3_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_INT1_reg_t f;
} FREQUENCY3_FCW_INT1_reg_u;

#define FREQUENCY3_FCW_INT1_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY3_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC_reg_t f;
} FREQUENCY3_FCW_FRAC_reg_u;

#define FREQUENCY3_FCW_FRAC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY3_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC1_reg_t f;
} FREQUENCY3_FCW_FRAC1_reg_u;

#define FREQUENCY3_FCW_FRAC1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY3_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC2_reg_t f;
} FREQUENCY3_FCW_FRAC2_reg_u;

#define FREQUENCY3_FCW_FRAC2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY3_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FCW_FRAC3_reg_t f;
} FREQUENCY3_FCW_FRAC3_reg_u;

#define FREQUENCY3_FCW_FRAC3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY3_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_PREDIV_reg_t f;
} FREQUENCY3_PREDIV_reg_u;

#define FREQUENCY3_PREDIV_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY3_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY3_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY3_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY3_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)


typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY4_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_INT0_reg_t f;
} FREQUENCY4_FCW_INT0_reg_u;

#define FREQUENCY4_FCW_INT0_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY4_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_INT1_reg_t f;
} FREQUENCY4_FCW_INT1_reg_u;

#define FREQUENCY4_FCW_INT1_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY4_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC_reg_t f;
} FREQUENCY4_FCW_FRAC_reg_u;

#define FREQUENCY4_FCW_FRAC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY4_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC1_reg_t f;
} FREQUENCY4_FCW_FRAC1_reg_u;

#define FREQUENCY4_FCW_FRAC1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY4_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC2_reg_t f;
} FREQUENCY4_FCW_FRAC2_reg_u;

#define FREQUENCY4_FCW_FRAC2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY4_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FCW_FRAC3_reg_t f;
} FREQUENCY4_FCW_FRAC3_reg_u;

#define FREQUENCY4_FCW_FRAC3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY4_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_PREDIV_reg_t f;
} FREQUENCY4_PREDIV_reg_u;

#define FREQUENCY4_PREDIV_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY4_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY4_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY4_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY4_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)


typedef struct {
    uint16_t fcw_int : 8;
    uint16_t fcw_int_floor1 : 8;
} FREQUENCY5_FCW_INT0_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_INT0_reg_t f;
} FREQUENCY5_FCW_INT0_reg_u;

#define FREQUENCY5_FCW_INT0_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_int_floor2 : 8;
    uint16_t fcw_int_floor3 : 8;
} FREQUENCY5_FCW_INT1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_INT1_reg_t f;
} FREQUENCY5_FCW_INT1_reg_u;

#define FREQUENCY5_FCW_INT1_REG_DEFAULT (0x00001010)


typedef struct {
    uint16_t fcw_frac : 14;
} FREQUENCY5_FCW_FRAC_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC_reg_t f;
} FREQUENCY5_FCW_FRAC_reg_u;

#define FREQUENCY5_FCW_FRAC_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor1 : 14;
} FREQUENCY5_FCW_FRAC1_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC1_reg_t f;
} FREQUENCY5_FCW_FRAC1_reg_u;

#define FREQUENCY5_FCW_FRAC1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor2 : 14;
} FREQUENCY5_FCW_FRAC2_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC2_reg_t f;
} FREQUENCY5_FCW_FRAC2_reg_u;

#define FREQUENCY5_FCW_FRAC2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t fcw_frac_floor3 : 14;
} FREQUENCY5_FCW_FRAC3_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FCW_FRAC3_reg_t f;
} FREQUENCY5_FCW_FRAC3_reg_u;

#define FREQUENCY5_FCW_FRAC3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t prediv : 2;
    uint16_t postdiv : 3;
    uint16_t postdiv_config : 2;
    uint16_t freq_lock_threshold : 7;
} FREQUENCY5_PREDIV_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_PREDIV_reg_t f;
} FREQUENCY5_PREDIV_reg_u;

#define FREQUENCY5_PREDIV_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_acq_enable : 1;
} FREQUENCY5_FREQ_ACQ_ENABLES_reg_t;

typedef union {
    uint16_t val;
    FREQUENCY5_FREQ_ACQ_ENABLES_reg_t f;
} FREQUENCY5_FREQ_ACQ_ENABLES_reg_u;

#define FREQUENCY5_FREQ_ACQ_ENABLES_REG_DEFAULT (0x00000001)


typedef struct {
    uint16_t static_cgm_enable : 1;
} CGM0_ENABLES_reg_t;

typedef union {
    uint16_t val;
    CGM0_ENABLES_reg_t f;
} CGM0_ENABLES_reg_u;

#define CGM0_ENABLES_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t rsvd_0 : 1;
    uint16_t static_open_loop_bypass : 1;
    uint16_t static_open_loop_code : 12;
} CGM0_OPEN_LOOP_reg_t;

typedef union {
    uint16_t val;
    CGM0_OPEN_LOOP_reg_t f;
} CGM0_OPEN_LOOP_reg_u;

#define CGM0_OPEN_LOOP_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0 : 16;
} CGM0_DM0_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM0_READ_reg_t f;
} CGM0_DM0_READ_reg_u;

#define CGM0_DM0_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm1 : 16;
} CGM0_DM1_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM1_READ_reg_t f;
} CGM0_DM1_READ_reg_u;

#define CGM0_DM1_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm2 : 16;
} CGM0_DM2_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM2_READ_reg_t f;
} CGM0_DM2_READ_reg_u;

#define CGM0_DM2_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm3 : 16;
} CGM0_DM3_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM3_READ_reg_t f;
} CGM0_DM3_READ_reg_u;

#define CGM0_DM3_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_done : 1;
    uint16_t dm0_window_done : 1;
} CGM0_CGM_STATUS_reg_t;

typedef union {
    uint16_t val;
    CGM0_CGM_STATUS_reg_t f;
} CGM0_CGM_STATUS_reg_u;

#define CGM0_CGM_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0_window_mode : 3;
    uint16_t dm0_window : 4;
} CGM0_DM0_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM0_DM0_CONFIG_reg_t f;
} CGM0_DM0_CONFIG_reg_u;

#define CGM0_DM0_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_enable : 1;
    uint16_t freq_monitor_window_mode : 2;
    uint16_t freq_monitor_window : 4;
    uint16_t rsvd_0 : 3;
    uint16_t dm0_enable : 1;
} CGM0_FREQ_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM0_FREQ_MONITOR_CONFIG_reg_t f;
} CGM0_FREQ_MONITOR_CONFIG_reg_u;

#define CGM0_FREQ_MONITOR_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_clk_count : 16;
} CGM0_FREQ_MONITOR_COUNT_reg_t;

typedef union {
    uint16_t val;
    CGM0_FREQ_MONITOR_COUNT_reg_t f;
} CGM0_FREQ_MONITOR_COUNT_reg_u;

#define CGM0_FREQ_MONITOR_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dco_code_inst : 16;
} CGM0_DCO_CODE_INST_READ_reg_t;

typedef union {
    uint16_t val;
    CGM0_DCO_CODE_INST_READ_reg_t f;
} CGM0_DCO_CODE_INST_READ_reg_u;

#define CGM0_DCO_CODE_INST_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t static_cgm_enable : 1;
} CGM1_ENABLES_reg_t;

typedef union {
    uint16_t val;
    CGM1_ENABLES_reg_t f;
} CGM1_ENABLES_reg_u;

#define CGM1_ENABLES_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t rsvd_0 : 1;
    uint16_t static_open_loop_bypass : 1;
    uint16_t static_open_loop_code : 12;
} CGM1_OPEN_LOOP_reg_t;

typedef union {
    uint16_t val;
    CGM1_OPEN_LOOP_reg_t f;
} CGM1_OPEN_LOOP_reg_u;

#define CGM1_OPEN_LOOP_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0 : 16;
} CGM1_DM0_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM0_READ_reg_t f;
} CGM1_DM0_READ_reg_u;

#define CGM1_DM0_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm1 : 16;
} CGM1_DM1_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM1_READ_reg_t f;
} CGM1_DM1_READ_reg_u;

#define CGM1_DM1_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm2 : 16;
} CGM1_DM2_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM2_READ_reg_t f;
} CGM1_DM2_READ_reg_u;

#define CGM1_DM2_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm3 : 16;
} CGM1_DM3_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM3_READ_reg_t f;
} CGM1_DM3_READ_reg_u;

#define CGM1_DM3_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_done : 1;
    uint16_t dm0_window_done : 1;
} CGM1_CGM_STATUS_reg_t;

typedef union {
    uint16_t val;
    CGM1_CGM_STATUS_reg_t f;
} CGM1_CGM_STATUS_reg_u;

#define CGM1_CGM_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0_window_mode : 3;
    uint16_t dm0_window : 4;
} CGM1_DM0_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM1_DM0_CONFIG_reg_t f;
} CGM1_DM0_CONFIG_reg_u;

#define CGM1_DM0_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_enable : 1;
    uint16_t freq_monitor_window_mode : 2;
    uint16_t freq_monitor_window : 4;
    uint16_t rsvd_0 : 3;
    uint16_t dm0_enable : 1;
} CGM1_FREQ_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM1_FREQ_MONITOR_CONFIG_reg_t f;
} CGM1_FREQ_MONITOR_CONFIG_reg_u;

#define CGM1_FREQ_MONITOR_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_clk_count : 16;
} CGM1_FREQ_MONITOR_COUNT_reg_t;

typedef union {
    uint16_t val;
    CGM1_FREQ_MONITOR_COUNT_reg_t f;
} CGM1_FREQ_MONITOR_COUNT_reg_u;

#define CGM1_FREQ_MONITOR_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dco_code_inst : 16;
} CGM1_DCO_CODE_INST_READ_reg_t;

typedef union {
    uint16_t val;
    CGM1_DCO_CODE_INST_READ_reg_t f;
} CGM1_DCO_CODE_INST_READ_reg_u;

#define CGM1_DCO_CODE_INST_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t static_cgm_enable : 1;
} CGM2_ENABLES_reg_t;

typedef union {
    uint16_t val;
    CGM2_ENABLES_reg_t f;
} CGM2_ENABLES_reg_u;

#define CGM2_ENABLES_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t rsvd_0 : 1;
    uint16_t static_open_loop_bypass : 1;
    uint16_t static_open_loop_code : 12;
} CGM2_OPEN_LOOP_reg_t;

typedef union {
    uint16_t val;
    CGM2_OPEN_LOOP_reg_t f;
} CGM2_OPEN_LOOP_reg_u;

#define CGM2_OPEN_LOOP_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0 : 16;
} CGM2_DM0_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM0_READ_reg_t f;
} CGM2_DM0_READ_reg_u;

#define CGM2_DM0_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm1 : 16;
} CGM2_DM1_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM1_READ_reg_t f;
} CGM2_DM1_READ_reg_u;

#define CGM2_DM1_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm2 : 16;
} CGM2_DM2_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM2_READ_reg_t f;
} CGM2_DM2_READ_reg_u;

#define CGM2_DM2_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm3 : 16;
} CGM2_DM3_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM3_READ_reg_t f;
} CGM2_DM3_READ_reg_u;

#define CGM2_DM3_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_done : 1;
    uint16_t dm0_window_done : 1;
} CGM2_CGM_STATUS_reg_t;

typedef union {
    uint16_t val;
    CGM2_CGM_STATUS_reg_t f;
} CGM2_CGM_STATUS_reg_u;

#define CGM2_CGM_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dm0_window_mode : 3;
    uint16_t dm0_window : 4;
} CGM2_DM0_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM2_DM0_CONFIG_reg_t f;
} CGM2_DM0_CONFIG_reg_u;

#define CGM2_DM0_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_enable : 1;
    uint16_t freq_monitor_window_mode : 2;
    uint16_t freq_monitor_window : 4;
    uint16_t rsvd_0 : 3;
    uint16_t dm0_enable : 1;
} CGM2_FREQ_MONITOR_CONFIG_reg_t;

typedef union {
    uint16_t val;
    CGM2_FREQ_MONITOR_CONFIG_reg_t f;
} CGM2_FREQ_MONITOR_CONFIG_reg_u;

#define CGM2_FREQ_MONITOR_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t freq_monitor_clk_count : 16;
} CGM2_FREQ_MONITOR_COUNT_reg_t;

typedef union {
    uint16_t val;
    CGM2_FREQ_MONITOR_COUNT_reg_t f;
} CGM2_FREQ_MONITOR_COUNT_reg_u;

#define CGM2_FREQ_MONITOR_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t dco_code_inst : 16;
} CGM2_DCO_CODE_INST_READ_reg_t;

typedef union {
    uint16_t val;
    CGM2_DCO_CODE_INST_READ_reg_t f;
} CGM2_DCO_CODE_INST_READ_reg_u;

#define CGM2_DCO_CODE_INST_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t chip2pad : 1;
    uint32_t drive_strength : 3;
    uint32_t enable_rx_tx : 2;
    uint32_t rsvd_0 : 1;
    uint32_t pull_enable_n0_scan : 1;
    uint32_t pull_select : 1;
    uint32_t rsvd_1 : 1;
    uint32_t schmitt_select : 1;
    uint32_t rsvd_2 : 4;
    uint32_t config_enable : 1;
    uint32_t interface_enable : 1;
    uint32_t lsio_select : 1;
    uint32_t interrupt_enable : 1;
    uint32_t lsio_disable : 1;
    uint32_t interrupt_type : 2;
    uint32_t strap_valid : 1;
    uint32_t strap_value : 1;
    uint32_t rsvd_3 : 1;
    uint32_t lsio_enable : 1;
    uint32_t rsvd_4 : 5;
    uint32_t pad2soc : 1;
} GPIO_CTRL_CONTROL_reg_t;

typedef union {
    uint32_t val;
    GPIO_CTRL_CONTROL_reg_t f;
} GPIO_CTRL_CONTROL_reg_u;

#define GPIO_CTRL_CONTROL_REG_DEFAULT (0x00000004)


typedef struct {
    uint32_t write_filter_enable : 1;
    uint32_t read_filter_enable : 1;
    uint32_t rsvd_0 : 6;
    uint32_t awprot_requirement : 3;
    uint32_t rsvd_1 : 5;
    uint32_t arprot_requirement : 3;
} GPIO_CTRL_ACCESS_FILTER_reg_t;

typedef union {
    uint32_t val;
    GPIO_CTRL_ACCESS_FILTER_reg_t f;
} GPIO_CTRL_ACCESS_FILTER_reg_u;

#define GPIO_CTRL_ACCESS_FILTER_REG_DEFAULT (0x00010100)


typedef struct {
    uint32_t pwr_supply_sel : 1;
    uint32_t retention_en : 1;
} GPIO_POC_PBIAS_CTRL_CONTROL_reg_t;

typedef union {
    uint32_t val;
    GPIO_POC_PBIAS_CTRL_CONTROL_reg_t f;
} GPIO_POC_PBIAS_CTRL_CONTROL_reg_u;

#define GPIO_POC_PBIAS_CTRL_CONTROL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t write_filter_enable : 1;
    uint32_t read_filter_enable : 1;
    uint32_t rsvd_0 : 6;
    uint32_t awprot_requirement : 3;
    uint32_t rsvd_1 : 5;
    uint32_t arprot_requirement : 3;
} GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_reg_t;

typedef union {
    uint32_t val;
    GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_reg_t f;
} GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_reg_u;

#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_REG_DEFAULT (0x00010100)


typedef struct {
    uint32_t restricted : 32;
} GPIO_RESTRICTED_RESTRICTED_reg_t;

typedef union {
    uint32_t val;
    GPIO_RESTRICTED_RESTRICTED_reg_t f;
} GPIO_RESTRICTED_RESTRICTED_reg_u;

#define GPIO_RESTRICTED_RESTRICTED_REG_DEFAULT (0xBADCAB1E)


typedef struct {
    uint32_t dev_id : 16;
    uint32_t rsvd0 : 16;
} CDNSI3C_REG_DEV_ID_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID_reg_t f;
} CDNSI3C_REG_DEV_ID_reg_u;

#define CDNSI3C_REG_DEV_ID_REG_DEFAULT (0x00005034)


typedef struct {
    uint32_t devs_num : 4;
    uint32_t dev_role : 2;
    uint32_t ibir_mem_depth : 2;
    uint32_t gpi_num : 8;
    uint32_t gpo_num : 8;
    uint32_t asf : 5;
    uint32_t cmdr_mem_depth : 3;
} CDNSI3C_REG_CONF_STATUS0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_CONF_STATUS0_reg_t f;
} CDNSI3C_REG_CONF_STATUS0_reg_u;

#define CDNSI3C_REG_CONF_STATUS0_REG_DEFAULT (0x6001014B)


typedef struct {
    uint32_t tx_mem_depth : 5;
    uint32_t rx_mem_depth : 5;
    uint32_t ibi_mem_depth : 3;
    uint32_t alt_mode : 1;
    uint32_t ddr : 1;
    uint32_t rsvd0 : 1;
    uint32_t slv_ddr_tx_mem_depth : 5;
    uint32_t slv_ddr_rx_mem_depth : 5;
    uint32_t cmd_mem_depth : 2;
    uint32_t ibi_hw_res : 4;
} CDNSI3C_REG_CONF_STATUS1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_CONF_STATUS1_reg_t f;
} CDNSI3C_REG_CONF_STATUS1_reg_u;

#define CDNSI3C_REG_CONF_STATUS1_REG_DEFAULT (0xACC65127)


typedef struct {
    uint32_t rev_minor : 5;
    uint32_t rev_major : 3;
    uint32_t pid : 12;
    uint32_t vid : 12;
} CDNSI3C_REG_REV_ID_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_REV_ID_reg_t f;
} CDNSI3C_REG_REV_ID_reg_u;

#define CDNSI3C_REG_REV_ID_REG_DEFAULT (0xCAD13C27)


typedef struct {
    uint32_t bus_mode : 2;
    uint32_t rsvd0 : 1;
    uint32_t ahdr_opt : 1;
    uint32_t mst_init : 1;
    uint32_t hj_init : 1;
    uint32_t hj_ack : 1;
    uint32_t mst_ack : 1;
    uint32_t hj_disec : 1;
    uint32_t tc_en : 1;
    uint32_t rsvd1 : 14;
    uint32_t thd_del : 2;
    uint32_t i3c_11_supp : 1;
    uint32_t rsvd2 : 1;
    uint32_t mcs_en : 1;
    uint32_t mcs : 1;
    uint32_t halt_en : 1;
    uint32_t dev_en : 1;
} CDNSI3C_REG_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_CTRL_reg_t f;
} CDNSI3C_REG_CTRL_reg_u;

#define CDNSI3C_REG_CTRL_REG_DEFAULT (0x020000C0)


typedef struct {
    uint32_t i3c : 10;
    uint32_t rsvd0 : 6;
    uint32_t i2c : 16;
} CDNSI3C_REG_PRESCL_CTRL0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_PRESCL_CTRL0_reg_t f;
} CDNSI3C_REG_PRESCL_CTRL0_reg_u;

#define CDNSI3C_REG_PRESCL_CTRL0_REG_DEFAULT (0x007C0004)


typedef struct {
    uint32_t od_low : 8;
    uint32_t pp_low : 8;
    uint32_t rsvd0 : 16;
} CDNSI3C_REG_PRESCL_CTRL1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_PRESCL_CTRL1_reg_t f;
} CDNSI3C_REG_PRESCL_CTRL1_reg_u;

#define CDNSI3C_REG_PRESCL_CTRL1_REG_DEFAULT (0x00000009)


typedef struct {
    uint32_t buscon_data : 8;
    uint32_t buscon_fill_lvl : 8;
    uint32_t rsvd0 : 16;
} CDNSI3C_REG_SLV_STATUS4_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_STATUS4_reg_t f;
} CDNSI3C_REG_SLV_STATUS4_reg_u;

#define CDNSI3C_REG_SLV_STATUS4_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmdr_ovf : 1;
    uint32_t cmdr_unf : 1;
    uint32_t cmdr_thr : 1;
    uint32_t cmdd_ovf : 1;
    uint32_t cmdd_thr : 1;
    uint32_t cmdd_emp : 1;
    uint32_t rx_unf : 1;
    uint32_t rx_thr : 1;
    uint32_t ibir_ovf : 1;
    uint32_t ibir_unf : 1;
    uint32_t ibir_thr : 1;
    uint32_t ibid_unf : 1;
    uint32_t ibid_thr : 1;
    uint32_t c_ref_rov : 1;
    uint32_t tx_ovf : 1;
    uint32_t tx_thr : 1;
    uint32_t imm_comp : 1;
    uint32_t mr_done : 1;
    uint32_t halted : 1;
    uint32_t rsvd1 : 13;
} CDNSI3C_REG_MST_IER_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_MST_IER_reg_t f;
} CDNSI3C_REG_MST_IER_reg_u;

#define CDNSI3C_REG_MST_IER_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmdr_ovf : 1;
    uint32_t cmdr_unf : 1;
    uint32_t cmdr_thr : 1;
    uint32_t cmdd_ovf : 1;
    uint32_t cmdd_thr : 1;
    uint32_t cmdd_emp : 1;
    uint32_t rx_unf : 1;
    uint32_t rx_thr : 1;
    uint32_t ibir_ovf : 1;
    uint32_t ibir_unf : 1;
    uint32_t ibir_thr : 1;
    uint32_t ibid_unf : 1;
    uint32_t ibid_thr : 1;
    uint32_t c_ref_rov : 1;
    uint32_t tx_ovf : 1;
    uint32_t tx_thr : 1;
    uint32_t imm_comp : 1;
    uint32_t mr_done : 1;
    uint32_t halted : 1;
    uint32_t rsvd1 : 13;
} CDNSI3C_REG_MST_IDR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_MST_IDR_reg_t f;
} CDNSI3C_REG_MST_IDR_reg_u;

#define CDNSI3C_REG_MST_IDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmdr_ovf : 1;
    uint32_t cmdr_unf : 1;
    uint32_t cmdr_thr : 1;
    uint32_t cmdd_ovf : 1;
    uint32_t cmdd_thr : 1;
    uint32_t cmdd_emp : 1;
    uint32_t rx_unf : 1;
    uint32_t rx_thr : 1;
    uint32_t ibir_ovf : 1;
    uint32_t ibir_unf : 1;
    uint32_t ibir_thr : 1;
    uint32_t ibid_unf : 1;
    uint32_t ibid_thr : 1;
    uint32_t c_ref_rov : 1;
    uint32_t tx_ovf : 1;
    uint32_t tx_thr : 1;
    uint32_t imm_comp : 1;
    uint32_t mr_done : 1;
    uint32_t halted : 1;
    uint32_t rsvd1 : 13;
} CDNSI3C_REG_MST_IMR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_MST_IMR_reg_t f;
} CDNSI3C_REG_MST_IMR_reg_u;

#define CDNSI3C_REG_MST_IMR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmdr_ovf : 1;
    uint32_t cmdr_unf : 1;
    uint32_t cmdr_thr : 1;
    uint32_t cmdd_ovf : 1;
    uint32_t cmdd_thr : 1;
    uint32_t cmdd_emp : 1;
    uint32_t rx_unf : 1;
    uint32_t rx_thr : 1;
    uint32_t ibir_ovf : 1;
    uint32_t ibir_unf : 1;
    uint32_t ibir_thr : 1;
    uint32_t ibid_unf : 1;
    uint32_t ibid_thr : 1;
    uint32_t c_ref_rov : 1;
    uint32_t tx_ovf : 1;
    uint32_t tx_thr : 1;
    uint32_t imm_comp : 1;
    uint32_t mr_done : 1;
    uint32_t halted : 1;
    uint32_t rsvd1 : 13;
} CDNSI3C_REG_MST_ICR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_MST_ICR_reg_t f;
} CDNSI3C_REG_MST_ICR_reg_u;

#define CDNSI3C_REG_MST_ICR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmdr_ovf : 1;
    uint32_t cmdr_unf : 1;
    uint32_t cmdr_thr : 1;
    uint32_t cmdd_ovf : 1;
    uint32_t cmdd_thr : 1;
    uint32_t cmdd_emp : 1;
    uint32_t rx_unf : 1;
    uint32_t rx_thr : 1;
    uint32_t ibir_ovf : 1;
    uint32_t ibir_unf : 1;
    uint32_t ibir_thr : 1;
    uint32_t ibid_unf : 1;
    uint32_t ibid_thr : 1;
    uint32_t c_ref_rov : 1;
    uint32_t tx_ovf : 1;
    uint32_t tx_thr : 1;
    uint32_t imm_comp : 1;
    uint32_t mr_done : 1;
    uint32_t halted : 1;
    uint32_t rsvd1 : 13;
} CDNSI3C_REG_MST_ISR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_MST_ISR_reg_t f;
} CDNSI3C_REG_MST_ISR_reg_u;

#define CDNSI3C_REG_MST_ISR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmdr_emp : 1;
    uint32_t cmdd_emp : 1;
    uint32_t rx_emp : 1;
    uint32_t ibir_emp : 1;
    uint32_t ibid_emp : 1;
    uint32_t tx_emp : 1;
    uint32_t rsvd0 : 2;
    uint32_t cmdr_full : 1;
    uint32_t cmdd_full : 1;
    uint32_t rx_full : 1;
    uint32_t ibir_full : 1;
    uint32_t ibid_full : 1;
    uint32_t tx_full : 1;
    uint32_t rsvd1 : 2;
    uint32_t op_mode : 1;
    uint32_t halted : 1;
    uint32_t idle : 1;
    uint32_t rsvd2 : 13;
} CDNSI3C_REG_MST_STATUS0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_MST_STATUS0_reg_t f;
} CDNSI3C_REG_MST_STATUS0_reg_u;

#define CDNSI3C_REG_MST_STATUS0_REG_DEFAULT (0x0005003F)


typedef struct {
    uint32_t cmd_id : 8;
    uint32_t xfer_bytes : 12;
    uint32_t rsvd0 : 4;
    uint32_t error : 4;
    uint32_t rsvd1 : 4;
} CDNSI3C_REG_CMDR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_CMDR_reg_t f;
} CDNSI3C_REG_CMDR_reg_u;

#define CDNSI3C_REG_CMDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ibi_type : 2;
    uint32_t xfer_bytes : 5;
    uint32_t error : 1;
    uint32_t slv_id : 4;
    uint32_t resp : 1;
    uint32_t rsvd0 : 19;
} CDNSI3C_REG_IBIR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_IBIR_reg_t f;
} CDNSI3C_REG_IBIR_reg_u;

#define CDNSI3C_REG_IBIR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sdr_wr_comp : 1;
    uint32_t sdr_rd_comp : 1;
    uint32_t ddr_wr_comp : 1;
    uint32_t ddr_rd_comp : 1;
    uint32_t sdr_tx_ovf : 1;
    uint32_t sdr_rx_unf : 1;
    uint32_t ddr_tx_ovf : 1;
    uint32_t ddr_rx_unf : 1;
    uint32_t sdr_tx_thr : 1;
    uint32_t sdr_rx_thr : 1;
    uint32_t ddr_tx_thr : 1;
    uint32_t ddr_rx_thr : 1;
    uint32_t m_rd_abort : 1;
    uint32_t ddr_fail : 1;
    uint32_t sdr_fail : 1;
    uint32_t da_update : 1;
    uint32_t mr_done : 1;
    uint32_t hj_done : 1;
    uint32_t event_up : 1;
    uint32_t error : 1;
    uint32_t tm : 1;
    uint32_t defslvs : 1;
    uint32_t ibi_done : 1;
    uint32_t ibid_thr : 1;
    uint32_t mwl_up : 1;
    uint32_t mrl_up : 1;
    uint32_t buscon_up : 1;
    uint32_t rsvd0 : 1;
    uint32_t rstdaa : 1;
    uint32_t flush_done : 1;
    uint32_t periph_rst_req : 1;
    uint32_t chip_rst_req : 1;
} CDNSI3C_REG_SLV_IER_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_IER_reg_t f;
} CDNSI3C_REG_SLV_IER_reg_u;

#define CDNSI3C_REG_SLV_IER_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sdr_wr_comp : 1;
    uint32_t sdr_rd_comp : 1;
    uint32_t ddr_wr_comp : 1;
    uint32_t ddr_rd_comp : 1;
    uint32_t sdr_tx_ovf : 1;
    uint32_t sdr_rx_unf : 1;
    uint32_t ddr_tx_ovf : 1;
    uint32_t ddr_rx_unf : 1;
    uint32_t sdr_tx_thr : 1;
    uint32_t sdr_rx_thr : 1;
    uint32_t ddr_tx_thr : 1;
    uint32_t ddr_rx_thr : 1;
    uint32_t m_rd_abort : 1;
    uint32_t ddr_fail : 1;
    uint32_t sdr_fail : 1;
    uint32_t da_update : 1;
    uint32_t mr_done : 1;
    uint32_t hj_done : 1;
    uint32_t event_up : 1;
    uint32_t error : 1;
    uint32_t tm : 1;
    uint32_t defslvs : 1;
    uint32_t ibi_done : 1;
    uint32_t ibid_thr : 1;
    uint32_t mwl_up : 1;
    uint32_t mrl_up : 1;
    uint32_t buscon_up : 1;
    uint32_t rsvd0 : 1;
    uint32_t rstdaa : 1;
    uint32_t flush_done : 1;
    uint32_t periph_rst_req : 1;
    uint32_t chip_rst_req : 1;
} CDNSI3C_REG_SLV_IDR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_IDR_reg_t f;
} CDNSI3C_REG_SLV_IDR_reg_u;

#define CDNSI3C_REG_SLV_IDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sdr_wr_comp : 1;
    uint32_t sdr_rd_comp : 1;
    uint32_t ddr_wr_comp : 1;
    uint32_t ddr_rd_comp : 1;
    uint32_t sdr_tx_ovf : 1;
    uint32_t sdr_rx_unf : 1;
    uint32_t ddr_tx_ovf : 1;
    uint32_t ddr_rx_unf : 1;
    uint32_t sdr_tx_thr : 1;
    uint32_t sdr_rx_thr : 1;
    uint32_t ddr_tx_thr : 1;
    uint32_t ddr_rx_thr : 1;
    uint32_t m_rd_abort : 1;
    uint32_t ddr_fail : 1;
    uint32_t sdr_fail : 1;
    uint32_t da_update : 1;
    uint32_t mr_done : 1;
    uint32_t hj_done : 1;
    uint32_t event_up : 1;
    uint32_t error : 1;
    uint32_t tm : 1;
    uint32_t defslvs : 1;
    uint32_t ibi_done : 1;
    uint32_t ibid_thr : 1;
    uint32_t mwl_up : 1;
    uint32_t mrl_up : 1;
    uint32_t buscon_up : 1;
    uint32_t rsvd0 : 1;
    uint32_t rstdaa : 1;
    uint32_t flush_done : 1;
    uint32_t periph_rst_req : 1;
    uint32_t chip_rst_req : 1;
} CDNSI3C_REG_SLV_IMR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_IMR_reg_t f;
} CDNSI3C_REG_SLV_IMR_reg_u;

#define CDNSI3C_REG_SLV_IMR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sdr_wr_comp : 1;
    uint32_t sdr_rd_comp : 1;
    uint32_t ddr_wr_comp : 1;
    uint32_t ddr_rd_comp : 1;
    uint32_t sdr_tx_ovf : 1;
    uint32_t sdr_rx_unf : 1;
    uint32_t ddr_tx_ovf : 1;
    uint32_t ddr_rx_unf : 1;
    uint32_t sdr_tx_thr : 1;
    uint32_t sdr_rx_thr : 1;
    uint32_t ddr_tx_thr : 1;
    uint32_t ddr_rx_thr : 1;
    uint32_t m_rd_abort : 1;
    uint32_t ddr_fail : 1;
    uint32_t sdr_fail : 1;
    uint32_t da_update : 1;
    uint32_t mr_done : 1;
    uint32_t hj_done : 1;
    uint32_t event_up : 1;
    uint32_t error : 1;
    uint32_t tm : 1;
    uint32_t defslvs : 1;
    uint32_t ibi_done : 1;
    uint32_t ibid_thr : 1;
    uint32_t mwl_up : 1;
    uint32_t mrl_up : 1;
    uint32_t buscon_up : 1;
    uint32_t rsvd0 : 1;
    uint32_t rstdaa : 1;
    uint32_t flush_done : 1;
    uint32_t periph_rst_req : 1;
    uint32_t chip_rst_req : 1;
} CDNSI3C_REG_SLV_ICR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_ICR_reg_t f;
} CDNSI3C_REG_SLV_ICR_reg_u;

#define CDNSI3C_REG_SLV_ICR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sdr_wr_comp : 1;
    uint32_t sdr_rd_comp : 1;
    uint32_t ddr_wr_comp : 1;
    uint32_t ddr_rd_comp : 1;
    uint32_t sdr_tx_ovf : 1;
    uint32_t sdr_rx_unf : 1;
    uint32_t ddr_tx_ovf : 1;
    uint32_t ddr_rx_unf : 1;
    uint32_t sdr_tx_thr : 1;
    uint32_t sdr_rx_thr : 1;
    uint32_t ddr_tx_thr : 1;
    uint32_t ddr_rx_thr : 1;
    uint32_t m_rd_abort : 1;
    uint32_t ddr_fail : 1;
    uint32_t sdr_fail : 1;
    uint32_t da_update : 1;
    uint32_t mr_done : 1;
    uint32_t hj_done : 1;
    uint32_t event_up : 1;
    uint32_t error : 1;
    uint32_t tm : 1;
    uint32_t defslvs : 1;
    uint32_t ibi_done : 1;
    uint32_t ibid_thr : 1;
    uint32_t mwl_up : 1;
    uint32_t mrl_up : 1;
    uint32_t buscon_up : 1;
    uint32_t rsvd0 : 1;
    uint32_t rstdaa : 1;
    uint32_t flush_done : 1;
    uint32_t periph_rst_req : 1;
    uint32_t chip_rst_req : 1;
} CDNSI3C_REG_SLV_ISR_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_ISR_reg_t f;
} CDNSI3C_REG_SLV_ISR_reg_u;

#define CDNSI3C_REG_SLV_ISR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t xferred_bytes : 16;
    uint32_t reg_addr : 8;
    uint32_t ibi_xferred_bytes : 8;
} CDNSI3C_REG_SLV_STATUS0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_STATUS0_reg_t f;
} CDNSI3C_REG_SLV_STATUS0_reg_u;

#define CDNSI3C_REG_SLV_STATUS0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sdrtx_empty : 1;
    uint32_t sdrrx_empty : 1;
    uint32_t sdrtx_full : 1;
    uint32_t sdrrx_full : 1;
    uint32_t ddrtx_empty : 1;
    uint32_t ddrrx_empty : 1;
    uint32_t ddrtx_full : 1;
    uint32_t ddrrx_full : 1;
    uint32_t has_da : 1;
    uint32_t da : 7;
    uint32_t prot_error : 1;
    uint32_t mr_dis : 1;
    uint32_t hj_dis : 1;
    uint32_t ven_tm : 1;
    uint32_t entas : 2;
    uint32_t tcam0_dis : 1;
    uint32_t bus_var : 1;
    uint32_t ibi_dis : 1;
    uint32_t ibi_pend : 1;
    uint32_t hj_pend : 1;
    uint32_t mr_pend : 1;
    uint32_t nack_nxt_pr : 1;
    uint32_t nack_nxt_pw : 1;
    uint32_t hj_in_use : 1;
    uint32_t scl_in_reset : 1;
} CDNSI3C_REG_SLV_STATUS1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_STATUS1_reg_t f;
} CDNSI3C_REG_SLV_STATUS1_reg_u;

#define CDNSI3C_REG_SLV_STATUS1_REG_DEFAULT (0x01461133)


typedef struct {
    uint32_t ibi_int : 4;
    uint32_t ibi_int_ct : 2;
    uint32_t rsvd0 : 2;
    uint32_t ibi_init : 1;
    uint32_t ibi_sel : 1;
    uint32_t rsvd1 : 6;
    uint32_t ibi_pl : 9;
    uint32_t rsvd2 : 2;
    uint32_t tcam0_event : 5;
} CDNSI3C_REG_SLV_IBI_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_IBI_CTRL_reg_t f;
} CDNSI3C_REG_SLV_IBI_CTRL_reg_u;

#define CDNSI3C_REG_SLV_IBI_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rnw : 1;
    uint32_t dev_addr : 7;
    uint32_t dev_addr_msb : 3;
    uint32_t is_db : 1;
    uint32_t pl_len : 12;
    uint32_t is10b : 1;
    uint32_t rsbc : 1;
    uint32_t sbca : 1;
    uint32_t xmit_mode : 2;
    uint32_t bch : 1;
    uint32_t is_ccc : 1;
    uint32_t is_ddr : 1;
} CDNSI3C_REG_CMD0_FIFO_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_CMD0_FIFO_reg_t f;
} CDNSI3C_REG_CMD0_FIFO_reg_u;

#define CDNSI3C_REG_CMD0_FIFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ccc_csraddr0 : 8;
    uint32_t csraddr1 : 8;
    uint32_t rsvd0 : 8;
    uint32_t cmd_id : 8;
} CDNSI3C_REG_CMD1_FIFO_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_CMD1_FIFO_reg_t f;
} CDNSI3C_REG_CMD1_FIFO_reg_u;

#define CDNSI3C_REG_CMD1_FIFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} CDNSI3C_REG_TX_FIFO_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_TX_FIFO_reg_t f;
} CDNSI3C_REG_TX_FIFO_reg_u;

#define CDNSI3C_REG_TX_FIFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t tx_fifo_fill_lvl : 17;
    uint32_t rsvd0 : 15;
} CDNSI3C_REG_TX_FIFO_STATUS_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_TX_FIFO_STATUS_reg_t f;
} CDNSI3C_REG_TX_FIFO_STATUS_reg_u;

#define CDNSI3C_REG_TX_FIFO_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rnw : 1;
    uint32_t dev_addr : 7;
    uint32_t rsvd_0 : 4;
    uint32_t pl_len : 3;
} CDNSI3C_REG_IMD_CMD0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_IMD_CMD0_reg_t f;
} CDNSI3C_REG_IMD_CMD0_reg_u;

#define CDNSI3C_REG_IMD_CMD0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ccc : 8;
    uint32_t rsvd0 : 16;
    uint32_t cmd_id : 8;
} CDNSI3C_REG_IMD_CMD1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_IMD_CMD1_reg_t f;
} CDNSI3C_REG_IMD_CMD1_reg_u;

#define CDNSI3C_REG_IMD_CMD1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} CDNSI3C_REG_IMD_DATA_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_IMD_DATA_reg_t f;
} CDNSI3C_REG_IMD_DATA_reg_u;

#define CDNSI3C_REG_IMD_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rx_fifo_fill_lvl : 17;
    uint32_t rsvd0 : 15;
} CDNSI3C_REG_RX_FIFO_STATUS_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_RX_FIFO_STATUS_reg_t f;
} CDNSI3C_REG_RX_FIFO_STATUS_reg_u;

#define CDNSI3C_REG_RX_FIFO_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} CDNSI3C_REG_RX_FIFO_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_RX_FIFO_reg_t f;
} CDNSI3C_REG_RX_FIFO_reg_u;

#define CDNSI3C_REG_RX_FIFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} CDNSI3C_REG_IBI_DATA_FIFO_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_IBI_DATA_FIFO_reg_t f;
} CDNSI3C_REG_IBI_DATA_FIFO_reg_u;

#define CDNSI3C_REG_IBI_DATA_FIFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ddr_slave_tx_data_fifo : 20;
} CDNSI3C_REG_SLV_DDR_TX_FIFO_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_DDR_TX_FIFO_reg_t f;
} CDNSI3C_REG_SLV_DDR_TX_FIFO_reg_u;

#define CDNSI3C_REG_SLV_DDR_TX_FIFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ddr_slave_rx_data_fifo : 20;
} CDNSI3C_REG_SLV_DDR_RX_FIFO_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_DDR_RX_FIFO_reg_t f;
} CDNSI3C_REG_SLV_DDR_RX_FIFO_reg_u;

#define CDNSI3C_REG_SLV_DDR_RX_FIFO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmdd_thr : 5;
    uint32_t rsvd0 : 3;
    uint32_t ibid_thr : 6;
    uint32_t rsvd1 : 2;
    uint32_t cmdr_thr : 5;
    uint32_t rsvd2 : 3;
    uint32_t ibir_thr : 6;
    uint32_t rsvd3 : 2;
} CDNSI3C_REG_CMD_IBI_THR_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_CMD_IBI_THR_CTRL_reg_t f;
} CDNSI3C_REG_CMD_IBI_THR_CTRL_reg_u;

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_REG_DEFAULT (0x01010101)


typedef struct {
    uint32_t tx_thr : 16;
    uint32_t rx_thr : 16;
} CDNSI3C_REG_TX_RX_THR_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_TX_RX_THR_CTRL_reg_t f;
} CDNSI3C_REG_TX_RX_THR_CTRL_reg_u;

#define CDNSI3C_REG_TX_RX_THR_CTRL_REG_DEFAULT (0x00010001)


typedef struct {
    uint32_t slv_ddr_tx_thr : 16;
    uint32_t slv_ddr_rx_thr : 16;
} CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_reg_t f;
} CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_reg_u;

#define CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_REG_DEFAULT (0x00010001)


typedef struct {
    uint32_t rsvd_0 : 16;
    uint32_t cmd_flush : 1;
    uint32_t tx_flush : 1;
    uint32_t rx_flush : 1;
    uint32_t ibi_flush : 1;
    uint32_t imm_cmd_flush : 1;
    uint32_t slv_ddr_tx_flush : 1;
    uint32_t slv_ddr_rx_flush : 1;
    uint32_t cmd_resp_flush : 1;
    uint32_t ibi_resp_flush : 1;
} CDNSI3C_REG_FLUSH_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_FLUSH_CTRL_reg_t f;
} CDNSI3C_REG_FLUSH_CTRL_reg_u;

#define CDNSI3C_REG_FLUSH_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t pr_pl : 16;
    uint32_t rsvd0 : 16;
} CDNSI3C_REG_SLV_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_CTRL_reg_t f;
} CDNSI3C_REG_SLV_CTRL_reg_u;

#define CDNSI3C_REG_SLV_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t s0_error : 1;
    uint32_t s1_error : 1;
    uint32_t s2_error_setccc : 1;
    uint32_t s2_error_privwr : 1;
    uint32_t s3_error : 1;
    uint32_t s4_error : 1;
    uint32_t s5_error : 1;
    uint32_t s6_error_getccc : 1;
    uint32_t s6_error_privrd : 1;
    uint32_t s6_error_ibi : 1;
    uint32_t rsvd0 : 22;
} CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_reg_t f;
} CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_reg_u;

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t mrl : 24;
    uint32_t rsvd0 : 8;
} CDNSI3C_REG_SLV_STATUS2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_STATUS2_reg_t f;
} CDNSI3C_REG_SLV_STATUS2_reg_u;

#define CDNSI3C_REG_SLV_STATUS2_REG_DEFAULT (0x00001600)


typedef struct {
    uint32_t mwl : 16;
    uint32_t bc_fsm : 11;
    uint32_t rsvd0 : 5;
} CDNSI3C_REG_SLV_STATUS3_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SLV_STATUS3_reg_t f;
} CDNSI3C_REG_SLV_STATUS3_reg_u;

#define CDNSI3C_REG_SLV_STATUS3_REG_DEFAULT (0x00010016)


typedef struct {
    uint32_t dev0_active : 1;
    uint32_t dev1_active : 1;
    uint32_t dev2_active : 1;
    uint32_t dev3_active : 1;
    uint32_t dev4_active : 1;
    uint32_t dev5_active : 1;
    uint32_t dev6_active : 1;
    uint32_t dev7_active : 1;
    uint32_t dev8_active : 1;
    uint32_t dev9_active : 1;
    uint32_t dev10_active : 1;
    uint32_t dev11_active : 1;
    uint32_t rsvd0 : 5;
    uint32_t dev1_clr : 1;
    uint32_t dev2_clr : 1;
    uint32_t dev3_clr : 1;
    uint32_t dev4_clr : 1;
    uint32_t dev5_clr : 1;
    uint32_t dev6_clr : 1;
    uint32_t dev7_clr : 1;
    uint32_t dev8_clr : 1;
    uint32_t dev9_clr : 1;
    uint32_t dev10_clr : 1;
    uint32_t dev11_clr : 1;
    uint32_t rsvd1 : 4;
} CDNSI3C_REG_DEVS_CTRL_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEVS_CTRL_reg_t f;
} CDNSI3C_REG_DEVS_CTRL_reg_u;

#define CDNSI3C_REG_DEVS_CTRL_REG_DEFAULT (0x00000001)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID0_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID0_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID0_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID0_RR0_REG_DEFAULT (0x00000210)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID0_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID0_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID0_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID0_RR1_REG_DEFAULT (0x03920013)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID0_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID0_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID0_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID0_RR2_REG_DEFAULT (0x00006600)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID1_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID1_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID1_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID1_RR0_REG_DEFAULT (0x00000213)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID1_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID1_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID1_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID1_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID1_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID1_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID1_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID1_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID2_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID2_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID2_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID2_RR0_REG_DEFAULT (0x00000215)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID2_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID2_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID2_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID2_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID2_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID2_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID2_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID2_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID3_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID3_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID3_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID3_RR0_REG_DEFAULT (0x00000216)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID3_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID3_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID3_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID3_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID3_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID3_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID3_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID3_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID4_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID4_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID4_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID4_RR0_REG_DEFAULT (0x00000219)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID4_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID4_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID4_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID4_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID4_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID4_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID4_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID4_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID5_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID5_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID5_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID5_RR0_REG_DEFAULT (0x0000021A)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID5_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID5_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID5_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID5_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID5_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID5_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID5_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID5_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID6_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID6_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID6_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID6_RR0_REG_DEFAULT (0x0000021C)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID6_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID6_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID6_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID6_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID6_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID6_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID6_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID6_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID7_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID7_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID7_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID7_RR0_REG_DEFAULT (0x0000021F)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID7_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID7_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID7_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID7_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID7_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID7_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID7_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID7_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID8_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID8_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID8_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID8_RR0_REG_DEFAULT (0x00000220)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID8_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID8_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID8_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID8_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID8_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID8_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID8_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID8_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID9_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID9_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID9_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID9_RR0_REG_DEFAULT (0x00000223)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID9_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID9_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID9_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID9_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID9_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID9_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID9_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID9_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID10_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID10_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID10_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID10_RR0_REG_DEFAULT (0x00000225)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID10_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID10_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID10_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID10_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID10_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID10_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID10_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID10_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dev_addr : 8;
    uint32_t rsvd0 : 1;
    uint32_t is_i3c : 1;
    uint32_t rsvd1 : 1;
    uint32_t lvr_ext_addr : 1;
    uint32_t rsvd2 : 1;
    uint32_t lvr_sa_msb : 3;
} CDNSI3C_REG_DEV_ID11_RR0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID11_RR0_reg_t f;
} CDNSI3C_REG_DEV_ID11_RR0_reg_u;

#define CDNSI3C_REG_DEV_ID11_RR0_REG_DEFAULT (0x00000226)


typedef struct {
    uint32_t pid_msb : 32;
} CDNSI3C_REG_DEV_ID11_RR1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID11_RR1_reg_t f;
} CDNSI3C_REG_DEV_ID11_RR1_reg_u;

#define CDNSI3C_REG_DEV_ID11_RR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dcr_lvr : 8;
    uint32_t bcr : 8;
    uint32_t pid_lsb : 16;
} CDNSI3C_REG_DEV_ID11_RR2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_DEV_ID11_RR2_reg_t f;
} CDNSI3C_REG_DEV_ID11_RR2_reg_u;

#define CDNSI3C_REG_DEV_ID11_RR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t devid0_resp : 1;
    uint32_t devid0_da : 7;
    uint32_t devid0_pl : 5;
    uint32_t devid0_slow : 1;
    uint32_t devid0_role : 2;
    uint32_t devid1_resp : 1;
    uint32_t devid1_da : 7;
    uint32_t devid1_pl : 5;
    uint32_t devid1_slow : 1;
    uint32_t devid1_role : 2;
} CDNSI3C_REG_SIR_MAP0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SIR_MAP0_reg_t f;
} CDNSI3C_REG_SIR_MAP0_reg_u;

#define CDNSI3C_REG_SIR_MAP0_REG_DEFAULT (0x00FE00FE)


typedef struct {
    uint32_t devid2_resp : 1;
    uint32_t devid2_da : 7;
    uint32_t devid2_pl : 5;
    uint32_t devid2_slow : 1;
    uint32_t devid2_role : 2;
    uint32_t devid3_resp : 1;
    uint32_t devid3_da : 7;
    uint32_t devid3_pl : 5;
    uint32_t devid3_slow : 1;
    uint32_t devid3_role : 2;
} CDNSI3C_REG_SIR_MAP1_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SIR_MAP1_reg_t f;
} CDNSI3C_REG_SIR_MAP1_reg_u;

#define CDNSI3C_REG_SIR_MAP1_REG_DEFAULT (0x00FE00FE)


typedef struct {
    uint32_t devid4_resp : 1;
    uint32_t devid4_da : 7;
    uint32_t devid4_pl : 5;
    uint32_t devid4_slow : 1;
    uint32_t devid4_role : 2;
    uint32_t devid5_resp : 1;
    uint32_t devid5_da : 7;
    uint32_t devid5_pl : 5;
    uint32_t devid5_slow : 1;
    uint32_t devid5_role : 2;
} CDNSI3C_REG_SIR_MAP2_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SIR_MAP2_reg_t f;
} CDNSI3C_REG_SIR_MAP2_reg_u;

#define CDNSI3C_REG_SIR_MAP2_REG_DEFAULT (0x00FE00FE)


typedef struct {
    uint32_t devid6_resp : 1;
    uint32_t devid6_da : 7;
    uint32_t devid6_pl : 5;
    uint32_t devid6_slow : 1;
    uint32_t devid6_role : 2;
    uint32_t devid7_resp : 1;
    uint32_t devid7_da : 7;
    uint32_t devid7_pl : 5;
    uint32_t devid7_slow : 1;
    uint32_t devid7_role : 2;
} CDNSI3C_REG_SIR_MAP3_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SIR_MAP3_reg_t f;
} CDNSI3C_REG_SIR_MAP3_reg_u;

#define CDNSI3C_REG_SIR_MAP3_REG_DEFAULT (0x00FE00FE)


typedef struct {
    uint32_t devid8_resp : 1;
    uint32_t devid8_da : 7;
    uint32_t devid8_pl : 5;
    uint32_t devid8_slow : 1;
    uint32_t devid8_role : 2;
    uint32_t devid9_resp : 1;
    uint32_t devid9_da : 7;
    uint32_t devid9_pl : 5;
    uint32_t devid9_slow : 1;
    uint32_t devid9_role : 2;
} CDNSI3C_REG_SIR_MAP4_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SIR_MAP4_reg_t f;
} CDNSI3C_REG_SIR_MAP4_reg_u;

#define CDNSI3C_REG_SIR_MAP4_REG_DEFAULT (0x00FE00FE)


typedef struct {
    uint32_t devid10_resp : 1;
    uint32_t devid10_da : 7;
    uint32_t devid10_pl : 5;
    uint32_t devid10_slow : 1;
    uint32_t devid10_role : 2;
} CDNSI3C_REG_SIR_MAP5_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_SIR_MAP5_reg_t f;
} CDNSI3C_REG_SIR_MAP5_reg_u;

#define CDNSI3C_REG_SIR_MAP5_REG_DEFAULT (0x000000FE)


typedef struct {
    uint32_t grpa0 : 8;
    uint32_t grpa1 : 8;
    uint32_t rsvd0 : 16;
} CDNSI3C_REG_GRPADDR_LIST_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_GRPADDR_LIST_reg_t f;
} CDNSI3C_REG_GRPADDR_LIST_reg_u;

#define CDNSI3C_REG_GRPADDR_LIST_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t grpa0_fill_lvl : 5;
    uint32_t grpa0_empty : 1;
    uint32_t rsvd0 : 1;
    uint32_t grpa0_flush : 1;
    uint32_t grpa1_fill_lvl : 5;
    uint32_t grpa1_empty : 1;
    uint32_t rsvd1 : 1;
    uint32_t grpa1_flush : 1;
    uint32_t rsvd2 : 16;
} CDNSI3C_REG_GRPADDR_CS_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_GRPADDR_CS_reg_t f;
} CDNSI3C_REG_GRPADDR_CS_reg_u;

#define CDNSI3C_REG_GRPADDR_CS_REG_DEFAULT (0x0000A0A0)


typedef struct {
    uint32_t gpi0 : 8;
    uint32_t rsvd0 : 8;
    uint32_t rsvd1 : 8;
    uint32_t rsvd2 : 8;
} CDNSI3C_REG_GPIR_WORD0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_GPIR_WORD0_reg_t f;
} CDNSI3C_REG_GPIR_WORD0_reg_u;

#define CDNSI3C_REG_GPIR_WORD0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t gpo0 : 8;
    uint32_t rsvd0 : 8;
    uint32_t rsvd1 : 8;
    uint32_t rsvd2 : 8;
} CDNSI3C_REG_GPOR_WORD0_reg_t;

typedef union {
    uint32_t val;
    CDNSI3C_REG_GPOR_WORD0_reg_t f;
} CDNSI3C_REG_GPOR_WORD0_reg_u;

#define CDNSI3C_REG_GPOR_WORD0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t i3c_reset_n_n0_scan : 1;
    uint32_t reg_reset_n_n0_scan : 1;
    uint32_t clk_stop_req_n0_scan : 1;
    uint32_t rsvd_0 : 5;
    uint32_t i3c_enable_n0_scan : 1;
    uint32_t rsvd_1 : 7;
    uint32_t clk_stop_ack : 1;
    uint32_t wakeup : 1;
    uint32_t idle : 1;
    uint32_t rsvd_2 : 5;
    uint32_t irq : 1;
} I3C_CTRL_I3C_RESET_CTRL_STATUS_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_I3C_RESET_CTRL_STATUS_reg_t f;
} I3C_CTRL_I3C_RESET_CTRL_STATUS_reg_u;

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_DEFAULT (0x00040000)


typedef struct {
    uint32_t device_role : 2;
    uint32_t rsvd_0 : 6;
    uint32_t dcr : 8;
} I3C_CTRL_PINSTRAPS_GROUP_1A_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_1A_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_1A_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_1A_REG_DEFAULT (0x0000C602)


typedef struct {
    uint32_t mrl : 24;
} I3C_CTRL_PINSTRAPS_GROUP_1B_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_1B_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_1B_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_1B_REG_DEFAULT (0x00001600)


typedef struct {
    uint32_t mwl : 16;
    uint32_t mxds_limited : 1;
    uint32_t mxds_maxwr : 8;
} I3C_CTRL_PINSTRAPS_GROUP_2A_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_2A_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_2A_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_2A_REG_DEFAULT (0x00000016)


typedef struct {
    uint32_t mxds_maxrd : 8;
} I3C_CTRL_PINSTRAPS_GROUP_2B_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_2B_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_2B_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_2B_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t pid_mfr_id : 15;
    uint32_t rsvd_0 : 1;
    uint32_t pid_instance_id : 4;
    uint32_t rsvd_1 : 4;
    uint32_t bus_avail_timer : 8;
} I3C_CTRL_PINSTRAPS_GROUP_3_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_3_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_3_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_3_REG_DEFAULT (0x6400053E)


typedef struct {
    uint32_t bus_idle_timer : 18;
    uint32_t rsvd_0 : 6;
    uint32_t stat_addr : 7;
} I3C_CTRL_PINSTRAPS_GROUP_4_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_4_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_4_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_4_REG_DEFAULT (0x00004E84)


typedef struct {
    uint32_t flow_ctrl_pr_dis : 1;
    uint32_t flow_ctrl_pw_dis : 1;
    uint32_t fpf_pw_sel : 1;
    uint32_t alt_mode_en : 1;
    uint32_t hj_in_use : 1;
    uint32_t rsvd_0 : 3;
    uint32_t periph_rst_ret_time : 8;
    uint32_t chip_rst_ret_time : 8;
} I3C_CTRL_PINSTRAPS_GROUP_5_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_5_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_5_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_5_REG_DEFAULT (0x00010103)


typedef struct {
    uint32_t ibi_mdb_prn : 1;
    uint32_t rx_data_fifo_mode : 1;
    uint32_t rsvd_0 : 6;
    uint32_t xtime_freq_byte : 8;
    uint32_t xtime_inacc_byte : 8;
} I3C_CTRL_PINSTRAPS_GROUP_6_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_PINSTRAPS_GROUP_6_reg_t f;
} I3C_CTRL_PINSTRAPS_GROUP_6_reg_u;

#define I3C_CTRL_PINSTRAPS_GROUP_6_REG_DEFAULT (0x0000CB00)


typedef struct {
    uint32_t cmd_wrd0_dma_stamp_wr : 1;
    uint32_t cmd_wrd0_dma_stamp_rd : 1;
    uint32_t cmd_wrd0_dma_stamp_flush : 1;
    uint32_t cmd_wrd0_dma_stamp_fill_lvl : 6;
    uint32_t cmd_wrd1_dma_stamp_wr : 1;
    uint32_t cmd_wrd1_dma_stamp_rd : 1;
    uint32_t cmd_wrd1_dma_stamp_flush : 1;
    uint32_t cmd_wrd1_dma_stamp_fill_lvl : 6;
    uint32_t rsvd_0 : 1;
    uint32_t ibi_dma_stamp_wr : 1;
    uint32_t ibi_dma_stamp_rd : 1;
    uint32_t ibi_dma_stamp_flush : 1;
    uint32_t ibi_dma_stamp_fill_lvl : 6;
    uint32_t ibi_dma_stamp_byte_cnt : 3;
} I3C_CTRL_DMA_STAMP_0_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_DMA_STAMP_0_reg_t f;
} I3C_CTRL_DMA_STAMP_0_reg_u;

#define I3C_CTRL_DMA_STAMP_0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ibi_dma_stamp_eoc : 1;
    uint32_t tx_data_dma_stamp_wr : 1;
    uint32_t tx_data_dma_stamp_rd : 1;
    uint32_t tx_data_dma_stamp_flush : 1;
    uint32_t tx_data_dma_stamp_fill_lvl : 7;
    uint32_t rsvd_0 : 1;
    uint32_t rx_data_dma_stamp_wr : 1;
    uint32_t rx_data_dma_stamp_rd : 1;
    uint32_t rx_data_dma_stamp_flush : 1;
    uint32_t rx_data_dma_stamp_fill_lvl : 7;
    uint32_t rsvd_1 : 2;
    uint32_t rx_data_dma_stamp_byte_cnt : 3;
    uint32_t rx_data_dma_stamp_eoc : 1;
    uint32_t rx_data_dma_stamp_excp : 1;
    uint32_t slv_ddr_tx_dma_stamp_wr : 1;
    uint32_t slv_ddr_tx_dma_stamp_rd : 1;
    uint32_t slv_ddr_tx_dma_stamp_flush : 1;
} I3C_CTRL_DMA_STAMP_1_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_DMA_STAMP_1_reg_t f;
} I3C_CTRL_DMA_STAMP_1_reg_u;

#define I3C_CTRL_DMA_STAMP_1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rx_data_dma_stamp_cmd_id : 8;
    uint32_t slv_ddr_tx_dma_stamp_fill_lvl : 7;
    uint32_t rsvd_0 : 1;
    uint32_t slv_ddr_rx_dma_stamp_wr : 1;
    uint32_t slv_ddr_rx_dma_stamp_rd : 1;
    uint32_t slv_ddr_rx_dma_stamp_flush : 1;
    uint32_t slv_ddr_rx_dma_stamp_fill_lvl : 7;
    uint32_t rsvd_1 : 1;
    uint32_t slv_ddr_rx_dma_stamp_byte_cnt : 3;
    uint32_t slv_ddr_rx_dma_stamp_eoc : 1;
    uint32_t slv_ddr_rx_dma_stamp_excp : 1;
} I3C_CTRL_DMA_STAMP_2_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_DMA_STAMP_2_reg_t f;
} I3C_CTRL_DMA_STAMP_2_reg_u;

#define I3C_CTRL_DMA_STAMP_2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t tcam_delay : 16;
} I3C_CTRL_TCAM0_T_C1_EXT_DELAY_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_TCAM0_T_C1_EXT_DELAY_reg_t f;
} I3C_CTRL_TCAM0_T_C1_EXT_DELAY_reg_u;

#define I3C_CTRL_TCAM0_T_C1_EXT_DELAY_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sram_corr_err : 1;
    uint32_t sram_uncorr_err : 1;
    uint32_t dap_err : 1;
    uint32_t csr_err : 1;
    uint32_t trans_to_err : 1;
    uint32_t protocol_err : 1;
    uint32_t integrity_err : 1;
    uint32_t int_nonfatal : 1;
    uint32_t int_fatal : 1;
} I3C_CTRL_ASF_STATUS_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_ASF_STATUS_reg_t f;
} I3C_CTRL_ASF_STATUS_reg_u;

#define I3C_CTRL_ASF_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t mask_i3c_reset_req : 1;
    uint32_t mask_chip_reset_req : 1;
} I3C_CTRL_RESET_REQ_MASKS_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_RESET_REQ_MASKS_reg_t f;
} I3C_CTRL_RESET_REQ_MASKS_reg_u;

#define I3C_CTRL_RESET_REQ_MASKS_REG_DEFAULT (0x00000003)


typedef struct {
    uint32_t gpi : 32;
} I3C_CTRL_GPI_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_GPI_reg_t f;
} I3C_CTRL_GPI_reg_u;

#define I3C_CTRL_GPI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t gpo : 32;
} I3C_CTRL_GPO_reg_t;

typedef union {
    uint32_t val;
    I3C_CTRL_GPO_reg_t f;
} I3C_CTRL_GPO_reg_u;

#define I3C_CTRL_GPO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t process_enable : 1;
    uint32_t rsvd_0 : 3;
    uint32_t process_sensor_sel : 6;
} COMBINED_PVT_CTRL_PROCESS_CTRL_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PROCESS_CTRL_reg_t f;
} COMBINED_PVT_CTRL_PROCESS_CTRL_reg_u;

#define COMBINED_PVT_CTRL_PROCESS_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clock_enable : 1;
    uint32_t clk_sel : 1;
    uint32_t rsvd_0 : 2;
    uint32_t postdiv_divider : 8;
    uint32_t postdiv_use_postdiv : 1;
    uint32_t rsvd_1 : 3;
    uint32_t postdiv_update_div : 1;
} COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_reg_t f;
} COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_reg_u;

#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_REG_DEFAULT (0x00001500)


typedef struct {
    uint32_t droop_reset_n_n0_scan : 1;
    uint32_t rsvd_0 : 3;
    uint32_t droop_ready : 1;
    uint32_t rsvd_1 : 3;
    uint32_t droop_underflow : 1;
    uint32_t rsvd_2 : 3;
    uint32_t droop_overflow : 1;
    uint32_t rsvd_3 : 3;
    uint32_t droop_code : 3;
    uint32_t rsvd_4 : 1;
    uint32_t droop_monitor : 6;
    uint32_t rsvd_5 : 2;
    uint32_t droop_code_out_en : 1;
} COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_reg_t f;
} COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_reg_u;

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data0 : 8;
    uint32_t data1 : 8;
    uint32_t data2 : 8;
    uint32_t data3 : 8;
} COMBINED_PVT_CTRL_TILE_EVENT_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_TILE_EVENT_reg_t f;
} COMBINED_PVT_CTRL_TILE_EVENT_reg_u;

#define COMBINED_PVT_CTRL_TILE_EVENT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t pm_clk_count_en : 1;
    uint32_t rsvd_0 : 3;
    uint32_t pm_clk_count_valid : 1;
} COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_reg_t f;
} COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_reg_u;

#define COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t refclk_count_period_lo : 32;
} COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_reg_t f;
} COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_reg_u;

#define COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t refclk_count_period_hi : 32;
} COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_reg_t f;
} COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_reg_u;

#define COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clock_count_lo : 32;
} COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_LO_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_LO_reg_t f;
} COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_LO_reg_u;

#define COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clock_count_hi : 32;
} COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_HI_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_HI_reg_t f;
} COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_HI_reg_u;

#define COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t interrupt : 3;
} COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_reg_t f;
} COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_reg_u;

#define COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t psyscrit_mask : 1;
    uint32_t rsvd_0 : 3;
    uint32_t vrhot_mask : 1;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_reg_t f;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_reg_u;

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t psyscrit_val : 1;
    uint32_t rsvd_0 : 3;
    uint32_t vrhot_val : 1;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_reg_t f;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_reg_u;

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t psyscrit_active : 1;
    uint32_t rsvd_0 : 3;
    uint32_t vrhot_active : 1;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_reg_t f;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_reg_u;

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t psyscrit_irq_active_high : 1;
    uint32_t rsvd_0 : 3;
    uint32_t psyscrit_irq_posedge : 1;
    uint32_t rsvd_1 : 3;
    uint32_t psyscrit_irq_negedge : 1;
    uint32_t rsvd_2 : 3;
    uint32_t vrhot_irq_active_high : 1;
    uint32_t rsvd_3 : 3;
    uint32_t vrhot_irq_posedge : 1;
    uint32_t rsvd_4 : 3;
    uint32_t vrhot_irq_negedge : 1;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_reg_t f;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_reg_u;

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_REG_DEFAULT (0x00001001)


typedef struct {
    uint32_t psyscrit_invert : 1;
    uint32_t rsvd_0 : 3;
    uint32_t vrhot_invert : 1;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_reg_t f;
} COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_reg_u;

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smc_sync_interrupt_mux : 1;
} COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_reg_t;

typedef union {
    uint32_t val;
    COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_reg_t f;
} COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_reg_u;

#define COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t enable : 1;
    uint16_t sticky_droop_enable : 1;
    uint16_t sticky_droop_duration : 3;
    uint16_t rsvd_0 : 1;
    uint16_t operating_mode : 1;
    uint16_t rsvd_1 : 1;
    uint16_t config_select : 4;
    uint16_t config_select_update : 1;
} DROOP_ENABLES_reg_t;

typedef union {
    uint16_t val;
    DROOP_ENABLES_reg_t f;
} DROOP_ENABLES_reg_u;

#define DROOP_ENABLES_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t sample_strobe : 1;
    uint16_t rsvd_0 : 4;
    uint16_t avg_samples_num : 4;
    uint16_t rsvd_1 : 5;
    uint16_t avg_code_sample_strobe : 1;
} DROOP_SAMPLE_STROBE_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLE_STROBE_reg_t f;
} DROOP_SAMPLE_STROBE_reg_u;

#define DROOP_SAMPLE_STROBE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t target_monitor_code : 8;
} DROOP_TARGET_MONITOR_CODE_reg_t;

typedef union {
    uint16_t val;
    DROOP_TARGET_MONITOR_CODE_reg_t f;
} DROOP_TARGET_MONITOR_CODE_reg_u;

#define DROOP_TARGET_MONITOR_CODE_REG_DEFAULT (0x00000020)


typedef struct {
    uint16_t rsvd_0 : 5;
    uint16_t run_dcdl_init : 1;
    uint16_t ext_meas_mode : 2;
    uint16_t ext_start_trigger : 1;
    uint16_t ext_single_config : 4;
    uint16_t ext_ltm_enable : 1;
    uint16_t rsvd_1 : 1;
    uint16_t ext_meas_done : 1;
} DROOP_CONFIG_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_reg_t f;
} DROOP_CONFIG_reg_u;

#define DROOP_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_duration0 : 16;
} DROOP_MEAS_DURATION0_reg_t;

typedef union {
    uint16_t val;
    DROOP_MEAS_DURATION0_reg_t f;
} DROOP_MEAS_DURATION0_reg_u;

#define DROOP_MEAS_DURATION0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_duration1 : 16;
} DROOP_MEAS_DURATION1_reg_t;

typedef union {
    uint16_t val;
    DROOP_MEAS_DURATION1_reg_t f;
} DROOP_MEAS_DURATION1_reg_u;

#define DROOP_MEAS_DURATION1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_ltm_max_code : 6;
    uint16_t rsvd_0 : 2;
    uint16_t ext_ltm_overflow : 1;
} DROOP_LONG_TERM_MAX_CODE_reg_t;

typedef union {
    uint16_t val;
    DROOP_LONG_TERM_MAX_CODE_reg_t f;
} DROOP_LONG_TERM_MAX_CODE_reg_u;

#define DROOP_LONG_TERM_MAX_CODE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_ltm_min_code : 6;
    uint16_t rsvd_0 : 2;
    uint16_t ext_ltm_underflow : 1;
} DROOP_LONG_TERM_MIN_CODE_reg_t;

typedef union {
    uint16_t val;
    DROOP_LONG_TERM_MIN_CODE_reg_t f;
} DROOP_LONG_TERM_MIN_CODE_reg_u;

#define DROOP_LONG_TERM_MIN_CODE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration0 : 16;
} DROOP_EXT_DROOP_DUR0_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR0_reg_t f;
} DROOP_EXT_DROOP_DUR0_reg_u;

#define DROOP_EXT_DROOP_DUR0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration1 : 16;
} DROOP_EXT_DROOP_DUR1_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR1_reg_t f;
} DROOP_EXT_DROOP_DUR1_reg_u;

#define DROOP_EXT_DROOP_DUR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration2 : 16;
} DROOP_EXT_DROOP_DUR2_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR2_reg_t f;
} DROOP_EXT_DROOP_DUR2_reg_u;

#define DROOP_EXT_DROOP_DUR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_duration3 : 16;
} DROOP_EXT_DROOP_DUR3_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_DUR3_reg_t f;
} DROOP_EXT_DROOP_DUR3_reg_u;

#define DROOP_EXT_DROOP_DUR3_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_transition0 : 8;
    uint16_t ext_droop_transition1 : 8;
} DROOP_EXT_DROOP_TRAN_01_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_TRAN_01_reg_t f;
} DROOP_EXT_DROOP_TRAN_01_reg_u;

#define DROOP_EXT_DROOP_TRAN_01_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t ext_droop_transition2 : 8;
    uint16_t ext_droop_transition3 : 8;
} DROOP_EXT_DROOP_TRAN_23_reg_t;

typedef union {
    uint16_t val;
    DROOP_EXT_DROOP_TRAN_23_reg_t f;
} DROOP_EXT_DROOP_TRAN_23_reg_u;

#define DROOP_EXT_DROOP_TRAN_23_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t force_droop_enable : 1;
    uint16_t force_monitor_enable : 1;
    uint16_t force_droop : 3;
    uint16_t force_monitor : 6;
} DROOP_FORCE_reg_t;

typedef union {
    uint16_t val;
    DROOP_FORCE_reg_t f;
} DROOP_FORCE_reg_u;

#define DROOP_FORCE_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t sampled_avg_monitor : 8;
    uint16_t sampled_avg_monitor_valid : 1;
    uint16_t rsvd_0 : 3;
    uint16_t multiple_edges : 1;
    uint16_t threshold_error : 3;
} DROOP_SAMPLED_AVG_MONITOR_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_AVG_MONITOR_reg_t f;
} DROOP_SAMPLED_AVG_MONITOR_reg_u;

#define DROOP_SAMPLED_AVG_MONITOR_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t sampled_droop : 8;
    uint16_t sampled_droop_valid : 1;
} DROOP_SAMPLED_DROOP_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_DROOP_reg_t f;
} DROOP_SAMPLED_DROOP_reg_u;

#define DROOP_SAMPLED_DROOP_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t sampled_monitor : 8;
    uint16_t sampled_monitor_valid : 1;
} DROOP_SAMPLED_MONITOR_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_MONITOR_reg_t f;
} DROOP_SAMPLED_MONITOR_reg_u;

#define DROOP_SAMPLED_MONITOR_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t sampled_delay : 8;
    uint16_t sampled_delay_valid : 1;
} DROOP_SAMPLED_DELAY_reg_t;

typedef union {
    uint16_t val;
    DROOP_SAMPLED_DELAY_reg_t f;
} DROOP_SAMPLED_DELAY_reg_u;

#define DROOP_SAMPLED_DELAY_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_0_delay_code : 8;
    uint16_t config_setting_0_t0 : 8;
} DROOP_CONFIG_SETTING_0_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_0_LW_reg_t f;
} DROOP_CONFIG_SETTING_0_LW_reg_u;

#define DROOP_CONFIG_SETTING_0_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_0_t1 : 8;
    uint16_t config_setting_0_t2 : 8;
} DROOP_CONFIG_SETTING_0_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_0_HW_reg_t f;
} DROOP_CONFIG_SETTING_0_HW_reg_u;

#define DROOP_CONFIG_SETTING_0_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_1_delay_code : 8;
    uint16_t config_setting_1_t0 : 8;
} DROOP_CONFIG_SETTING_1_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1_LW_reg_t f;
} DROOP_CONFIG_SETTING_1_LW_reg_u;

#define DROOP_CONFIG_SETTING_1_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_1_t1 : 8;
    uint16_t config_setting_1_t2 : 8;
} DROOP_CONFIG_SETTING_1_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1_HW_reg_t f;
} DROOP_CONFIG_SETTING_1_HW_reg_u;

#define DROOP_CONFIG_SETTING_1_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_2_delay_code : 8;
    uint16_t config_setting_2_t0 : 8;
} DROOP_CONFIG_SETTING_2_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_2_LW_reg_t f;
} DROOP_CONFIG_SETTING_2_LW_reg_u;

#define DROOP_CONFIG_SETTING_2_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_2_t1 : 8;
    uint16_t config_setting_2_t2 : 8;
} DROOP_CONFIG_SETTING_2_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_2_HW_reg_t f;
} DROOP_CONFIG_SETTING_2_HW_reg_u;

#define DROOP_CONFIG_SETTING_2_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_3_delay_code : 8;
    uint16_t config_setting_3_t0 : 8;
} DROOP_CONFIG_SETTING_3_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_3_LW_reg_t f;
} DROOP_CONFIG_SETTING_3_LW_reg_u;

#define DROOP_CONFIG_SETTING_3_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_3_t1 : 8;
    uint16_t config_setting_3_t2 : 8;
} DROOP_CONFIG_SETTING_3_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_3_HW_reg_t f;
} DROOP_CONFIG_SETTING_3_HW_reg_u;

#define DROOP_CONFIG_SETTING_3_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_4_delay_code : 8;
    uint16_t config_setting_4_t0 : 8;
} DROOP_CONFIG_SETTING_4_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_4_LW_reg_t f;
} DROOP_CONFIG_SETTING_4_LW_reg_u;

#define DROOP_CONFIG_SETTING_4_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_4_t1 : 8;
    uint16_t config_setting_4_t2 : 8;
} DROOP_CONFIG_SETTING_4_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_4_HW_reg_t f;
} DROOP_CONFIG_SETTING_4_HW_reg_u;

#define DROOP_CONFIG_SETTING_4_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_5_delay_code : 8;
    uint16_t config_setting_5_t0 : 8;
} DROOP_CONFIG_SETTING_5_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_5_LW_reg_t f;
} DROOP_CONFIG_SETTING_5_LW_reg_u;

#define DROOP_CONFIG_SETTING_5_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_5_t1 : 8;
    uint16_t config_setting_5_t2 : 8;
} DROOP_CONFIG_SETTING_5_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_5_HW_reg_t f;
} DROOP_CONFIG_SETTING_5_HW_reg_u;

#define DROOP_CONFIG_SETTING_5_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_6_delay_code : 8;
    uint16_t config_setting_6_t0 : 8;
} DROOP_CONFIG_SETTING_6_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_6_LW_reg_t f;
} DROOP_CONFIG_SETTING_6_LW_reg_u;

#define DROOP_CONFIG_SETTING_6_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_6_t1 : 8;
    uint16_t config_setting_6_t2 : 8;
} DROOP_CONFIG_SETTING_6_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_6_HW_reg_t f;
} DROOP_CONFIG_SETTING_6_HW_reg_u;

#define DROOP_CONFIG_SETTING_6_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_7_delay_code : 8;
    uint16_t config_setting_7_t0 : 8;
} DROOP_CONFIG_SETTING_7_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_7_LW_reg_t f;
} DROOP_CONFIG_SETTING_7_LW_reg_u;

#define DROOP_CONFIG_SETTING_7_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_7_t1 : 8;
    uint16_t config_setting_7_t2 : 8;
} DROOP_CONFIG_SETTING_7_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_7_HW_reg_t f;
} DROOP_CONFIG_SETTING_7_HW_reg_u;

#define DROOP_CONFIG_SETTING_7_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_8_delay_code : 8;
    uint16_t config_setting_8_t0 : 8;
} DROOP_CONFIG_SETTING_8_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_8_LW_reg_t f;
} DROOP_CONFIG_SETTING_8_LW_reg_u;

#define DROOP_CONFIG_SETTING_8_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_8_t1 : 8;
    uint16_t config_setting_8_t2 : 8;
} DROOP_CONFIG_SETTING_8_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_8_HW_reg_t f;
} DROOP_CONFIG_SETTING_8_HW_reg_u;

#define DROOP_CONFIG_SETTING_8_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_9_delay_code : 8;
    uint16_t config_setting_9_t0 : 8;
} DROOP_CONFIG_SETTING_9_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_9_LW_reg_t f;
} DROOP_CONFIG_SETTING_9_LW_reg_u;

#define DROOP_CONFIG_SETTING_9_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_9_t1 : 8;
    uint16_t config_setting_9_t2 : 8;
} DROOP_CONFIG_SETTING_9_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_9_HW_reg_t f;
} DROOP_CONFIG_SETTING_9_HW_reg_u;

#define DROOP_CONFIG_SETTING_9_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_10_delay_code : 8;
    uint16_t config_setting_10_t0 : 8;
} DROOP_CONFIG_SETTING_10_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_10_LW_reg_t f;
} DROOP_CONFIG_SETTING_10_LW_reg_u;

#define DROOP_CONFIG_SETTING_10_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_10_t1 : 8;
    uint16_t config_setting_10_t2 : 8;
} DROOP_CONFIG_SETTING_10_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_10_HW_reg_t f;
} DROOP_CONFIG_SETTING_10_HW_reg_u;

#define DROOP_CONFIG_SETTING_10_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_11_delay_code : 8;
    uint16_t config_setting_11_t0 : 8;
} DROOP_CONFIG_SETTING_11_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_11_LW_reg_t f;
} DROOP_CONFIG_SETTING_11_LW_reg_u;

#define DROOP_CONFIG_SETTING_11_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_11_t1 : 8;
    uint16_t config_setting_11_t2 : 8;
} DROOP_CONFIG_SETTING_11_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_11_HW_reg_t f;
} DROOP_CONFIG_SETTING_11_HW_reg_u;

#define DROOP_CONFIG_SETTING_11_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_12_delay_code : 8;
    uint16_t config_setting_12_t0 : 8;
} DROOP_CONFIG_SETTING_12_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_12_LW_reg_t f;
} DROOP_CONFIG_SETTING_12_LW_reg_u;

#define DROOP_CONFIG_SETTING_12_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_12_t1 : 8;
    uint16_t config_setting_12_t2 : 8;
} DROOP_CONFIG_SETTING_12_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_12_HW_reg_t f;
} DROOP_CONFIG_SETTING_12_HW_reg_u;

#define DROOP_CONFIG_SETTING_12_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_13_delay_code : 8;
    uint16_t config_setting_13_t0 : 8;
} DROOP_CONFIG_SETTING_13_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_13_LW_reg_t f;
} DROOP_CONFIG_SETTING_13_LW_reg_u;

#define DROOP_CONFIG_SETTING_13_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_13_t1 : 8;
    uint16_t config_setting_13_t2 : 8;
} DROOP_CONFIG_SETTING_13_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_13_HW_reg_t f;
} DROOP_CONFIG_SETTING_13_HW_reg_u;

#define DROOP_CONFIG_SETTING_13_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_14_delay_code : 8;
    uint16_t config_setting_14_t0 : 8;
} DROOP_CONFIG_SETTING_14_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_14_LW_reg_t f;
} DROOP_CONFIG_SETTING_14_LW_reg_u;

#define DROOP_CONFIG_SETTING_14_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_14_t1 : 8;
    uint16_t config_setting_14_t2 : 8;
} DROOP_CONFIG_SETTING_14_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_14_HW_reg_t f;
} DROOP_CONFIG_SETTING_14_HW_reg_u;

#define DROOP_CONFIG_SETTING_14_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_15_delay_code : 8;
    uint16_t config_setting_15_t0 : 8;
} DROOP_CONFIG_SETTING_15_LW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_15_LW_reg_t f;
} DROOP_CONFIG_SETTING_15_LW_reg_u;

#define DROOP_CONFIG_SETTING_15_LW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_15_t1 : 8;
    uint16_t config_setting_15_t2 : 8;
} DROOP_CONFIG_SETTING_15_HW_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_15_HW_reg_t f;
} DROOP_CONFIG_SETTING_15_HW_reg_u;

#define DROOP_CONFIG_SETTING_15_HW_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_0_k2 : 8;
    uint16_t config_setting_1_k2 : 8;
} DROOP_CONFIG_SETTING_01_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_01_K2_reg_t f;
} DROOP_CONFIG_SETTING_01_K2_reg_u;

#define DROOP_CONFIG_SETTING_01_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_2_k2 : 8;
    uint16_t config_setting_3_k2 : 8;
} DROOP_CONFIG_SETTING_23_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_23_K2_reg_t f;
} DROOP_CONFIG_SETTING_23_K2_reg_u;

#define DROOP_CONFIG_SETTING_23_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_4_k2 : 8;
    uint16_t config_setting_5_k2 : 8;
} DROOP_CONFIG_SETTING_45_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_45_K2_reg_t f;
} DROOP_CONFIG_SETTING_45_K2_reg_u;

#define DROOP_CONFIG_SETTING_45_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_6_k2 : 8;
    uint16_t config_setting_7_k2 : 8;
} DROOP_CONFIG_SETTING_67_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_67_K2_reg_t f;
} DROOP_CONFIG_SETTING_67_K2_reg_u;

#define DROOP_CONFIG_SETTING_67_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_8_k2 : 8;
    uint16_t config_setting_9_k2 : 8;
} DROOP_CONFIG_SETTING_89_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_89_K2_reg_t f;
} DROOP_CONFIG_SETTING_89_K2_reg_u;

#define DROOP_CONFIG_SETTING_89_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_10_k2 : 8;
    uint16_t config_setting_11_k2 : 8;
} DROOP_CONFIG_SETTING_1011_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1011_K2_reg_t f;
} DROOP_CONFIG_SETTING_1011_K2_reg_u;

#define DROOP_CONFIG_SETTING_1011_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_12_k2 : 8;
    uint16_t config_setting_13_k2 : 8;
} DROOP_CONFIG_SETTING_1213_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1213_K2_reg_t f;
} DROOP_CONFIG_SETTING_1213_K2_reg_u;

#define DROOP_CONFIG_SETTING_1213_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t config_setting_14_k2 : 8;
    uint16_t config_setting_15_k2 : 8;
} DROOP_CONFIG_SETTING_1415_K2_reg_t;

typedef union {
    uint16_t val;
    DROOP_CONFIG_SETTING_1415_K2_reg_t f;
} DROOP_CONFIG_SETTING_1415_K2_reg_u;

#define DROOP_CONFIG_SETTING_1415_K2_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t percent_delay_t0 : 8;
    uint16_t percent_delay_t1 : 8;
} DROOP_PERCENT_DELAY_TH0_reg_t;

typedef union {
    uint16_t val;
    DROOP_PERCENT_DELAY_TH0_reg_t f;
} DROOP_PERCENT_DELAY_TH0_reg_u;

#define DROOP_PERCENT_DELAY_TH0_REG_DEFAULT (0x00000000)


typedef struct {
    uint16_t percent_delay_t2 : 8;
    uint16_t percent_delay_th_valid : 1;
} DROOP_PERCENT_DELAY_TH1_reg_t;

typedef union {
    uint16_t val;
    DROOP_PERCENT_DELAY_TH1_reg_t f;
} DROOP_PERCENT_DELAY_TH1_reg_u;

#define DROOP_PERCENT_DELAY_TH1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ts_en : 1;
    uint32_t rsvd_0 : 1;
    uint32_t raw_adc_en : 1;
    uint32_t remote_num : 5;
    uint32_t burst_mode_en : 1;
} TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_t f;
} TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_u;

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t id_lo : 8;
    uint32_t oscal_en : 1;
} TEMP_SENSOR_BYPASS_ID_LO_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_BYPASS_ID_LO_reg_t f;
} TEMP_SENSOR_BYPASS_ID_LO_reg_u;

#define TEMP_SENSOR_BYPASS_ID_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t id_hi : 8;
    uint32_t clk_inv : 1;
} TEMP_SENSOR_BYPASS_ID_HI_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_BYPASS_ID_HI_reg_t f;
} TEMP_SENSOR_BYPASS_ID_HI_reg_u;

#define TEMP_SENSOR_BYPASS_ID_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t tsr_n_ck1 : 3;
    uint32_t rsvd_0 : 1;
    uint32_t tsr_n_ck3 : 3;
    uint32_t rsvd_1 : 1;
    uint32_t cdc_stage_en : 1;
} TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_t f;
} TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_u;

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ts_coa0 : 4;
    uint32_t tsr_n_ck2 : 5;
} TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_t f;
} TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_u;

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ts_cob0 : 7;
    uint32_t rsvd_0 : 1;
    uint32_t ts_coc0_hi : 1;
} TEMP_SENSOR_TEMP_COEFF_B_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_COEFF_B_reg_t f;
} TEMP_SENSOR_TEMP_COEFF_B_reg_u;

#define TEMP_SENSOR_TEMP_COEFF_B_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ts_coc0 : 9;
} TEMP_SENSOR_TEMP_COEFF_C_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEMP_COEFF_C_reg_t f;
} TEMP_SENSOR_TEMP_COEFF_C_reg_u;

#define TEMP_SENSOR_TEMP_COEFF_C_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t adc_target : 9;
} TEMP_SENSOR_ADC_TARGET_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_ADC_TARGET_reg_t f;
} TEMP_SENSOR_ADC_TARGET_reg_u;

#define TEMP_SENSOR_ADC_TARGET_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t conv_avg_sel_num : 2;
} TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_t f;
} TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_u;

#define TEMP_SENSOR_CONV_AVG_SEL_NUM_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t adc_cap_select : 6;
    uint32_t adc_gain_mode : 1;
    uint32_t fsmp_en : 1;
    uint32_t fast_mode : 1;
} TEMP_SENSOR_DAC_GAIN_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_DAC_GAIN_reg_t f;
} TEMP_SENSOR_DAC_GAIN_reg_u;

#define TEMP_SENSOR_DAC_GAIN_REG_DEFAULT (0x00000008)


typedef struct {
    uint32_t ts_co : 6;
} TEMP_SENSOR_REMOTE_CALIBRATION_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_REMOTE_CALIBRATION_reg_t f;
} TEMP_SENSOR_REMOTE_CALIBRATION_reg_u;

#define TEMP_SENSOR_REMOTE_CALIBRATION_REG_DEFAULT (0x00000020)


typedef struct {
    uint32_t ate_ro_mux : 3;
    uint32_t ate_avg_en : 1;
    uint32_t avg_mux_sel : 4;
    uint32_t ate_en : 1;
} TEMP_SENSOR_ATE_CTRL_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_ATE_CTRL_reg_t f;
} TEMP_SENSOR_ATE_CTRL_reg_u;

#define TEMP_SENSOR_ATE_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t test_lmt_max : 9;
} TEMP_SENSOR_TEST_LMT_MAX_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEST_LMT_MAX_reg_t f;
} TEMP_SENSOR_TEST_LMT_MAX_reg_u;

#define TEMP_SENSOR_TEST_LMT_MAX_REG_DEFAULT (0x000001FF)


typedef struct {
    uint32_t test_lmt_min : 9;
} TEMP_SENSOR_TEST_LMT_MIN_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_TEST_LMT_MIN_reg_t f;
} TEMP_SENSOR_TEST_LMT_MIN_reg_u;

#define TEMP_SENSOR_TEST_LMT_MIN_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t start_temp_sense : 1;
} TEMP_SENSOR_START_TEMP_SENSE_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_START_TEMP_SENSE_reg_t f;
} TEMP_SENSOR_START_TEMP_SENSE_reg_u;

#define TEMP_SENSOR_START_TEMP_SENSE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ts_out : 9;
} TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_t f;
} TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u;

#define TEMP_SENSOR_REMOTE_SENSOR_DATA_REG_DEFAULT (0x00000100)


typedef struct {
    uint32_t enable : 1;
} TEMP_SENSOR_CTRL_TEMP_CONTROL_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CTRL_TEMP_CONTROL_reg_t f;
} TEMP_SENSOR_CTRL_TEMP_CONTROL_reg_u;

#define TEMP_SENSOR_CTRL_TEMP_CONTROL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t interrupt_state : 3;
} TEMP_SENSOR_CTRL_INTERRUPT_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CTRL_INTERRUPT_reg_t f;
} TEMP_SENSOR_CTRL_INTERRUPT_reg_u;

#define TEMP_SENSOR_CTRL_INTERRUPT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ts_poll_state : 3;
} TEMP_SENSOR_CTRL_TS_POLL_STATE_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CTRL_TS_POLL_STATE_reg_t f;
} TEMP_SENSOR_CTRL_TS_POLL_STATE_reg_u;

#define TEMP_SENSOR_CTRL_TS_POLL_STATE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t last_temp_data : 9;
} TEMP_SENSOR_CTRL_LAST_TEMP_DATA_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CTRL_LAST_TEMP_DATA_reg_t f;
} TEMP_SENSOR_CTRL_LAST_TEMP_DATA_reg_u;

#define TEMP_SENSOR_CTRL_LAST_TEMP_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t interrupt_or_0 : 8;
    uint32_t interrupt_or_1 : 8;
    uint32_t interrupt_or_2 : 8;
} TEMP_SENSOR_CTRL_TEMP_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CTRL_TEMP_THRESHOLD_reg_t f;
} TEMP_SENSOR_CTRL_TEMP_THRESHOLD_reg_u;

#define TEMP_SENSOR_CTRL_TEMP_THRESHOLD_REG_DEFAULT (0x00FFFFFF)


typedef struct {
    uint32_t update_ready : 1;
} TEMP_SENSOR_CTRL_TS_STATUS_reg_t;

typedef union {
    uint32_t val;
    TEMP_SENSOR_CTRL_TS_STATUS_reg_t f;
} TEMP_SENSOR_CTRL_TS_STATUS_reg_u;

#define TEMP_SENSOR_CTRL_TS_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd_0 : 3;
    uint32_t cmd_data : 16;
    uint32_t rail_sel : 4;
    uint32_t cmd_code : 4;
    uint32_t cmd_grp : 1;
    uint32_t r_or_w : 2;
} APB2AVSBUS_AVS_CMD_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_CMD_reg_t f;
} APB2AVSBUS_AVS_CMD_reg_u;

#define APB2AVSBUS_AVS_CMD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t crc : 3;
    uint32_t rsvd_0 : 5;
    uint32_t cmd_data : 16;
    uint32_t status_response : 5;
    uint32_t const0 : 1;
    uint32_t slave_ack : 2;
} APB2AVSBUS_AVS_READBACK_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_READBACK_reg_t f;
} APB2AVSBUS_AVS_READBACK_reg_u;

#define APB2AVSBUS_AVS_READBACK_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t avs_slave_subframe : 32;
} APB2AVSBUS_AVS_DEBUG_READBACK_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_DEBUG_READBACK_reg_t f;
} APB2AVSBUS_AVS_DEBUG_READBACK_reg_u;

#define APB2AVSBUS_AVS_DEBUG_READBACK_REG_DEFAULT (0xFFFFFFFF)


typedef struct {
    uint32_t avs_slave_subframe : 32;
} APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_reg_t f;
} APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_reg_u;

#define APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_REG_DEFAULT (0x0000FFFF)


typedef struct {
    uint32_t total_retries : 16;
    uint32_t avs_master_is_retrying : 1;
    uint32_t cmd_fifo_empty : 1;
    uint32_t cmd_fifo_full : 1;
    uint32_t readback_fifo_full : 1;
    uint32_t readback_has_data : 1;
    uint32_t avs_bus_is_idle : 1;
    uint32_t avs_slave_is_in_resync : 1;
} APB2AVSBUS_AVS_NORMAL_STATUS_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_NORMAL_STATUS_reg_t f;
} APB2AVSBUS_AVS_NORMAL_STATUS_reg_u;

#define APB2AVSBUS_AVS_NORMAL_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t avs_slave_status_response : 5;
    uint32_t rsvd_0 : 11;
    uint32_t avs_slave_ack : 2;
} APB2AVSBUS_AVS_SLAVE_STATUS_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_SLAVE_STATUS_reg_t f;
} APB2AVSBUS_AVS_SLAVE_STATUS_reg_u;

#define APB2AVSBUS_AVS_SLAVE_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cmd_fifo_occupied_slots : 4;
    uint32_t rsvd_0 : 4;
    uint32_t cmd_fifo_vacant_slots : 4;
    uint32_t rsvd_1 : 4;
    uint32_t readback_fifo_occupied_slots : 4;
    uint32_t rsvd_2 : 4;
    uint32_t readback_fifo_vacant_slots : 4;
} APB2AVSBUS_AVS_FIFOS_STATUS_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_FIFOS_STATUS_reg_t f;
} APB2AVSBUS_AVS_FIFOS_STATUS_reg_u;

#define APB2AVSBUS_AVS_FIFOS_STATUS_REG_DEFAULT (0x08000800)


typedef struct {
    uint32_t avs_slave_issued_interrupt : 1;
    uint32_t cmd_fifo_full_int : 1;
    uint32_t readback_fifo_full_int : 1;
    uint32_t readback_has_data_int : 1;
    uint32_t slave_unresponsive_int : 1;
    uint32_t max_retries_attempted_int : 1;
    uint32_t cmd_fifo_overflow_int : 1;
    uint32_t readback_underflow_int : 1;
    uint32_t readback_overflow_int : 1;
} APB2AVSBUS_AVS_INTERRUPT_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_INTERRUPT_reg_t f;
} APB2AVSBUS_AVS_INTERRUPT_reg_u;

#define APB2AVSBUS_AVS_INTERRUPT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t disable_avs_slave_issued_interrupt : 1;
    uint32_t disable_cmd_fifo_full_int : 1;
    uint32_t disable_readback_fifo_full_int : 1;
    uint32_t disable_readback_has_data_int : 1;
    uint32_t disable_slave_unresponsive_int : 1;
    uint32_t disable_max_retries_attempted_int : 1;
    uint32_t disable_cmd_fifo_overflow_int : 1;
    uint32_t disable_readback_underflow_int : 1;
    uint32_t disable_readback_overflow_int : 1;
} APB2AVSBUS_AVS_INTERRUPT_MASK_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_INTERRUPT_MASK_reg_t f;
} APB2AVSBUS_AVS_INTERRUPT_MASK_reg_u;

#define APB2AVSBUS_AVS_INTERRUPT_MASK_REG_DEFAULT (0x000000AA)


typedef struct {
    uint32_t clear_avs_slave_issued_interrupt : 1;
    uint32_t clear_cmd_fifo_full_int : 1;
    uint32_t clear_readback_fifo_full_int : 1;
    uint32_t clear_readback_has_data_int : 1;
    uint32_t clear_slave_unresponsive_int : 1;
    uint32_t clear_max_retries_attempted_int : 1;
    uint32_t clear_cmd_fifo_overflow_int : 1;
    uint32_t clear_readback_underflow_int : 1;
    uint32_t clear_readback_overflow_int : 1;
} APB2AVSBUS_AVS_INTERRUPT_CLEAR_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_INTERRUPT_CLEAR_reg_t f;
} APB2AVSBUS_AVS_INTERRUPT_CLEAR_reg_u;

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t resync_interval : 16;
    uint32_t max_retries : 8;
} APB2AVSBUS_AVS_CFG_0_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_CFG_0_reg_t f;
} APB2AVSBUS_AVS_CFG_0_reg_u;

#define APB2AVSBUS_AVS_CFG_0_REG_DEFAULT (0x00051000)


typedef struct {
    uint32_t avs_clock_select : 2;
    uint32_t rsvd_0 : 6;
    uint32_t stop_avs_clock_on_idle : 1;
    uint32_t force_slave_resync_operation : 1;
    uint32_t turn_off_all_premux_clocks : 1;
    uint32_t rsvd_1 : 5;
    uint32_t clk_divider_value : 8;
    uint32_t clk_divider_duty_cycle_numerator : 8;
} APB2AVSBUS_AVS_CFG_1_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_CFG_1_reg_t f;
} APB2AVSBUS_AVS_CFG_1_reg_u;

#define APB2AVSBUS_AVS_CFG_1_REG_DEFAULT (0x00000003)


typedef struct {
    uint32_t avs_enable_n0_scan : 1;
} APB2AVSBUS_AVS_ENABLE_reg_t;

typedef union {
    uint32_t val;
    APB2AVSBUS_AVS_ENABLE_reg_t f;
} APB2AVSBUS_AVS_ENABLE_reg_u;

#define APB2AVSBUS_AVS_ENABLE_REG_DEFAULT (0x00000001)


typedef struct {
    uint32_t hci_version : 32;
} DWC_I2C_OPERATIONAL_BLOCK_IC_HCI_VERSION_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_HCI_VERSION_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_HCI_VERSION_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_HCI_VERSION_REG_DEFAULT (0x00000100)


typedef struct {
    uint32_t enable : 1;
    uint32_t terminate : 1;
    uint32_t tx_cmd_block : 1;
    uint32_t sda_stuck_recovery_enable : 1;
    uint32_t rsvd_ic_enable_15to4 : 12;
    uint32_t ic_dar_en : 1;
    uint32_t ic_dar2_en : 1;
    uint32_t ic_dar3_en : 1;
    uint32_t ic_dar4_en : 1;
    uint32_t rsvd_ic_enable : 12;
} DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_REG_DEFAULT (0x00010000)


typedef struct {
    uint32_t soft_reset : 1;
    uint32_t rsvd_ic_reset_ctrl : 31;
} DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd_ic_capabilities_7to0 : 8;
    uint32_t ic_has_dma : 1;
    uint32_t ic_clk_type : 1;
    uint32_t ic_smbus : 1;
    uint32_t ic_multi_virtual_dar_en : 1;
    uint32_t ic_num_dars : 3;
    uint32_t rsvd_ic_capabilities : 17;
} DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_REG_DEFAULT (0x00004F00)


typedef struct {
    uint32_t ic_ultra_fast_mode : 1;
    uint32_t ic_10bitaddr_tgt : 1;
    uint32_t ic_10bitaddr_ctrlr : 1;
    uint32_t ic_cap_loading : 1;
    uint32_t ic_bus_clear_feature : 1;
    uint32_t ic_device_id : 1;
    uint32_t rsvd_ic_i2c_capabilities : 26;
} DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_REG_DEFAULT (0x00000010)


typedef struct {
    uint32_t i2c_block_offset : 12;
    uint32_t rsvd_i2c_block_offset : 20;
} DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_REG_DEFAULT (0x00000020)


typedef struct {
    uint32_t ic_smbus_suspend_alert : 1;
    uint32_t ic_optional_dar : 1;
    uint32_t ic_smbus_arp : 1;
    uint32_t ic_smbus_cc_dec_en : 1;
    uint32_t ic_adv_blkrw_en : 1;
    uint32_t rsvd_smbus_capabilities : 27;
} DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_REG_DEFAULT (0x0000001D)


typedef struct {
    uint32_t smbus_block_offset : 12;
    uint32_t rsvd_smbus_block_offset : 20;
} DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_reg_t f;
} DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_reg_u;

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_REG_DEFAULT (0x000000FC)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_i2c_core_header : 8;
} DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_REG_DEFAULT (0x000007A1)


typedef struct {
    uint32_t ic_op_mode : 1;
    uint32_t rsvd_ic_ctrl_3to1 : 3;
    uint32_t speed : 2;
    uint32_t rsvd_ic_ctrl_7to6 : 2;
    uint32_t ic_10bitaddr_tgt : 1;
    uint32_t rsvd_ic_10bitaddr_ctrlr : 1;
    uint32_t stop_det_ifaddressed : 1;
    uint32_t tx_empty_ctrl : 1;
    uint32_t rx_fifo_full_hld_ctrl : 1;
    uint32_t stop_det_if_ctrlr_active : 1;
    uint32_t bus_clear_feature_ctrl : 1;
    uint32_t rsvd_ic_ctrl : 17;
} DWC_I2C_I2C_BLOCK_IC_CTRL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_CTRL_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_CTRL_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_CTRL_REG_DEFAULT (0x00000021)


typedef struct {
    uint32_t ic_tar : 10;
    uint32_t gc_or_start : 1;
    uint32_t special : 1;
    uint32_t ic_10bitaddr_ctrlr : 1;
    uint32_t rsvd_device_id : 1;
    uint32_t rsvd_ic_tar_15to14 : 2;
    uint32_t smbus_quick_cmd : 1;
    uint32_t rsvd_ic_tar : 15;
} DWC_I2C_I2C_BLOCK_IC_TAR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_TAR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_TAR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_TAR_REG_DEFAULT (0x00000055)


typedef struct {
    uint32_t ic_dar : 10;
    uint32_t rsvd_ic_dar : 22;
} DWC_I2C_I2C_BLOCK_IC_DAR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DAR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DAR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DAR_REG_DEFAULT (0x00000055)


typedef struct {
    uint32_t ack_gen_call : 1;
    uint32_t rsvd_ic_ack_gen : 31;
} DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_timing_ctrl_header : 8;
} DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_REG_DEFAULT (0x00000EA2)


typedef struct {
    uint32_t ic_scl_hcnt : 16;
    uint32_t rsvd_ic_scl_hcnt : 16;
} DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_REG_DEFAULT (0x0000003C)


typedef struct {
    uint32_t ic_scl_lcnt : 16;
    uint32_t rsvd_ic_scl_lcnt : 16;
} DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_REG_DEFAULT (0x00000082)


typedef struct {
    uint32_t ic_sda_tx_hold : 16;
    uint32_t ic_sda_rx_hold : 8;
    uint32_t rsvd_ic_sda_hold : 8;
} DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_REG_DEFAULT (0x00000001)


typedef struct {
    uint32_t sda_setup : 8;
    uint32_t rsvd_ic_sda_setup : 24;
} DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_REG_DEFAULT (0x00000064)


typedef struct {
    uint32_t ic_spklen : 8;
    uint32_t rsvd_ic_spklen : 24;
} DWC_I2C_I2C_BLOCK_IC_SPKLEN_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SPKLEN_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SPKLEN_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SPKLEN_REG_DEFAULT (0x00000002)


typedef struct {
    uint32_t ic_scl_stuck_low_timeout : 32;
} DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)


typedef struct {
    uint32_t ic_scl_stuck_low_timeout_max : 32;
} DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_REG_DEFAULT (0xFFFFFFFF)


typedef struct {
    uint32_t ic_sda_stuck_low_timeout : 32;
} DWC_I2C_I2C_BLOCK_IC_SDA_STUCK_AT_LOW_TIMEOUT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SDA_STUCK_AT_LOW_TIMEOUT_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SDA_STUCK_AT_LOW_TIMEOUT_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SDA_STUCK_AT_LOW_TIMEOUT_REG_DEFAULT (0xFFFFFFFF)


typedef struct {
    uint32_t reg_timeout_rst : 8;
    uint32_t rsvd_reg_timeout_rst : 24;
} DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_REG_DEFAULT (0x00000008)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_fifo_ctrl_header : 8;
} DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_REG_DEFAULT (0x000007A3)


typedef struct {
    uint32_t dat : 8;
    uint32_t cmd : 1;
    uint32_t stop : 1;
    uint32_t restart : 1;
    uint32_t first_data_byte : 1;
    uint32_t smbus_cmd_status_byte : 1;
    uint32_t rsvd_ic_data_cmd : 19;
} DWC_I2C_I2C_BLOCK_IC_DATA_CMD_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DATA_CMD_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DATA_CMD_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rx_tl : 8;
    uint32_t rsvd_ic_rx_tl : 24;
} DWC_I2C_I2C_BLOCK_IC_RX_TL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_RX_TL_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_RX_TL_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_RX_TL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t tx_tl : 8;
    uint32_t rsvd_ic_tx_tl : 24;
} DWC_I2C_I2C_BLOCK_IC_TX_TL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_TX_TL_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_TX_TL_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_TX_TL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rdmae : 1;
    uint32_t tdmae : 1;
    uint32_t rsvd_ic_dma_cr_2_31 : 30;
} DWC_I2C_I2C_BLOCK_IC_DMA_CR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DMA_CR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DMA_CR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DMA_CR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dmatdl : 3;
    uint32_t rsvd_dma_tdlr : 29;
} DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dmardl : 3;
    uint32_t rsvd_dma_rdlr : 29;
} DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_intr_debug_header : 8;
} DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_REG_DEFAULT (0x00000BA4)


typedef struct {
    uint32_t r_rx_under : 1;
    uint32_t r_rx_over : 1;
    uint32_t r_rx_full : 1;
    uint32_t r_tx_over : 1;
    uint32_t r_tx_empty : 1;
    uint32_t r_rd_req : 1;
    uint32_t r_tx_trmnt : 1;
    uint32_t r_rx_done : 1;
    uint32_t r_activity : 1;
    uint32_t r_stop_det : 1;
    uint32_t r_start_det : 1;
    uint32_t r_gen_call : 1;
    uint32_t r_restart_det : 1;
    uint32_t r_ctrlr_on_hold : 1;
    uint32_t r_scl_stuck_at_low : 1;
    uint32_t r_wr_req : 1;
    uint32_t r_tgt_addr1_tag : 1;
    uint32_t r_tgt_addr2_tag : 1;
    uint32_t r_tgt_addr3_tag : 1;
    uint32_t r_tgt_addr4_tag : 1;
    uint32_t rsvd_23to20_ic_intr_stat : 4;
    uint32_t r_scl_stuck_at_low_max : 1;
    uint32_t rsvd_ic_intr_stat : 7;
} DWC_I2C_I2C_BLOCK_IC_INTR_STAT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_INTR_STAT_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_INTR_STAT_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t m_rx_under : 1;
    uint32_t m_rx_over : 1;
    uint32_t m_rx_full : 1;
    uint32_t m_tx_over : 1;
    uint32_t m_tx_empty : 1;
    uint32_t m_rd_req : 1;
    uint32_t m_tx_trmnt : 1;
    uint32_t m_rx_done : 1;
    uint32_t m_activity : 1;
    uint32_t m_stop_det : 1;
    uint32_t m_start_det : 1;
    uint32_t m_gen_call : 1;
    uint32_t m_restart_det : 1;
    uint32_t m_ctrlr_on_hold : 1;
    uint32_t m_scl_stuck_at_low : 1;
    uint32_t m_wr_req : 1;
    uint32_t m_tgt_addr1_tag : 1;
    uint32_t m_tgt_addr2_tag : 1;
    uint32_t m_tgt_addr3_tag : 1;
    uint32_t m_tgt_addr4_tag : 1;
    uint32_t rsvd_23to20_ic_intr_mask : 4;
    uint32_t m_scl_stuck_at_low_max : 1;
    uint32_t rsvd_ic_intr_mask : 7;
} DWC_I2C_I2C_BLOCK_IC_INTR_MASK_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_INTR_MASK_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_INTR_MASK_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_REG_DEFAULT (0x010FC8FF)


typedef struct {
    uint32_t rx_under : 1;
    uint32_t rx_over : 1;
    uint32_t rx_full : 1;
    uint32_t tx_over : 1;
    uint32_t tx_empty : 1;
    uint32_t rd_req : 1;
    uint32_t tx_trmnt : 1;
    uint32_t rx_done : 1;
    uint32_t activity : 1;
    uint32_t stop_det : 1;
    uint32_t start_det : 1;
    uint32_t gen_call : 1;
    uint32_t restart_det : 1;
    uint32_t ctrlr_on_hold : 1;
    uint32_t scl_stuck_at_low : 1;
    uint32_t wr_req : 1;
    uint32_t tgt_addr1_tag : 1;
    uint32_t tgt_addr2_tag : 1;
    uint32_t tgt_addr3_tag : 1;
    uint32_t tgt_addr4_tag : 1;
    uint32_t rsvd_23to20_ic_raw_intr_stat : 4;
    uint32_t scl_stuck_at_low_max : 1;
    uint32_t rsvd_ic_raw_intr_stat : 7;
} DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clr_intr : 1;
    uint32_t clr_rx_under : 1;
    uint32_t clr_rx_over : 1;
    uint32_t clr_tx_over : 1;
    uint32_t clr_rd_req : 1;
    uint32_t clr_tx_trmnt : 1;
    uint32_t clr_rx_done : 1;
    uint32_t clr_activity : 1;
    uint32_t clr_stop_det : 1;
    uint32_t clr_start_det : 1;
    uint32_t clr_gen_call : 1;
    uint32_t clr_restart_det : 1;
    uint32_t clr_scl_stuck_det : 1;
    uint32_t clr_wr_req : 1;
    uint32_t clr_tgt_addr_tag : 1;
    uint32_t rsvd_ic_clr_intr : 17;
} DWC_I2C_I2C_BLOCK_IC_INTR_CLR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_INTR_CLR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_INTR_CLR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ic_en : 1;
    uint32_t tgt_disabled_while_busy : 1;
    uint32_t tgt_rx_data_lost : 1;
    uint32_t rsvd_ic_enable_status : 29;
} DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trmnt_7b_addr_noack : 1;
    uint32_t trmnt_10addr1_noack : 1;
    uint32_t trmnt_10addr2_noack : 1;
    uint32_t trmnt_txdata_noack : 1;
    uint32_t trmnt_gcall_noack : 1;
    uint32_t trmnt_gcall_read : 1;
    uint32_t trmnt_hs_ackdet : 1;
    uint32_t trmnt_sbyte_ackdet : 1;
    uint32_t rsvd_ic_tx_trmnt_source_10to8 : 3;
    uint32_t trmnt_ctrlr_dis : 1;
    uint32_t arb_lost : 1;
    uint32_t trmnt_tgtflush_txfifo : 1;
    uint32_t trmnt_tgt_arblost : 1;
    uint32_t trmnt_tgtrd_intx : 1;
    uint32_t trmnt_user_trmnt : 1;
    uint32_t trmnt_sda_stuck_at_low : 1;
    uint32_t rsvd_trmnt_device_noack : 1;
    uint32_t rsvd_trmnt_device_tgtaddr_noack : 1;
    uint32_t rsvd_trmnt_device_write : 1;
    uint32_t rsvd_ic_tx_trmnt_source : 2;
    uint32_t tx_flush_cnt : 9;
} DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t activity : 1;
    uint32_t tfnf : 1;
    uint32_t tfe : 1;
    uint32_t rfne : 1;
    uint32_t rff : 1;
    uint32_t ctrlr_activity : 1;
    uint32_t tgt_activity : 1;
    uint32_t ctrlr_hold_tx_fifo_empty : 1;
    uint32_t ctrlr_hold_rx_fifo_full : 1;
    uint32_t tgt_hold_tx_fifo_empty : 1;
    uint32_t tgt_hold_rx_fifo_full : 1;
    uint32_t sda_stuck_not_recovered : 1;
    uint32_t tgt_iso_dar_data_clk_stretch : 1;
    uint32_t rsvd_ic_status : 19;
} DWC_I2C_I2C_BLOCK_IC_STATUS_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_STATUS_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_STATUS_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_STATUS_REG_DEFAULT (0x00000006)


typedef struct {
    uint32_t txflr : 4;
    uint32_t rsvd_txflr : 28;
} DWC_I2C_I2C_BLOCK_IC_TXFLR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_TXFLR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_TXFLR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_TXFLR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rxflr : 4;
    uint32_t rsvd_rxflr : 28;
} DWC_I2C_I2C_BLOCK_IC_RXFLR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_RXFLR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_RXFLR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_RXFLR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t scr : 32;
} DWC_I2C_I2C_BLOCK_IC_SCR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_SCR_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_SCR_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_SCR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_hwid_header : 8;
} DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_REG_DEFAULT (0x000004A5)


typedef struct {
    uint32_t ic_comp_version : 32;
} DWC_I2C_I2C_BLOCK_IC_COMP_VERSION_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_COMP_VERSION_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_COMP_VERSION_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_COMP_VERSION_REG_DEFAULT (0x3130312A)


typedef struct {
    uint32_t ic_comp_type : 32;
} DWC_I2C_I2C_BLOCK_IC_COMP_TYPE_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_COMP_TYPE_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_COMP_TYPE_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_COMP_TYPE_REG_DEFAULT (0x44570140)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_i2c_mdar_header : 8;
} DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_REG_DEFAULT (0x000004A6)


typedef struct {
    uint32_t ic_dar2 : 10;
    uint32_t rsvd_ic_dar2 : 22;
} DWC_I2C_I2C_BLOCK_IC_DAR2_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DAR2_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DAR2_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DAR2_REG_DEFAULT (0x00000056)


typedef struct {
    uint32_t ic_dar3 : 10;
    uint32_t rsvd_ic_dar3 : 22;
} DWC_I2C_I2C_BLOCK_IC_DAR3_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DAR3_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DAR3_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DAR3_REG_DEFAULT (0x00000057)


typedef struct {
    uint32_t ic_dar4 : 10;
    uint32_t rsvd_ic_dar4 : 22;
} DWC_I2C_I2C_BLOCK_IC_DAR4_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_I2C_BLOCK_IC_DAR4_reg_t f;
} DWC_I2C_I2C_BLOCK_IC_DAR4_reg_u;

#define DWC_I2C_I2C_BLOCK_IC_DAR4_REG_DEFAULT (0x00000058)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_smbus_core_header : 8;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_REG_DEFAULT (0x000004B1)


typedef struct {
    uint32_t rsvd_ic_smbus_ctrl_1 : 1;
    uint32_t smbus_tgt_quick_en : 1;
    uint32_t rsvd_optional_dar_ctrl : 1;
    uint32_t rsvd_ic_smbus_ctrl_7to3 : 5;
    uint32_t smbus_clk_reset : 1;
    uint32_t smbus_suspend_en : 1;
    uint32_t ic_dar_smbus_alert_en : 1;
    uint32_t ic_dar2_smbus_alert_en : 1;
    uint32_t ic_dar3_smbus_alert_en : 1;
    uint32_t ic_dar4_smbus_alert_en : 1;
    uint32_t rsvd_ic_smbus_ctrl : 18;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ic_dar_smbus_device_type : 2;
    uint32_t ic_dar2_smbus_device_type : 2;
    uint32_t ic_dar3_smbus_device_type : 2;
    uint32_t ic_dar4_smbus_device_type : 2;
    uint32_t rsvd_ic_smbus_arp_ctrl_8 : 8;
    uint32_t ic_dar_smbus_arp_type : 2;
    uint32_t ic_dar2_smbus_arp_type : 2;
    uint32_t ic_dar3_smbus_arp_type : 2;
    uint32_t ic_dar4_smbus_arp_type : 2;
    uint32_t rsvd_ic_smbus_arp_ctrl : 8;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_REG_DEFAULT (0x00000055)


typedef struct {
    uint32_t ic_fw_arp_en : 1;
    uint32_t rsvd_7_1_bits : 7;
    uint32_t ic_dar_av : 1;
    uint32_t ic_dar_ar : 1;
    uint32_t ic_dar2_av : 1;
    uint32_t ic_dar2_ar : 1;
    uint32_t ic_dar3_av : 1;
    uint32_t ic_dar3_ar : 1;
    uint32_t ic_dar4_av : 1;
    uint32_t ic_dar4_ar : 1;
    uint32_t ic_smbus_arp_ctrl2_rsvd : 16;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_smbus_timing_header : 8;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_REG_DEFAULT (0x000004B2)


typedef struct {
    uint32_t smbus_clk_low_text_timeout : 32;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_TEXT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_TEXT_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_TEXT_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_TEXT_REG_DEFAULT (0xFFFFFFFF)


typedef struct {
    uint32_t smbus_clk_low_cext_timeout : 32;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_CEXT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_CEXT_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_CEXT_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_CEXT_REG_DEFAULT (0xFFFFFFFF)


typedef struct {
    uint32_t smbus_thigh_max_bus_idle_cnt : 16;
    uint32_t rsvd_smbus_thigh_max_bus_idle_cnt : 16;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_REG_DEFAULT (0x0000FFFF)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_smbus_intr_debug_header : 8;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_REG_DEFAULT (0x000006B3)


typedef struct {
    uint32_t r_tgt_clock_extnd_timeout : 1;
    uint32_t r_ctrlr_clock_extnd_timeout : 1;
    uint32_t r_quick_cmd_det : 1;
    uint32_t r_host_notify_ctrlr_det : 1;
    uint32_t r_arp_prepare_cmd_det : 1;
    uint32_t r_arp_rst_cmd_det : 1;
    uint32_t r_arp_get_udid_cmd_det : 1;
    uint32_t r_arp_assgn_addr_cmd_det : 1;
    uint32_t r_tgt_rx_pec_nack : 1;
    uint32_t r_smbus_suspend_det : 1;
    uint32_t r_smbus_alert_det : 1;
    uint32_t r_smbus_narp_cc_err : 1;
    uint32_t r_smbus_narp_cmd_frame_err : 1;
    uint32_t rsvd_ic_smbus_intr_stat : 19;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t m_tgt_clock_extnd_timeout : 1;
    uint32_t m_ctrlr_clock_extnd_timeout : 1;
    uint32_t m_quick_cmd_det : 1;
    uint32_t m_host_notify_ctrlr_det : 1;
    uint32_t m_arp_prepare_cmd_det : 1;
    uint32_t m_arp_rst_cmd_det : 1;
    uint32_t m_arp_get_udid_cmd_det : 1;
    uint32_t m_arp_assgn_addr_cmd_det : 1;
    uint32_t m_tgt_rx_pec_nack : 1;
    uint32_t m_smbus_suspend_det : 1;
    uint32_t m_smbus_alert_det : 1;
    uint32_t m_smbus_narp_cc_err : 1;
    uint32_t m_smbus_narp_cmd_frame_err : 1;
    uint32_t rsvd_ic_smbus_intr_mask : 19;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_REG_DEFAULT (0x00001FFF)


typedef struct {
    uint32_t tgt_clock_extnd_timeout : 1;
    uint32_t ctrlr_clock_extnd_timeout : 1;
    uint32_t quick_cmd_det : 1;
    uint32_t host_ntfy_ctrlr_det : 1;
    uint32_t arp_prepare_cmd_det : 1;
    uint32_t arp_rst_cmd_det : 1;
    uint32_t arp_get_udid_cmd_det : 1;
    uint32_t arp_assgn_addr_cmd_det : 1;
    uint32_t tgt_rx_pec_nack : 1;
    uint32_t smbus_suspend_det : 1;
    uint32_t smbus_alert_det : 1;
    uint32_t smbus_narp_cc_err : 1;
    uint32_t smbus_narp_cmd_frame_err : 1;
    uint32_t rsvd_ic_smbus_raw_intr_stat : 19;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clr_tgt_clock_extnd_timeout : 1;
    uint32_t clr_ctrlr_clock_extnd_timeout : 1;
    uint32_t clr_quick_cmd_det : 1;
    uint32_t clr_host_notify_ctrlr_det : 1;
    uint32_t clr_arp_prepare_cmd_det : 1;
    uint32_t clr_arp_rst_cmd_det : 1;
    uint32_t clr_arp_get_udid_cmd_det : 1;
    uint32_t clr_arp_assgn_addr_cmd_det : 1;
    uint32_t clr_tgt_rx_pec_nack : 1;
    uint32_t clr_smbus_suspend_det : 1;
    uint32_t clr_smbus_alert_det : 1;
    uint32_t clr_smbus_narp_cc_err : 1;
    uint32_t clr_smbus_narp_cmd_frame_err : 1;
    uint32_t rsvd_ic_clr_smbus_intr : 19;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_quick_cmd_bit : 1;
    uint32_t smbus_tgt_addr_valid : 1;
    uint32_t smbus_tgt_addr_resolved : 1;
    uint32_t smbus_suspend_status : 1;
    uint32_t smbus_alert_status : 1;
    uint32_t smbus_tgt_addr2_valid : 1;
    uint32_t smbus_tgt_addr2_resolved : 1;
    uint32_t smbus_tgt_addr3_valid : 1;
    uint32_t smbus_tgt_addr3_resolved : 1;
    uint32_t smbus_tgt_addr4_valid : 1;
    uint32_t smbus_tgt_addr4_resolved : 1;
    uint32_t rsvd_ic_smbus_status : 21;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_smbus_udid_header : 8;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_REG_DEFAULT (0x000011B4)


typedef struct {
    uint32_t smbus_udid_word0 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD0_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD0_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD0_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD0_REG_DEFAULT (0x1FFF0000)


typedef struct {
    uint32_t smbus_udid_word1 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD1_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD1_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD1_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD1_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t smbus_udid_word2 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD2_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD2_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD2_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD2_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t smbus_udid_word3 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD3_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD3_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD3_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD3_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar2_smbus_udid_word0 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD0_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD0_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD0_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD0_REG_DEFAULT (0x3FFF0000)


typedef struct {
    uint32_t dar2_smbus_udid_word1 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD1_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD1_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD1_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD1_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar2_smbus_udid_word2 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD2_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD2_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD2_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD2_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar2_smbus_udid_word3 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD3_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD3_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD3_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD3_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar3_smbus_udid_word0 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD0_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD0_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD0_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD0_REG_DEFAULT (0x7FFF0000)


typedef struct {
    uint32_t dar3_smbus_udid_word1 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD1_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD1_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD1_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD1_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar3_smbus_udid_word2 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD2_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD2_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD2_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD2_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar3_smbus_udid_word3 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD3_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD3_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD3_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD3_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar4_smbus_udid_word0 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD0_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD0_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD0_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD0_REG_DEFAULT (0xBFFF0000)


typedef struct {
    uint32_t dar4_smbus_udid_word1 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD1_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD1_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD1_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD1_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar4_smbus_udid_word2 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD2_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD2_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD2_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD2_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t dar4_smbus_udid_word3 : 32;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD3_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD3_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD3_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD3_REG_DEFAULT (0xFFFF0000)


typedef struct {
    uint32_t id : 8;
    uint32_t length : 16;
    uint32_t rsvd_ic_smbus_ccdec_header : 8;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_REG_DEFAULT (0x00001FB5)


typedef struct {
    uint32_t smbus_narp_cc_dec_ctrl : 1;
    uint32_t smbus_narp_cmd_pec_ctrl : 1;
    uint32_t smbus_adv_blkrw_ctrl : 1;
    uint32_t smbus_narp_pec_gen_ctrl : 1;
    uint32_t smbus_narp_cc_dec_err_bypass : 1;
    uint32_t smbus_adv_narp_cmd_pack_en : 1;
    uint32_t ic_smbus_ctrl_rsvd_6_7 : 2;
    uint32_t ic_dar_smbus_narp_pec_en : 1;
    uint32_t ic_dar2_smbus_narp_pec_en : 1;
    uint32_t ic_dar3_smbus_narp_pec_en : 1;
    uint32_t ic_dar4_smbus_narp_pec_en : 1;
    uint32_t ic_smbus_ctrl_rsvd_12_15 : 4;
    uint32_t smbus_send_byte_pec_en : 1;
    uint32_t smbus_rx_byte_pec_en : 1;
    uint32_t smbus_rd_byte_pec_en : 1;
    uint32_t smbus_wr_byte_pec_en : 1;
    uint32_t smbus_rd_word_pec_en : 1;
    uint32_t smbus_wr_word_pec_en : 1;
    uint32_t smbus_blk_rd_pec_en : 1;
    uint32_t smbus_blk_wr_pec_en : 1;
    uint32_t smbus_procall_pec_en : 1;
    uint32_t smbus_blkrw_procall_pec_en : 1;
    uint32_t smbus_rd32_pec_en : 1;
    uint32_t smbus_wr32_pec_en : 1;
    uint32_t smbus_rd64_pec_en : 1;
    uint32_t smbus_wr64_pec_en : 1;
    uint32_t rsvd_ic_smbus_cc_ctrl : 2;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_send_byte_cc_rst : 1;
    uint32_t smbus_rd_wr_byte_cc_rst : 1;
    uint32_t smbus_rd_wr_word_cc_rst : 1;
    uint32_t smbus_blk_rd_wr_cc_rst : 1;
    uint32_t smbus_procall_cc_rst : 1;
    uint32_t smbus_blkrw_procall_cc_rst : 1;
    uint32_t smbus_rd_wr32_cc_rst : 1;
    uint32_t smbus_rd_wr64_cc_rst : 1;
    uint32_t smbus_adv_blkrw_cc_rst : 1;
    uint32_t rsvd_ic_smbus_cc_rst : 23;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_send_byte : 6;
    uint32_t rsvd_ic_num_cc_send_byte : 26;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_REG_DEFAULT (0x00000020)


typedef struct {
    uint32_t smbus_cc_send_byte : 8;
    uint32_t ic_dar_send_byte_cc_en : 1;
    uint32_t ic_dar2_send_byte_cc_en : 1;
    uint32_t ic_dar3_send_byte_cc_en : 1;
    uint32_t ic_dar4_send_byte_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_send_byte : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_REG_DEFAULT (0x00000F01)


typedef struct {
    uint32_t smbus_cc_send_byte_lvl : 6;
    uint32_t rsvd_ic_smbus_cc_send_byte_lvl : 26;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_rd_wr_byte : 7;
    uint32_t rsvd_ic_num_cc_rd_wr_byte : 25;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_REG_DEFAULT (0x00000040)


typedef struct {
    uint32_t smbus_cc_rd_wr_byte : 8;
    uint32_t ic_dar_rd_wr_byte_cc_en : 1;
    uint32_t ic_dar2_rd_wr_byte_cc_en : 1;
    uint32_t ic_dar3_rd_wr_byte_cc_en : 1;
    uint32_t ic_dar4_rd_wr_byte_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_rd_wr_byte : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_REG_DEFAULT (0x00000F21)


typedef struct {
    uint32_t smbus_cc_rd_wr_byte_lvl : 7;
    uint32_t rsvd_ic_smbus_cc_rd_wr_byte_lvl : 25;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_rd_wr_word : 7;
    uint32_t rsvd_ic_num_cc_rd_wr_word : 25;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_REG_DEFAULT (0x00000040)


typedef struct {
    uint32_t smbus_cc_rd_wr_word : 8;
    uint32_t ic_dar_rd_wr_word_cc_en : 1;
    uint32_t ic_dar2_rd_wr_word_cc_en : 1;
    uint32_t ic_dar3_rd_wr_word_cc_en : 1;
    uint32_t ic_dar4_rd_wr_word_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_rd_wr_word : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_REG_DEFAULT (0x00000F61)


typedef struct {
    uint32_t smbus_cc_rd_wr_word_lvl : 7;
    uint32_t rsvd_ic_smbus_cc_rd_wr_word_lvl : 25;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_blk_rd_wr : 6;
    uint32_t rsvd_ic_num_cc_blk_rd_wr : 26;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_REG_DEFAULT (0x00000020)


typedef struct {
    uint32_t smbus_cc_blk_rd_wr : 8;
    uint32_t ic_dar_blk_rd_wr_cc_en : 1;
    uint32_t ic_dar2_blk_rd_wr_cc_en : 1;
    uint32_t ic_dar3_blk_rd_wr_cc_en : 1;
    uint32_t ic_dar4_blk_rd_wr_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_blk_rd_wr : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_REG_DEFAULT (0x00000FA5)


typedef struct {
    uint32_t smbus_cc_blk_rd_wr_lvl : 6;
    uint32_t rsvd_ic_smbus_cc_blk_rd_wr_lvl : 26;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_procall : 3;
    uint32_t rsvd_ic_num_cc_procall : 29;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_REG_DEFAULT (0x00000004)


typedef struct {
    uint32_t smbus_cc_procall : 8;
    uint32_t ic_dar_procall_cc_en : 1;
    uint32_t ic_dar2_procall_cc_en : 1;
    uint32_t ic_dar3_procall_cc_en : 1;
    uint32_t ic_dar4_procall_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_procall : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_REG_DEFAULT (0x00000FA1)


typedef struct {
    uint32_t smbus_cc_procall_lvl : 3;
    uint32_t rsvd_ic_smbus_cc_procall_lvl : 29;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_blkrw_procall : 4;
    uint32_t rsvd_ic_num_cc_blkrw_procall : 28;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_REG_DEFAULT (0x00000008)


typedef struct {
    uint32_t smbus_cc_blkrw_procall : 8;
    uint32_t ic_dar_blkrw_procall_cc_en : 1;
    uint32_t ic_dar2_blkrw_procall_cc_en : 1;
    uint32_t ic_dar3_blkrw_procall_cc_en : 1;
    uint32_t ic_dar4_blkrw_procall_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_blkrw_procall : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_REG_DEFAULT (0x00000FC5)


typedef struct {
    uint32_t smbus_cc_blkrw_procall_lvl : 4;
    uint32_t rsvd_ic_smbus_cc_blkrw_procall_lvl : 28;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_rd_wr32 : 3;
    uint32_t rsvd_ic_num_cc_rd_wr32 : 29;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_REG_DEFAULT (0x00000004)


typedef struct {
    uint32_t smbus_cc_rd_wr32 : 8;
    uint32_t ic_dar_rd_wr32_cc_en : 1;
    uint32_t ic_dar2_rd_wr32_cc_en : 1;
    uint32_t ic_dar3_rd_wr32_cc_en : 1;
    uint32_t ic_dar4_rd_wr32_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_rd_wr32 : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_REG_DEFAULT (0x00000FCD)


typedef struct {
    uint32_t smbus_cc_rd_wr32_lvl : 3;
    uint32_t rsvd_ic_smbus_cc_rd_wr32_lvl : 29;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_rd_wr64 : 3;
    uint32_t rsvd_ic_num_cc_rd_wr64 : 29;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_REG_DEFAULT (0x00000004)


typedef struct {
    uint32_t smbus_cc_rd_wr64 : 8;
    uint32_t ic_dar_rd_wr64_cc_en : 1;
    uint32_t ic_dar2_rd_wr64_cc_en : 1;
    uint32_t ic_dar3_rd_wr64_cc_en : 1;
    uint32_t ic_dar4_rd_wr64_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_rd_wr64 : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_REG_DEFAULT (0x00000FD1)


typedef struct {
    uint32_t smbus_cc_rd_wr64_lvl : 3;
    uint32_t rsvd_ic_smbus_cc_rd_wr64_lvl : 29;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_num_cc_adv_blkrw : 6;
    uint32_t rsvd_ic_num_cc_adv_blkrw : 26;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_REG_DEFAULT (0x00000020)


typedef struct {
    uint32_t smbus_cc_adv_blkrw : 8;
    uint32_t ic_dar_adv_blkrw_cc_en : 1;
    uint32_t ic_dar2_adv_blkrw_cc_en : 1;
    uint32_t ic_dar3_adv_blkrw_cc_en : 1;
    uint32_t ic_dar4_adv_blkrw_cc_en : 1;
    uint32_t rsvd_ic_smbus_cc_adv_blkrw : 20;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_REG_DEFAULT (0x00000FD5)


typedef struct {
    uint32_t smbus_cc_adv_blkrw_lvl : 6;
    uint32_t rsvd_ic_smbus_cc_adv_blkrw_lvl : 26;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t smbus_narp_cmd_code : 8;
    uint32_t smbus_narp_cmd : 4;
    uint32_t smbus_cmd_status : 1;
    uint32_t smbus_narp_cmd_type : 1;
    uint32_t ic_smbus_status_rsvd : 18;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_reg_t;

typedef union {
    uint32_t val;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_reg_t f;
} DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_reg_u;

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t i2c_reset_n_n0_scan : 1;
    uint32_t i2c_reg_reset_n_n0_scan : 1;
    uint32_t rsvd_0 : 15;
    uint32_t i2c_master_mode : 1;
    uint32_t rsvd_1 : 6;
    uint32_t i2c_intr_status : 1;
} I2C_CTRL_STATUS_I2C_CTRL_STATUS_reg_t;

typedef union {
    uint32_t val;
    I2C_CTRL_STATUS_I2C_CTRL_STATUS_reg_t f;
} I2C_CTRL_STATUS_I2C_CTRL_STATUS_reg_u;

#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t i2c_txfifo_depth : 16;
    uint32_t i2c_rxfifo_depth : 16;
} I2C_CTRL_STATUS_I2C_CONFIG_INFO_reg_t;

typedef union {
    uint32_t val;
    I2C_CTRL_STATUS_I2C_CONFIG_INFO_reg_t f;
} I2C_CTRL_STATUS_I2C_CONFIG_INFO_reg_u;

#define I2C_CTRL_STATUS_I2C_CONFIG_INFO_REG_DEFAULT (0x00080008)


typedef struct {
    uint32_t rbr : 8;
    uint32_t rsvd_rbr : 24;
} SYNOPSYS_UART_CTRL_RBR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_RBR_reg_t f;
} SYNOPSYS_UART_CTRL_RBR_reg_u;

#define SYNOPSYS_UART_CTRL_RBR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t erbfi : 1;
    uint32_t etbei : 1;
    uint32_t elsi : 1;
    uint32_t edssi : 1;
    uint32_t elcolr : 1;
    uint32_t rsvd_ier_6to5 : 2;
    uint32_t ptime : 1;
    uint32_t rsvd_ier_31to8 : 24;
} SYNOPSYS_UART_CTRL_IER_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_IER_reg_t f;
} SYNOPSYS_UART_CTRL_IER_reg_u;

#define SYNOPSYS_UART_CTRL_IER_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t iid : 4;
    uint32_t rsvd_iir_5to4 : 2;
    uint32_t fifose : 2;
    uint32_t rsvd_iir_31to8 : 24;
} SYNOPSYS_UART_CTRL_IIR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_IIR_reg_t f;
} SYNOPSYS_UART_CTRL_IIR_reg_u;

#define SYNOPSYS_UART_CTRL_IIR_REG_DEFAULT (0x00000001)


typedef struct {
    uint32_t dls : 2;
    uint32_t stop : 1;
    uint32_t pen : 1;
    uint32_t eps : 1;
    uint32_t sp : 1;
    uint32_t bc : 1;
    uint32_t dlab : 1;
    uint32_t rsvd_lcr_31to8 : 24;
} SYNOPSYS_UART_CTRL_LCR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_LCR_reg_t f;
} SYNOPSYS_UART_CTRL_LCR_reg_u;

#define SYNOPSYS_UART_CTRL_LCR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dtr : 1;
    uint32_t rts : 1;
    uint32_t out1 : 1;
    uint32_t out2 : 1;
    uint32_t loopback : 1;
    uint32_t afce : 1;
    uint32_t sire : 1;
    uint32_t rsvd_mcr_31to7 : 25;
} SYNOPSYS_UART_CTRL_MCR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_MCR_reg_t f;
} SYNOPSYS_UART_CTRL_MCR_reg_u;

#define SYNOPSYS_UART_CTRL_MCR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dr : 1;
    uint32_t oe : 1;
    uint32_t pe : 1;
    uint32_t fe : 1;
    uint32_t bi : 1;
    uint32_t thre : 1;
    uint32_t temt : 1;
    uint32_t rfe : 1;
    uint32_t rsvd_addr_rcvd : 1;
    uint32_t rsvd_lsr_31to9 : 23;
} SYNOPSYS_UART_CTRL_LSR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_LSR_reg_t f;
} SYNOPSYS_UART_CTRL_LSR_reg_u;

#define SYNOPSYS_UART_CTRL_LSR_REG_DEFAULT (0x00000060)


typedef struct {
    uint32_t dcts : 1;
    uint32_t ddsr : 1;
    uint32_t teri : 1;
    uint32_t ddcd : 1;
    uint32_t cts : 1;
    uint32_t dsr : 1;
    uint32_t ri : 1;
    uint32_t dcd : 1;
    uint32_t rsvd_msr_31to8 : 24;
} SYNOPSYS_UART_CTRL_MSR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_MSR_reg_t f;
} SYNOPSYS_UART_CTRL_MSR_reg_u;

#define SYNOPSYS_UART_CTRL_MSR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t scr : 8;
    uint32_t rsvd_scr_31to8 : 24;
} SYNOPSYS_UART_CTRL_SCR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SCR_reg_t f;
} SYNOPSYS_UART_CTRL_SCR_reg_u;

#define SYNOPSYS_UART_CTRL_SCR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbrn : 8;
    uint32_t rsvd_srbrn : 24;
} SYNOPSYS_UART_CTRL_SRBR0_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR0_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR0_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR0_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr1 : 8;
    uint32_t rsvd_srbr1 : 24;
} SYNOPSYS_UART_CTRL_SRBR1_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR1_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR1_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr2 : 8;
    uint32_t rsvd_srbr2 : 24;
} SYNOPSYS_UART_CTRL_SRBR2_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR2_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR2_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR2_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr3 : 8;
    uint32_t rsvd_srbr3 : 24;
} SYNOPSYS_UART_CTRL_SRBR3_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR3_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR3_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR3_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr4 : 8;
    uint32_t rsvd_srbr4 : 24;
} SYNOPSYS_UART_CTRL_SRBR4_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR4_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR4_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR4_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr5 : 8;
    uint32_t rsvd_srbr5 : 24;
} SYNOPSYS_UART_CTRL_SRBR5_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR5_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR5_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR5_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr6 : 8;
    uint32_t rsvd_srbr6 : 24;
} SYNOPSYS_UART_CTRL_SRBR6_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR6_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR6_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR6_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr7 : 8;
    uint32_t rsvd_srbr7 : 24;
} SYNOPSYS_UART_CTRL_SRBR7_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR7_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR7_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR7_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr8 : 8;
    uint32_t rsvd_srbr8 : 24;
} SYNOPSYS_UART_CTRL_SRBR8_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR8_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR8_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR8_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr9 : 8;
    uint32_t rsvd_srbr9 : 24;
} SYNOPSYS_UART_CTRL_SRBR9_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR9_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR9_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR9_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr10 : 8;
    uint32_t rsvd_srbr10 : 24;
} SYNOPSYS_UART_CTRL_SRBR10_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR10_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR10_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR10_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr11 : 8;
    uint32_t rsvd_srbr11 : 24;
} SYNOPSYS_UART_CTRL_SRBR11_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR11_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR11_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR11_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr12 : 8;
    uint32_t rsvd_srbr12 : 24;
} SYNOPSYS_UART_CTRL_SRBR12_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR12_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR12_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR12_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr13 : 8;
    uint32_t rsvd_srbr13 : 24;
} SYNOPSYS_UART_CTRL_SRBR13_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR13_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR13_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR13_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr14 : 8;
    uint32_t rsvd_srbr14 : 24;
} SYNOPSYS_UART_CTRL_SRBR14_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR14_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR14_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR14_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srbr15 : 8;
    uint32_t rsvd_srbr15 : 24;
} SYNOPSYS_UART_CTRL_SRBR15_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRBR15_reg_t f;
} SYNOPSYS_UART_CTRL_SRBR15_reg_u;

#define SYNOPSYS_UART_CTRL_SRBR15_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t far : 1;
    uint32_t rsvd_far_31to1 : 31;
} SYNOPSYS_UART_CTRL_FAR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_FAR_reg_t f;
} SYNOPSYS_UART_CTRL_FAR_reg_u;

#define SYNOPSYS_UART_CTRL_FAR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd_busy : 1;
    uint32_t tfnf : 1;
    uint32_t tfe : 1;
    uint32_t rfne : 1;
    uint32_t rff : 1;
    uint32_t rsvd_usr_31to5 : 27;
} SYNOPSYS_UART_CTRL_USR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_USR_reg_t f;
} SYNOPSYS_UART_CTRL_USR_reg_u;

#define SYNOPSYS_UART_CTRL_USR_REG_DEFAULT (0x00000006)


typedef struct {
    uint32_t tfl : 5;
    uint32_t rsvd_tfl_31toaddr_width : 27;
} SYNOPSYS_UART_CTRL_TFL_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_TFL_reg_t f;
} SYNOPSYS_UART_CTRL_TFL_reg_u;

#define SYNOPSYS_UART_CTRL_TFL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rfl : 5;
    uint32_t rsvd_rfl_31toaddr_width : 27;
} SYNOPSYS_UART_CTRL_RFL_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_RFL_reg_t f;
} SYNOPSYS_UART_CTRL_RFL_reg_u;

#define SYNOPSYS_UART_CTRL_RFL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t ur : 1;
    uint32_t rfr : 1;
    uint32_t xfr : 1;
    uint32_t rsvd_srr_31to3 : 29;
} SYNOPSYS_UART_CTRL_SRR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRR_reg_t f;
} SYNOPSYS_UART_CTRL_SRR_reg_u;

#define SYNOPSYS_UART_CTRL_SRR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srts : 1;
    uint32_t rsvd_srts_31to1 : 31;
} SYNOPSYS_UART_CTRL_SRTS_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRTS_reg_t f;
} SYNOPSYS_UART_CTRL_SRTS_reg_u;

#define SYNOPSYS_UART_CTRL_SRTS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sbcb : 1;
    uint32_t rsvd_sbcr_31to1 : 31;
} SYNOPSYS_UART_CTRL_SBCR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SBCR_reg_t f;
} SYNOPSYS_UART_CTRL_SBCR_reg_u;

#define SYNOPSYS_UART_CTRL_SBCR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sdmam : 1;
    uint32_t rsvd_sdmam_31to1 : 31;
} SYNOPSYS_UART_CTRL_SDMAM_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SDMAM_reg_t f;
} SYNOPSYS_UART_CTRL_SDMAM_reg_u;

#define SYNOPSYS_UART_CTRL_SDMAM_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sfe : 1;
    uint32_t rsvd_sfe_31to1 : 31;
} SYNOPSYS_UART_CTRL_SFE_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SFE_reg_t f;
} SYNOPSYS_UART_CTRL_SFE_reg_u;

#define SYNOPSYS_UART_CTRL_SFE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t srt : 2;
    uint32_t rsvd_srt_31to2 : 30;
} SYNOPSYS_UART_CTRL_SRT_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_SRT_reg_t f;
} SYNOPSYS_UART_CTRL_SRT_reg_u;

#define SYNOPSYS_UART_CTRL_SRT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t htx : 1;
    uint32_t rsvd_htx_31to1 : 31;
} SYNOPSYS_UART_CTRL_HTX_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_HTX_reg_t f;
} SYNOPSYS_UART_CTRL_HTX_reg_u;

#define SYNOPSYS_UART_CTRL_HTX_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dmasa : 1;
    uint32_t rsvd_dmasa_31to1 : 31;
} SYNOPSYS_UART_CTRL_DMASA_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_DMASA_reg_t f;
} SYNOPSYS_UART_CTRL_DMASA_reg_u;

#define SYNOPSYS_UART_CTRL_DMASA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd_dls_e : 1;
    uint32_t rsvd_addr_match : 1;
    uint32_t rsvd_send_addr : 1;
    uint32_t rsvd_transmit_mode : 1;
    uint32_t cgen : 1;
    uint32_t rsvd_lcr_ext : 27;
} SYNOPSYS_UART_CTRL_LCR_EXT_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_LCR_EXT_reg_t f;
} SYNOPSYS_UART_CTRL_LCR_EXT_reg_u;

#define SYNOPSYS_UART_CTRL_LCR_EXT_REG_DEFAULT (0x00000010)


typedef struct {
    uint32_t apb_data_width : 2;
    uint32_t rsvd_cpr_3to2 : 2;
    uint32_t afce_mode : 1;
    uint32_t thre_mode : 1;
    uint32_t sir_mode : 1;
    uint32_t sir_lp_mode : 1;
    uint32_t additional_feat : 1;
    uint32_t fifo_access : 1;
    uint32_t fifo_stat : 1;
    uint32_t shadow : 1;
    uint32_t uart_add_encoded_params : 1;
    uint32_t dma_extra : 1;
    uint32_t rsvd_cpr_15to14 : 2;
    uint32_t fifo_mode : 8;
    uint32_t rsvd_cpr_31to24 : 8;
} SYNOPSYS_UART_CTRL_CPR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_CPR_reg_t f;
} SYNOPSYS_UART_CTRL_CPR_reg_u;

#define SYNOPSYS_UART_CTRL_CPR_REG_DEFAULT (0x00011D02)


typedef struct {
    uint32_t uart_component_version : 32;
} SYNOPSYS_UART_CTRL_UCV_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_UCV_reg_t f;
} SYNOPSYS_UART_CTRL_UCV_reg_u;

#define SYNOPSYS_UART_CTRL_UCV_REG_DEFAULT (0x3430342A)


typedef struct {
    uint32_t peripheral_id : 32;
} SYNOPSYS_UART_CTRL_CTR_reg_t;

typedef union {
    uint32_t val;
    SYNOPSYS_UART_CTRL_CTR_reg_t f;
} SYNOPSYS_UART_CTRL_CTR_reg_u;

#define SYNOPSYS_UART_CTRL_CTR_REG_DEFAULT (0x44570110)


typedef struct {
    uint32_t uart_en : 1;
    uint32_t rsvd_0 : 7;
    uint32_t uart_reset_n_n0_scan : 1;
    uint32_t rsvd_1 : 7;
    uint32_t uart_clock_gate_en : 1;
} UART_CTRL_reg_t;

typedef union {
    uint32_t val;
    UART_CTRL_reg_t f;
} UART_CTRL_reg_u;

#define UART_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t reserved : 32;
} UART_RESERVED_reg_t;

typedef union {
    uint32_t val;
    UART_RESERVED_reg_t f;
} UART_RESERVED_reg_u;

#define UART_RESERVED_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t uart_engine_en : 1;
} UART_ENGINE_ENGINE_CTRL_reg_t;

typedef union {
    uint32_t val;
    UART_ENGINE_ENGINE_CTRL_reg_t f;
} UART_ENGINE_ENGINE_CTRL_reg_u;

#define UART_ENGINE_ENGINE_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t log_region_size : 20;
} UART_ENGINE_MEM_LOG_REGION_SIZE_reg_t;

typedef union {
    uint32_t val;
    UART_ENGINE_MEM_LOG_REGION_SIZE_reg_t f;
} UART_ENGINE_MEM_LOG_REGION_SIZE_reg_u;

#define UART_ENGINE_MEM_LOG_REGION_SIZE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t log_region_addr_lo : 32;
    uint64_t log_region_addr_hi : 32;
} UART_ENGINE_MEM_LOG_REGION_ADDR_reg_t;

typedef union {
    uint64_t val;
    UART_ENGINE_MEM_LOG_REGION_ADDR_reg_t f;
} UART_ENGINE_MEM_LOG_REGION_ADDR_reg_u;

#define UART_ENGINE_MEM_LOG_REGION_ADDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t log_entry_len : 16;
} UART_ENGINE_LOG_START_CTRL_reg_t;

typedef union {
    uint32_t val;
    UART_ENGINE_LOG_START_CTRL_reg_t f;
} UART_ENGINE_LOG_START_CTRL_reg_u;

#define UART_ENGINE_LOG_START_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t log_entry_done : 16;
} UART_ENGINE_LOG_STATUS_reg_t;

typedef union {
    uint32_t val;
    UART_ENGINE_LOG_STATUS_reg_t f;
} UART_ENGINE_LOG_STATUS_reg_u;

#define UART_ENGINE_LOG_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t log_fetch_err : 1;
    uint32_t rsvd_0 : 3;
    uint32_t log_write_err : 1;
} UART_ENGINE_ERROR_STATUS_reg_t;

typedef union {
    uint32_t val;
    UART_ENGINE_ERROR_STATUS_reg_t f;
} UART_ENGINE_ERROR_STATUS_reg_u;

#define UART_ENGINE_ERROR_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t chiplet_id_write_lock : 1;
    uint64_t chiplet_id_read_lock : 1;
    uint64_t package_id_write_lock : 1;
    uint64_t package_id_read_lock : 1;
    uint64_t bira_dis_write_lock : 1;
    uint64_t bira_dis_read_lock : 1;
    uint64_t cluster_write_lock : 1;
    uint64_t cluster_read_lock : 1;
    uint64_t fabric_write_lock : 1;
    uint64_t fabric_read_lock : 1;
    uint64_t sop_topology_write_lock : 1;
    uint64_t sop_topology_read_lock : 1;
    uint64_t i2c_i3c_id_write_lock : 1;
    uint64_t i2c_i3c_id_read_lock : 1;
    uint64_t i2c_clock_gating_write_lock : 1;
    uint64_t i2c_clock_gating_read_lock : 1;
    uint64_t i3c_disable_write_lock : 1;
    uint64_t i3c_disable_read_lock : 1;
    uint64_t pll_and_sensor_write_lock : 1;
    uint64_t pll_and_sensor_read_lock : 1;
    uint64_t spi_ctrl_field_enable_write_lock : 1;
    uint64_t spi_ctrl_field_enable_read_lock : 1;
    uint64_t spi_config_write_lock : 1;
    uint64_t spi_config_read_lock : 1;
    uint64_t reserved_write_lock : 1;
    uint64_t reserved_read_lock : 1;
    uint64_t unused_lock_bits : 38;
} SMC_FUSE_MAP_LOCKS_reg_t;

typedef union {
    uint64_t val;
    SMC_FUSE_MAP_LOCKS_reg_t f;
} SMC_FUSE_MAP_LOCKS_reg_u;

#define SMC_FUSE_MAP_LOCKS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_FUSE_MAP_SOP_TOPOLOGY_reg_t;

typedef union {
    uint32_t val;
    SMC_FUSE_MAP_SOP_TOPOLOGY_reg_t f;
} SMC_FUSE_MAP_SOP_TOPOLOGY_reg_u;

#define SMC_FUSE_MAP_SOP_TOPOLOGY_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t data : 64;
} SMC_FUSE_MAP_I2C_I3C_ID_reg_t;

typedef union {
    uint64_t val;
    SMC_FUSE_MAP_I2C_I3C_ID_reg_t f;
} SMC_FUSE_MAP_I2C_I3C_ID_reg_u;

#define SMC_FUSE_MAP_I2C_I3C_ID_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_FUSE_MAP_I2C_CLOCK_GATING_reg_t;

typedef union {
    uint32_t val;
    SMC_FUSE_MAP_I2C_CLOCK_GATING_reg_t f;
} SMC_FUSE_MAP_I2C_CLOCK_GATING_reg_u;

#define SMC_FUSE_MAP_I2C_CLOCK_GATING_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_FUSE_MAP_I3C_DISABLE_reg_t;

typedef union {
    uint32_t val;
    SMC_FUSE_MAP_I3C_DISABLE_reg_t f;
} SMC_FUSE_MAP_I3C_DISABLE_reg_u;

#define SMC_FUSE_MAP_I3C_DISABLE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd : 32;
} SMC_FUSE_MAP_RESERVED_reg_t;

typedef union {
    uint32_t val;
    SMC_FUSE_MAP_RESERVED_reg_t f;
} SMC_FUSE_MAP_RESERVED_reg_u;

#define SMC_FUSE_MAP_RESERVED_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clock_divider_value : 8;
    uint32_t clock_dutycycle : 8;
    uint32_t clock_div_enable : 1;
    uint32_t clock_div_set : 1;
    uint32_t efuse_sense_done : 1;
    uint32_t rsvd_0 : 2;
    uint32_t reg_interface_enable : 1;
    uint32_t efuse_req_error : 1;
    uint32_t efuse_req_err_clear : 1;
} EFUSE_CTRL_EFUSE_CTRL_STATUS_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_CTRL_STATUS_reg_t f;
} EFUSE_CTRL_EFUSE_CTRL_STATUS_reg_u;

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_REG_DEFAULT (0x00010108)


typedef struct {
    uint32_t clk_period_ten_ps : 13;
} EFUSE_CTRL_EFUSE_CTRL_STATUS_1_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_CTRL_STATUS_1_reg_t f;
} EFUSE_CTRL_EFUSE_CTRL_STATUS_1_reg_u;

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_1_REG_DEFAULT (0x000003E8)


typedef struct {
    uint32_t tcs_cycles : 24;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_0_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_0_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_0_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_0_REG_DEFAULT (0x005B8D80)


typedef struct {
    uint32_t trw_cycles : 19;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_1_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_1_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_1_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_1_REG_DEFAULT (0x0001D4C0)


typedef struct {
    uint32_t tas_cycles : 16;
    uint32_t tah_cycles : 16;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_2_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_2_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_2_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_2_REG_DEFAULT (0x09600960)


typedef struct {
    uint32_t tcsrst_cycles : 32;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_3_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_3_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_3_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_3_REG_DEFAULT (0x00B71B00)


typedef struct {
    uint32_t trwh_cycles : 16;
    uint32_t trd_cycles : 16;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_4_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_4_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_4_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_4_REG_DEFAULT (0x320055F0)


typedef struct {
    uint32_t tpw_cycles : 19;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_5_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_5_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_5_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_5_REG_DEFAULT (0x00035B60)


typedef struct {
    uint32_t tcppw_cycles : 20;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_6_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_6_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_6_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_6_REG_DEFAULT (0x00061A80)


typedef struct {
    uint32_t tpgm_cycles : 21;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_7_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_7_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_7_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_7_REG_DEFAULT (0x000927C0)


typedef struct {
    uint32_t twwl_cycles : 12;
    uint32_t tds_cycles : 12;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_8_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_8_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_8_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_8_REG_DEFAULT (0x00960960)


typedef struct {
    uint32_t tdh_cycles : 12;
    uint32_t tdles_cycles : 12;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_9_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_9_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_9_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_9_REG_DEFAULT (0x00960960)


typedef struct {
    uint32_t tpes_cycles : 17;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_10_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_10_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_10_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_10_REG_DEFAULT (0x0000EA60)


typedef struct {
    uint32_t tcps_cycles : 18;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_11_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_11_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_11_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_11_REG_DEFAULT (0x0001D4C0)


typedef struct {
    uint32_t tcph_cycles : 17;
    uint32_t tpgml_cycles : 12;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_12_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_12_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_12_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_12_REG_DEFAULT (0x12C0EA60)


typedef struct {
    uint32_t tpgrd_cycles : 12;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_13_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_13_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_13_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_13_REG_DEFAULT (0x00000960)


typedef struct {
    uint32_t tpeh_cycles : 18;
    uint32_t trsts_cycles : 12;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_14_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_14_reg_t f;
} EFUSE_CTRL_EFUSE_TIMING_CTRL_14_reg_u;

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_14_REG_DEFAULT (0x2581D4C0)


typedef struct {
    uint32_t efuse_addr : 16;
    uint32_t efuse_din : 1;
    uint32_t efuse_program_go : 1;
    uint32_t rsvd_0 : 6;
    uint32_t write_busy : 1;
    uint32_t write_done : 1;
    uint32_t write_status : 2;
    uint32_t program_enable : 1;
} EFUSE_CTRL_EFUSE_PROGRAM_CTRL_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_PROGRAM_CTRL_reg_t f;
} EFUSE_CTRL_EFUSE_PROGRAM_CTRL_reg_u;

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t efuse_addr : 15;
    uint32_t efuse_read_go : 1;
    uint32_t read_busy : 1;
    uint32_t read_done : 1;
    uint32_t read_status : 1;
    uint32_t read_enable : 1;
} EFUSE_CTRL_EFUSE_READ_CTRL_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_READ_CTRL_reg_t f;
} EFUSE_CTRL_EFUSE_READ_CTRL_reg_u;

#define EFUSE_CTRL_EFUSE_READ_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t clken : 1;
    uint32_t ceb : 1;
    uint32_t rstb : 1;
    uint32_t cle : 1;
    uint32_t web : 1;
    uint32_t reserved0 : 1;
    uint32_t dle : 1;
    uint32_t pgmen : 1;
    uint32_t cpumpen : 1;
    uint32_t readen : 1;
    uint32_t readen_pulse : 1;
    uint32_t din : 1;
    uint32_t rsvd_0 : 4;
    uint32_t addr : 16;
} EFUSE_CTRL_EFUSE_REG_INTERFACE_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_REG_INTERFACE_reg_t f;
} EFUSE_CTRL_EFUSE_REG_INTERFACE_reg_u;

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_REG_DEFAULT (0x00000014)


typedef struct {
    uint32_t dout : 32;
} EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_reg_t f;
} EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_reg_u;

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dout : 32;
} EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_reg_t f;
} EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_reg_u;

#define EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t dout : 32;
} EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_reg_t f;
} EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_reg_u;

#define EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t shadow_reg_cg_enable : 1;
    uint32_t rsvd_0 : 15;
    uint32_t cg_hysteresis : 6;
} EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_reg_t;

typedef union {
    uint32_t val;
    EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_reg_t f;
} EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_reg_u;

#define EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_REG_DEFAULT (0x001F0000)


typedef struct {
    uint32_t buffer_rd_next : 1;
    uint32_t rsvd_0 : 3;
    uint32_t atb_sink_flush : 1;
    uint32_t rsvd_1 : 3;
    uint32_t atb_mst_flush : 1;
} ATB_SINK_CTRL_reg_t;

typedef union {
    uint32_t val;
    ATB_SINK_CTRL_reg_t f;
} ATB_SINK_CTRL_reg_u;

#define ATB_SINK_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t buffer_empty : 1;
    uint32_t rsvd_0 : 3;
    uint32_t buffer_full : 1;
} ATB_SINK_STATUS_reg_t;

typedef union {
    uint32_t val;
    ATB_SINK_STATUS_reg_t f;
} ATB_SINK_STATUS_reg_u;

#define ATB_SINK_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t probe_id : 5;
} ATB_SINK_PROBE_ID_reg_t;

typedef union {
    uint32_t val;
    ATB_SINK_PROBE_ID_reg_t f;
} ATB_SINK_PROBE_ID_reg_u;

#define ATB_SINK_PROBE_ID_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t valids : 32;
} ATB_SINK_COUNTER_VLD_reg_t;

typedef union {
    uint32_t val;
    ATB_SINK_COUNTER_VLD_reg_t f;
} ATB_SINK_COUNTER_VLD_reg_u;

#define ATB_SINK_COUNTER_VLD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t value : 32;
} ATB_SINK_COUNTER_reg_t;

typedef union {
    uint32_t val;
    ATB_SINK_COUNTER_reg_t f;
} ATB_SINK_COUNTER_reg_u;

#define ATB_SINK_COUNTER_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timer_en : 1;
} PTP_TIMER_TIMER_CTRL_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_CTRL_reg_t f;
} PTP_TIMER_TIMER_CTRL_reg_u;

#define PTP_TIMER_TIMER_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t future_cfr_time_lo : 32;
} PTP_TIMER_FUTURE_CFR_TIME_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_FUTURE_CFR_TIME_LO_reg_t f;
} PTP_TIMER_FUTURE_CFR_TIME_LO_reg_u;

#define PTP_TIMER_FUTURE_CFR_TIME_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t future_cfr_time_hi : 32;
} PTP_TIMER_FUTURE_CFR_TIME_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_FUTURE_CFR_TIME_HI_reg_t f;
} PTP_TIMER_FUTURE_CFR_TIME_HI_reg_u;

#define PTP_TIMER_FUTURE_CFR_TIME_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t future_pti : 24;
} PTP_TIMER_FUTURE_PTI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_FUTURE_PTI_reg_t f;
} PTP_TIMER_FUTURE_PTI_reg_u;

#define PTP_TIMER_FUTURE_PTI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t future_timestamp_lo : 32;
} PTP_TIMER_FUTURE_TIMESTAMP_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_FUTURE_TIMESTAMP_LO_reg_t f;
} PTP_TIMER_FUTURE_TIMESTAMP_LO_reg_u;

#define PTP_TIMER_FUTURE_TIMESTAMP_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t future_timestamp_hi : 32;
} PTP_TIMER_FUTURE_TIMESTAMP_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_FUTURE_TIMESTAMP_HI_reg_t f;
} PTP_TIMER_FUTURE_TIMESTAMP_HI_reg_u;

#define PTP_TIMER_FUTURE_TIMESTAMP_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t update_pti : 1;
} PTP_TIMER_UPDATE_PTI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_UPDATE_PTI_reg_t f;
} PTP_TIMER_UPDATE_PTI_reg_u;

#define PTP_TIMER_UPDATE_PTI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t update_timestamp : 1;
} PTP_TIMER_UPDATE_TIMESTAMP_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_UPDATE_TIMESTAMP_reg_t f;
} PTP_TIMER_UPDATE_TIMESTAMP_reg_u;

#define PTP_TIMER_UPDATE_TIMESTAMP_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t sync_offset1 : 8;
} PTP_TIMER_SYNC_OFFSET1_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_SYNC_OFFSET1_reg_t f;
} PTP_TIMER_SYNC_OFFSET1_reg_u;

#define PTP_TIMER_SYNC_OFFSET1_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp_mask_lo : 32;
} PTP_TIMER_TIMESTAMP_MASK_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMESTAMP_MASK_LO_reg_t f;
} PTP_TIMER_TIMESTAMP_MASK_LO_reg_u;

#define PTP_TIMER_TIMESTAMP_MASK_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp_mask_hi : 32;
} PTP_TIMER_TIMESTAMP_MASK_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMESTAMP_MASK_HI_reg_t f;
} PTP_TIMER_TIMESTAMP_MASK_HI_reg_u;

#define PTP_TIMER_TIMESTAMP_MASK_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t update_pti_pending : 1;
    uint32_t update_ts_pending : 1;
    uint32_t rsvd_0 : 6;
    uint32_t update_pti_ack : 1;
    uint32_t update_ts_ack : 1;
    uint32_t rsvd_1 : 6;
    uint32_t update_pti_late_err : 1;
    uint32_t update_ts_late_err : 1;
} PTP_TIMER_UPDATE_STAT_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_UPDATE_STAT_reg_t f;
} PTP_TIMER_UPDATE_STAT_reg_u;

#define PTP_TIMER_UPDATE_STAT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t per_tick_incr : 24;
} PTP_TIMER_PTI_STAT_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_PTI_STAT_reg_t f;
} PTP_TIMER_PTI_STAT_reg_u;

#define PTP_TIMER_PTI_STAT_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cfr_timer_lo : 32;
} PTP_TIMER_CFR_TIMER_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_CFR_TIMER_LO_reg_t f;
} PTP_TIMER_CFR_TIMER_LO_reg_u;

#define PTP_TIMER_CFR_TIMER_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t cfr_timer_hi : 32;
} PTP_TIMER_CFR_TIMER_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_CFR_TIMER_HI_reg_t f;
} PTP_TIMER_CFR_TIMER_HI_reg_u;

#define PTP_TIMER_CFR_TIMER_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp32s32ns_lo : 32;
} PTP_TIMER_TIMER_32S_32NS_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_32S_32NS_LO_reg_t f;
} PTP_TIMER_TIMER_32S_32NS_LO_reg_u;

#define PTP_TIMER_TIMER_32S_32NS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp32s32ns_hi : 32;
} PTP_TIMER_TIMER_32S_32NS_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_32S_32NS_HI_reg_t f;
} PTP_TIMER_TIMER_32S_32NS_HI_reg_u;

#define PTP_TIMER_TIMER_32S_32NS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp64ns_lo : 32;
} PTP_TIMER_TIMER_64NS_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_64NS_LO_reg_t f;
} PTP_TIMER_TIMER_64NS_LO_reg_u;

#define PTP_TIMER_TIMER_64NS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp64ns_hi : 32;
} PTP_TIMER_TIMER_64NS_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_64NS_HI_reg_t f;
} PTP_TIMER_TIMER_64NS_HI_reg_u;

#define PTP_TIMER_TIMER_64NS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp32s32ns_lo : 32;
} PTP_TIMER_TIMER_SYNC_32S_32NS_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_SYNC_32S_32NS_LO_reg_t f;
} PTP_TIMER_TIMER_SYNC_32S_32NS_LO_reg_u;

#define PTP_TIMER_TIMER_SYNC_32S_32NS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp32s32ns_hi : 32;
} PTP_TIMER_TIMER_SYNC_32S_32NS_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_SYNC_32S_32NS_HI_reg_t f;
} PTP_TIMER_TIMER_SYNC_32S_32NS_HI_reg_u;

#define PTP_TIMER_TIMER_SYNC_32S_32NS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp64ns_lo : 32;
} PTP_TIMER_TIMER_SYNC_64NS_LO_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_SYNC_64NS_LO_reg_t f;
} PTP_TIMER_TIMER_SYNC_64NS_LO_reg_u;

#define PTP_TIMER_TIMER_SYNC_64NS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t timestamp64ns_hi : 32;
} PTP_TIMER_TIMER_SYNC_64NS_HI_reg_t;

typedef union {
    uint32_t val;
    PTP_TIMER_TIMER_SYNC_64NS_HI_reg_t f;
} PTP_TIMER_TIMER_SYNC_64NS_HI_reg_u;

#define PTP_TIMER_TIMER_SYNC_64NS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} EXT_MEMORY_NUM_ENTRIES_200_MEM_WORD_reg_t;

typedef union {
    uint32_t val;
    EXT_MEMORY_NUM_ENTRIES_200_MEM_WORD_reg_t f;
} EXT_MEMORY_NUM_ENTRIES_200_MEM_WORD_reg_u;

#define EXT_MEMORY_NUM_ENTRIES_200_MEM_WORD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t mem_repair_done : 1;
    uint32_t mem_repair_success : 1;
    uint32_t rsvd_0 : 2;
    uint32_t mbist_done : 1;
    uint32_t rsvd_1 : 3;
    uint32_t mbist_pass : 1;
    uint32_t rsvd_2 : 3;
    uint32_t mbist_abort : 1;
    uint32_t rsvd_3 : 3;
    uint32_t efuse_sense_complete : 16;
} DFT_CTRL_STATUS_STATUS_reg_t;

typedef union {
    uint32_t val;
    DFT_CTRL_STATUS_STATUS_reg_t f;
} DFT_CTRL_STATUS_STATUS_reg_u;

#define DFT_CTRL_STATUS_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t mbist_start : 1;
} DFT_CTRL_STATUS_CTRL_reg_t;

typedef union {
    uint32_t val;
    DFT_CTRL_STATUS_CTRL_reg_t f;
} DFT_CTRL_STATUS_CTRL_reg_u;

#define DFT_CTRL_STATUS_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t vector : 56;
} SMC_CPU_CTRL_RESET_VECTOR_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_RESET_VECTOR_reg_t f;
} SMC_CPU_CTRL_RESET_VECTOR_reg_u;

#define SMC_CPU_CTRL_RESET_VECTOR_REG_DEFAULT (0xC0040000)


typedef struct {
    uint64_t core0_reset_n_n0_scan : 1;
    uint64_t core1_reset_n_n0_scan : 1;
    uint64_t core2_reset_n_n0_scan : 1;
    uint64_t core3_reset_n_n0_scan : 1;
    uint64_t core0_reset_pulse_start_n0_scan : 1;
    uint64_t core1_reset_pulse_start_n0_scan : 1;
    uint64_t core2_reset_pulse_start_n0_scan : 1;
    uint64_t core3_reset_pulse_start_n0_scan : 1;
    uint64_t uncore_reset_n_n0_scan : 1;
    uint64_t rsvd_0 : 3;
    uint64_t dma_reset_n_n0_scan : 1;
    uint64_t rsvd_1 : 3;
    uint64_t mailbox_reset_n_n0_scan : 1;
    uint64_t rsvd_2 : 7;
    uint64_t debug_reset_n_n0_scan : 1;
    uint64_t rsvd_3 : 7;
    uint64_t debug_apb_reset_n_n0_scan : 1;
} SMC_CPU_CTRL_RESET_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_RESET_CTRL_reg_t f;
} SMC_CPU_CTRL_RESET_CTRL_reg_u;

#define SMC_CPU_CTRL_RESET_CTRL_REG_DEFAULT (0x0000010F)


typedef struct {
    uint64_t pre_reset_count : 16;
    uint64_t post_reset_count : 16;
    uint64_t core_resets_done : 4;
} SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_reg_t f;
} SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_reg_u;

#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_REG_DEFAULT (0xF00100008)


typedef struct {
    uint64_t dma_cg_enable : 1;
    uint64_t mailbox_cg_enable : 1;
    uint64_t filter_axi_cg_enable : 1;
    uint64_t filter_reg_cg_enable : 1;
    uint64_t fabric_cg_enable : 1;
    uint64_t id_remapper_cg_enable : 1;
    uint64_t addr_remapper_cg_enable : 1;
    uint64_t zeroer_cg_enable : 1;
    uint64_t rsvd_0 : 8;
    uint64_t debug_apb_cg_enable : 1;
    uint64_t rsvd_1 : 7;
    uint64_t cg_hysteresis : 6;
} SMC_CPU_CTRL_CLOCK_GATE_CONTROL_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_CLOCK_GATE_CONTROL_reg_t f;
} SMC_CPU_CTRL_CLOCK_GATE_CONTROL_reg_u;

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_REG_DEFAULT (0x1F000000)


typedef struct {
    uint64_t base : 56;
} SMC_CPU_CTRL_GLOBAL_BASE_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_GLOBAL_BASE_reg_t f;
} SMC_CPU_CTRL_GLOBAL_BASE_reg_u;

#define SMC_CPU_CTRL_GLOBAL_BASE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t base : 56;
} SMC_CPU_CTRL_LOCAL_BASE_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_LOCAL_BASE_reg_t f;
} SMC_CPU_CTRL_LOCAL_BASE_reg_u;

#define SMC_CPU_CTRL_LOCAL_BASE_REG_DEFAULT (0xC0000000)


typedef struct {
    uint64_t size : 32;
} SMC_CPU_CTRL_REGION_SIZE_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_REGION_SIZE_reg_t f;
} SMC_CPU_CTRL_REGION_SIZE_reg_u;

#define SMC_CPU_CTRL_REGION_SIZE_REG_DEFAULT (0x02000000)


typedef struct {
    uint64_t rc : 64;
} SMC_CPU_CTRL_REFERENCE_COUNTER_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_REFERENCE_COUNTER_reg_t f;
} SMC_CPU_CTRL_REFERENCE_COUNTER_reg_u;

#define SMC_CPU_CTRL_REFERENCE_COUNTER_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_CPU_CTRL_WDT_TIMEOUT_reg_t;

typedef union {
    uint32_t val;
    SMC_CPU_CTRL_WDT_TIMEOUT_reg_t f;
} SMC_CPU_CTRL_WDT_TIMEOUT_reg_u;

#define SMC_CPU_CTRL_WDT_TIMEOUT_REG_DEFAULT (0x00004000)


typedef struct {
    uint32_t reset_cycle_count_0 : 1;
    uint32_t reset_cycle_count_1 : 1;
    uint32_t reset_cycle_count_2 : 1;
    uint32_t reset_cycle_count_3 : 1;
} SMC_CPU_CTRL_WDT_TIMEOUT_RESET_reg_t;

typedef union {
    uint32_t val;
    SMC_CPU_CTRL_WDT_TIMEOUT_RESET_reg_t f;
} SMC_CPU_CTRL_WDT_TIMEOUT_RESET_reg_u;

#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t data : 32;
} SMC_CPU_CTRL_SCRATCH_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_SCRATCH_reg_t f;
} SMC_CPU_CTRL_SCRATCH_reg_u;

#define SMC_CPU_CTRL_SCRATCH_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t data : 32;
} SMC_CPU_CTRL_TEST_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_TEST_CTRL_reg_t f;
} SMC_CPU_CTRL_TEST_CTRL_reg_u;

#define SMC_CPU_CTRL_TEST_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t chiplet_enable : 2;
    uint32_t gpio_en : 1;
    uint32_t cg_en : 1;
    uint32_t force_clk_en : 1;
    uint32_t dtb_ns_en : 1;
    uint32_t dtb_ew_en : 1;
    uint32_t xtrig_clk_halt_mask : 16;
    uint32_t debug_marker : 8;
} SMC_CPU_CTRL_DEBUG_CTRL_reg_t;

typedef union {
    uint32_t val;
    SMC_CPU_CTRL_DEBUG_CTRL_reg_t f;
} SMC_CPU_CTRL_DEBUG_CTRL_reg_u;

#define SMC_CPU_CTRL_DEBUG_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t dbmmode : 2;
    uint64_t dbmid : 6;
    uint64_t rsvd158 : 8;
    uint64_t muxselseg0 : 6;
    uint64_t muxselseg1 : 6;
    uint64_t muxselseg2 : 6;
    uint64_t muxselseg3 : 6;
    uint64_t muxselseg4 : 6;
    uint64_t muxselseg5 : 6;
    uint64_t muxselseg6 : 6;
    uint64_t muxselseg7 : 6;
} SMC_CPU_CTRL_DEBUG_BUS_MUX_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_DEBUG_BUS_MUX_reg_t f;
} SMC_CPU_CTRL_DEBUG_BUS_MUX_reg_u;

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t pc : 58;
} SMC_CPU_CTRL_WB_PC_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_WB_PC_reg_t f;
} SMC_CPU_CTRL_WB_PC_reg_u;

#define SMC_CPU_CTRL_WB_PC_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t no_dma : 1;
    uint64_t no_zeroer : 1;
    uint64_t no_gpio : 1;
    uint64_t no_efuse : 1;
    uint64_t no_avs : 1;
    uint64_t no_pvt : 1;
    uint64_t no_i2c : 1;
    uint64_t no_uart : 1;
    uint64_t no_dft : 1;
    uint64_t no_log_if : 1;
    uint64_t no_mailboxes : 1;
    uint64_t num_mailboxes : 6;
    uint64_t mailbox_depth : 4;
    uint64_t num_cores : 3;
    uint64_t no_output_remap : 1;
    uint64_t sram_size : 6;
    uint64_t rsvd_0 : 1;
    uint64_t num_ext_interrupts : 8;
} SMC_CPU_CTRL_SMC_ATTRIBUTES_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_SMC_ATTRIBUTES_reg_t f;
} SMC_CPU_CTRL_SMC_ATTRIBUTES_reg_u;

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t version : 64;
} SMC_CPU_CTRL_SMC_VERSION_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_SMC_VERSION_reg_t f;
} SMC_CPU_CTRL_SMC_VERSION_reg_u;

#define SMC_CPU_CTRL_SMC_VERSION_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t mcsw : 1;
    uint32_t mcs : 2;
    uint32_t wrme : 2;
    uint32_t adme : 3;
    uint32_t rsvd : 3;
} SMC_CPU_CTRL_RF1_UHD_TSEL_reg_t;

typedef union {
    uint32_t val;
    SMC_CPU_CTRL_RF1_UHD_TSEL_reg_t f;
} SMC_CPU_CTRL_RF1_UHD_TSEL_reg_u;

#define SMC_CPU_CTRL_RF1_UHD_TSEL_REG_DEFAULT (0x000000AA)


typedef struct {
    uint32_t mcsw : 1;
    uint32_t mcs : 2;
    uint32_t adme : 3;
    uint32_t rsvd : 5;
} SMC_CPU_CTRL_RA1_HS_TSEL_reg_t;

typedef union {
    uint32_t val;
    SMC_CPU_CTRL_RA1_HS_TSEL_reg_t f;
} SMC_CPU_CTRL_RA1_HS_TSEL_reg_u;

#define SMC_CPU_CTRL_RA1_HS_TSEL_REG_DEFAULT (0x00000022)


typedef struct {
    uint32_t kcs : 1;
    uint32_t mcs : 1;
    uint32_t rsvd : 9;
} SMC_CPU_CTRL_VROM_HD_TSEL_reg_t;

typedef union {
    uint32_t val;
    SMC_CPU_CTRL_VROM_HD_TSEL_reg_t f;
} SMC_CPU_CTRL_VROM_HD_TSEL_reg_u;

#define SMC_CPU_CTRL_VROM_HD_TSEL_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t mem_vrom_power_down_en : 1;
} SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_reg_t f;
} SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_reg_u;

#define SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t mutex : 1;
} SMC_CPU_CTRL_MUTEX_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_MUTEX_reg_t f;
} SMC_CPU_CTRL_MUTEX_reg_u;

#define SMC_CPU_CTRL_MUTEX_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t sema : 16;
} SMC_CPU_CTRL_SEMA_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_SEMA_reg_t f;
} SMC_CPU_CTRL_SEMA_reg_u;

#define SMC_CPU_CTRL_SEMA_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t count : 48;
} SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_reg_t f;
} SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_reg_u;

#define SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t count : 48;
} SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_reg_t f;
} SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_reg_u;

#define SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t count : 48;
} SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_reg_t f;
} SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_reg_u;

#define SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t count : 48;
} SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_reg_t f;
} SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_reg_u;

#define SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t squisher_wrap_timeout_en : 1;
    uint64_t rsvd_0 : 3;
    uint64_t local_fabric_timeout_en : 1;
    uint64_t rsvd_1 : 3;
    uint64_t local_input_timeout_en : 1;
    uint64_t rsvd_2 : 3;
    uint64_t output_fabric_timeout_en : 1;
} SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_reg_t f;
} SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_reg_u;

#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t squisher_timeout_clear : 1;
    uint64_t rsvd_0 : 3;
    uint64_t local_fabric_timeout_clear : 1;
    uint64_t rsvd_1 : 3;
    uint64_t local_input_timeout_clear : 1;
    uint64_t rsvd_2 : 3;
    uint64_t output_fabric_timeout_clear : 1;
} SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_reg_t f;
} SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_reg_u;

#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t squisher_timeout_mode : 2;
    uint64_t rsvd_0 : 2;
    uint64_t local_fabric_timeout_mode : 2;
    uint64_t rsvd_1 : 2;
    uint64_t local_input_timeout_mode : 2;
    uint64_t rsvd_2 : 2;
    uint64_t output_fabric_timeout_mode : 2;
} SMC_CPU_CTRL_AXI_TIMEOUT_MODE_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_AXI_TIMEOUT_MODE_reg_t f;
} SMC_CPU_CTRL_AXI_TIMEOUT_MODE_reg_u;

#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t squisher_timeout_intr : 1;
    uint64_t rsvd_0 : 3;
    uint64_t local_fabric_timeout_intr : 1;
    uint64_t rsvd_1 : 3;
    uint64_t local_input_timeout_intr : 1;
    uint64_t rsvd_2 : 3;
    uint64_t output_fabric_timeout_intr : 1;
} SMC_CPU_CTRL_AXI_TIMEOUT_INTR_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_AXI_TIMEOUT_INTR_reg_t f;
} SMC_CPU_CTRL_AXI_TIMEOUT_INTR_reg_u;

#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t dummy_rom_word_0 : 64;
} SMC_CPU_CTRL_DUMMY_ROM_0_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_DUMMY_ROM_0_reg_t f;
} SMC_CPU_CTRL_DUMMY_ROM_0_reg_u;

#define SMC_CPU_CTRL_DUMMY_ROM_0_REG_DEFAULT (0x145051300000517)


typedef struct {
    uint64_t dummy_rom_word_1 : 64;
} SMC_CPU_CTRL_DUMMY_ROM_1_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_DUMMY_ROM_1_reg_t f;
} SMC_CPU_CTRL_DUMMY_ROM_1_reg_u;

#define SMC_CPU_CTRL_DUMMY_ROM_1_REG_DEFAULT (0xFFF0069330551073)


typedef struct {
    uint64_t dummy_rom_word_2 : 64;
} SMC_CPU_CTRL_DUMMY_ROM_2_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_DUMMY_ROM_2_reg_t f;
} SMC_CPU_CTRL_DUMMY_ROM_2_reg_u;

#define SMC_CPU_CTRL_DUMMY_ROM_2_REG_DEFAULT (0x105000733046B073)


typedef struct {
    uint64_t dummy_rom_word_3 : 64;
} SMC_CPU_CTRL_DUMMY_ROM_3_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_DUMMY_ROM_3_reg_t f;
} SMC_CPU_CTRL_DUMMY_ROM_3_reg_u;

#define SMC_CPU_CTRL_DUMMY_ROM_3_REG_DEFAULT (0xFFDFF06F)


typedef struct {
    uint64_t dummy_rom_null : 64;
} SMC_CPU_CTRL_DUMMY_ROM_NULL_reg_t;

typedef union {
    uint64_t val;
    SMC_CPU_CTRL_DUMMY_ROM_NULL_reg_t f;
} SMC_CPU_CTRL_DUMMY_ROM_NULL_reg_u;

#define SMC_CPU_CTRL_DUMMY_ROM_NULL_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd_0 : 12;
    uint64_t start_addr : 44;
} SMC_ALIAS_REMAP_REGION_START_reg_t;

typedef union {
    uint64_t val;
    SMC_ALIAS_REMAP_REGION_START_reg_t f;
} SMC_ALIAS_REMAP_REGION_START_reg_u;

#define SMC_ALIAS_REMAP_REGION_START_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd_0 : 12;
    uint64_t end_addr : 44;
} SMC_ALIAS_REMAP_REGION_END_reg_t;

typedef union {
    uint64_t val;
    SMC_ALIAS_REMAP_REGION_END_reg_t f;
} SMC_ALIAS_REMAP_REGION_END_reg_u;

#define SMC_ALIAS_REMAP_REGION_END_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd_0 : 12;
    uint64_t offset : 44;
    uint64_t rsvd_1 : 6;
    uint64_t cacheable : 1;
    uint64_t valid : 1;
} SMC_ALIAS_REMAP_REGION_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_t f;
} SMC_ALIAS_REMAP_REGION_ATTRS_reg_u;

#define SMC_ALIAS_REMAP_REGION_ATTRS_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_0_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_0_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_0_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_0_ATTRS_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_1_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_1_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_1_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_1_ATTRS_REG_DEFAULT (0x00100000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_2_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_2_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_2_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_2_ATTRS_REG_DEFAULT (0x00200000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_3_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_3_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_3_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_3_ATTRS_REG_DEFAULT (0x00300000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_4_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_4_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_4_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_4_ATTRS_REG_DEFAULT (0x00400000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_5_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_5_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_5_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_5_ATTRS_REG_DEFAULT (0x00500000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_6_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_6_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_6_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_6_ATTRS_REG_DEFAULT (0x00600000)


typedef struct {
    uint64_t rsvd_0 : 20;
    uint64_t offset : 36;
} SMC_OUTPUT_REMAP_REGION_7_ATTRS_reg_t;

typedef union {
    uint64_t val;
    SMC_OUTPUT_REMAP_REGION_7_ATTRS_reg_t f;
} SMC_OUTPUT_REMAP_REGION_7_ATTRS_reg_u;

#define SMC_OUTPUT_REMAP_REGION_7_ATTRS_REG_DEFAULT (0x00700000)


typedef struct {
    uint64_t read_en : 1;
    uint64_t write_en : 1;
    uint64_t rsvd_0 : 2;
    uint64_t addr_mode : 1;
    uint64_t rsvd_1 : 3;
    uint64_t allow_ns : 1;
    uint64_t rsvd_2 : 3;
    uint64_t data_bus_width : 3;
    uint64_t rsvd_3 : 1;
    uint64_t src_id : 4;
    uint64_t group_id : 4;
    uint64_t allow_burst : 1;
    uint64_t rsvd_4 : 38;
    uint64_t locked : 1;
} FILTER_CTRL_FILTER_CONFIG_reg_t;

typedef union {
    uint64_t val;
    FILTER_CTRL_FILTER_CONFIG_reg_t f;
} FILTER_CTRL_FILTER_CONFIG_reg_u;

#define FILTER_CTRL_FILTER_CONFIG_REG_DEFAULT (0x00003000)


typedef struct {
    uint64_t start_addr : 56;
} FILTER_CTRL_START_ADDR_reg_t;

typedef union {
    uint64_t val;
    FILTER_CTRL_START_ADDR_reg_t f;
} FILTER_CTRL_START_ADDR_reg_u;

#define FILTER_CTRL_START_ADDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t end_addr : 56;
} FILTER_CTRL_END_ADDR_reg_t;

typedef union {
    uint64_t val;
    FILTER_CTRL_END_ADDR_reg_t f;
} FILTER_CTRL_END_ADDR_reg_u;

#define FILTER_CTRL_END_ADDR_REG_DEFAULT (0x00000007)


typedef struct {
    uint64_t write : 1;
    uint64_t rsvd_0 : 7;
    uint64_t read : 1;
} ECAM_ECAM_PENDING_reg_t;

typedef union {
    uint64_t val;
    ECAM_ECAM_PENDING_reg_t f;
} ECAM_ECAM_PENDING_reg_u;

#define ECAM_ECAM_PENDING_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t read_data : 64;
} ECAM_ECAM_ACK_READ_reg_t;

typedef union {
    uint64_t val;
    ECAM_ECAM_ACK_READ_reg_t f;
} ECAM_ECAM_ACK_READ_reg_u;

#define ECAM_ECAM_ACK_READ_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t write_data : 1;
} ECAM_ECAM_ACK_WRITE_reg_t;

typedef union {
    uint64_t val;
    ECAM_ECAM_ACK_WRITE_reg_t f;
} ECAM_ECAM_ACK_WRITE_reg_u;

#define ECAM_ECAM_ACK_WRITE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t write_data : 64;
} ECAM_ECAM_DATA_reg_t;

typedef union {
    uint64_t val;
    ECAM_ECAM_DATA_reg_t f;
} ECAM_ECAM_DATA_reg_u;

#define ECAM_ECAM_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t addr : 23;
    uint64_t rsvd_0 : 9;
    uint64_t strb : 8;
} ECAM_ECAM_DATA_ADDR_STRB_reg_t;

typedef union {
    uint64_t val;
    ECAM_ECAM_DATA_ADDR_STRB_reg_t f;
} ECAM_ECAM_DATA_ADDR_STRB_reg_u;

#define ECAM_ECAM_DATA_ADDR_STRB_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t addr : 23;
} ECAM_ECAM_READ_ADDR_reg_t;

typedef union {
    uint64_t val;
    ECAM_ECAM_READ_ADDR_reg_t f;
} ECAM_ECAM_READ_ADDR_reg_u;

#define ECAM_ECAM_READ_ADDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t write_data : 64;
} SMC_MAILBOX_WRITE_DATA_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_WRITE_DATA_reg_t f;
} SMC_MAILBOX_WRITE_DATA_reg_u;

#define SMC_MAILBOX_WRITE_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t read_data : 64;
} SMC_MAILBOX_READ_DATA_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_READ_DATA_reg_t f;
} SMC_MAILBOX_READ_DATA_reg_u;

#define SMC_MAILBOX_READ_DATA_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t empty : 1;
    uint64_t full : 1;
    uint64_t write_level_above_thresh : 1;
    uint64_t read_level_above_thresh : 1;
} SMC_MAILBOX_STATUS_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_STATUS_reg_t f;
} SMC_MAILBOX_STATUS_reg_u;

#define SMC_MAILBOX_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t read_error : 1;
    uint64_t write_error : 1;
} SMC_MAILBOX_ERROR_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_ERROR_reg_t f;
} SMC_MAILBOX_ERROR_reg_u;

#define SMC_MAILBOX_ERROR_REG_DEFAULT (0x00000001)


typedef struct {
    uint64_t wirqt : 8;
} SMC_MAILBOX_WIRQT_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_WIRQT_reg_t f;
} SMC_MAILBOX_WIRQT_reg_u;

#define SMC_MAILBOX_WIRQT_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rirqt : 8;
} SMC_MAILBOX_RIRQT_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_RIRQT_reg_t f;
} SMC_MAILBOX_RIRQT_reg_u;

#define SMC_MAILBOX_RIRQT_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
    uint64_t eirq : 1;
} SMC_MAILBOX_IRQS_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_IRQS_reg_t f;
} SMC_MAILBOX_IRQS_reg_u;

#define SMC_MAILBOX_IRQS_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
    uint64_t eirq : 1;
} SMC_MAILBOX_IRQEN_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_IRQEN_reg_t f;
} SMC_MAILBOX_IRQEN_reg_u;

#define SMC_MAILBOX_IRQEN_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
    uint64_t eirq : 1;
} SMC_MAILBOX_IRQP_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_IRQP_reg_t f;
} SMC_MAILBOX_IRQP_reg_u;

#define SMC_MAILBOX_IRQP_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t wtirq : 1;
    uint64_t rtirq : 1;
} SMC_MAILBOX_CTRL_reg_t;

typedef union {
    uint64_t val;
    SMC_MAILBOX_CTRL_reg_t f;
} SMC_MAILBOX_CTRL_reg_u;

#define SMC_MAILBOX_CTRL_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t decouple_aw : 1;
    uint32_t decouple_rw : 1;
    uint32_t src_reduce_len : 1;
    uint32_t dst_reduce_len : 1;
    uint32_t src_max_llen : 3;
    uint32_t dst_max_llen : 3;
    uint32_t enabled_nd : 1;
} AXI_DMA_CTRL_CONFIG_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_CONFIG_reg_t f;
} AXI_DMA_CTRL_CONFIG_reg_u;

#define AXI_DMA_CTRL_CONFIG_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t busy : 10;
} AXI_DMA_CTRL_STATUS_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_STATUS_reg_t f;
} AXI_DMA_CTRL_STATUS_reg_u;

#define AXI_DMA_CTRL_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_NEXT_ID_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_NEXT_ID_reg_t f;
} AXI_DMA_CTRL_NEXT_ID_reg_u;

#define AXI_DMA_CTRL_NEXT_ID_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_DONE_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_DONE_reg_t f;
} AXI_DMA_CTRL_DONE_reg_u;

#define AXI_DMA_CTRL_DONE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_DST_ADDRESS_LO_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_DST_ADDRESS_LO_reg_t f;
} AXI_DMA_CTRL_DST_ADDRESS_LO_reg_u;

#define AXI_DMA_CTRL_DST_ADDRESS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_DST_ADDRESS_HI_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_DST_ADDRESS_HI_reg_t f;
} AXI_DMA_CTRL_DST_ADDRESS_HI_reg_u;

#define AXI_DMA_CTRL_DST_ADDRESS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_SRC_ADDRESS_LO_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_SRC_ADDRESS_LO_reg_t f;
} AXI_DMA_CTRL_SRC_ADDRESS_LO_reg_u;

#define AXI_DMA_CTRL_SRC_ADDRESS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_SRC_ADDRESS_HI_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_SRC_ADDRESS_HI_reg_t f;
} AXI_DMA_CTRL_SRC_ADDRESS_HI_reg_u;

#define AXI_DMA_CTRL_SRC_ADDRESS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_LENGTH_LO_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_LENGTH_LO_reg_t f;
} AXI_DMA_CTRL_LENGTH_LO_reg_u;

#define AXI_DMA_CTRL_LENGTH_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_LENGTH_HI_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_LENGTH_HI_reg_t f;
} AXI_DMA_CTRL_LENGTH_HI_reg_u;

#define AXI_DMA_CTRL_LENGTH_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_DST_STRIDE_LO_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_DST_STRIDE_LO_reg_t f;
} AXI_DMA_CTRL_DST_STRIDE_LO_reg_u;

#define AXI_DMA_CTRL_DST_STRIDE_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_DST_STRIDE_HI_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_DST_STRIDE_HI_reg_t f;
} AXI_DMA_CTRL_DST_STRIDE_HI_reg_u;

#define AXI_DMA_CTRL_DST_STRIDE_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_SRC_STRIDE_LO_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_SRC_STRIDE_LO_reg_t f;
} AXI_DMA_CTRL_SRC_STRIDE_LO_reg_u;

#define AXI_DMA_CTRL_SRC_STRIDE_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_SRC_STRIDE_HI_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_SRC_STRIDE_HI_reg_t f;
} AXI_DMA_CTRL_SRC_STRIDE_HI_reg_u;

#define AXI_DMA_CTRL_SRC_STRIDE_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_NUM_REPETITIONS_LO_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_NUM_REPETITIONS_LO_reg_t f;
} AXI_DMA_CTRL_NUM_REPETITIONS_LO_reg_u;

#define AXI_DMA_CTRL_NUM_REPETITIONS_LO_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} AXI_DMA_CTRL_NUM_REPETITIONS_HI_reg_t;

typedef union {
    uint32_t val;
    AXI_DMA_CTRL_NUM_REPETITIONS_HI_reg_t f;
} AXI_DMA_CTRL_NUM_REPETITIONS_HI_reg_u;

#define AXI_DMA_CTRL_NUM_REPETITIONS_HI_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t dest_addr : 64;
} AXI_ZEROER_CTRL_DEST_ADDR_reg_t;

typedef union {
    uint64_t val;
    AXI_ZEROER_CTRL_DEST_ADDR_reg_t f;
} AXI_ZEROER_CTRL_DEST_ADDR_reg_u;

#define AXI_ZEROER_CTRL_DEST_ADDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t size : 64;
} AXI_ZEROER_CTRL_SIZE_reg_t;

typedef union {
    uint64_t val;
    AXI_ZEROER_CTRL_SIZE_reg_t f;
} AXI_ZEROER_CTRL_SIZE_reg_u;

#define AXI_ZEROER_CTRL_SIZE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t int_en : 1;
    uint64_t rsvd_0 : 31;
    uint64_t status : 1;
} AXI_ZEROER_CTRL_CTRL_STATUS_reg_t;

typedef union {
    uint64_t val;
    AXI_ZEROER_CTRL_CTRL_STATUS_reg_t f;
} AXI_ZEROER_CTRL_CTRL_STATUS_reg_u;

#define AXI_ZEROER_CTRL_CTRL_STATUS_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t vendor_id : 32;
    uint64_t imp_id : 32;
} RERI_BANK_VENDOR_N_IMP_ID_R_reg_t;

typedef union {
    uint64_t val;
    RERI_BANK_VENDOR_N_IMP_ID_R_reg_t f;
} RERI_BANK_VENDOR_N_IMP_ID_R_reg_u;

#define RERI_BANK_VENDOR_N_IMP_ID_R_REG_DEFAULT (0x100000821)


typedef struct {
    uint64_t inst_id : 16;
    uint64_t n_err_recs : 6;
    uint64_t layout : 26;
    uint64_t version : 16;
} RERI_BANK_BANK_INFO_R_reg_t;

typedef union {
    uint64_t val;
    RERI_BANK_BANK_INFO_R_reg_t f;
} RERI_BANK_BANK_INFO_R_reg_u;

#define RERI_BANK_BANK_INFO_R_REG_DEFAULT (0x00100000)


typedef struct {
    uint64_t sv : 1;
    uint64_t validbitmap : 63;
} RERI_BANK_VALID_SUMMARY_R_reg_t;

typedef union {
    uint64_t val;
    RERI_BANK_VALID_SUMMARY_R_reg_t f;
} RERI_BANK_VALID_SUMMARY_R_reg_u;

#define RERI_BANK_VALID_SUMMARY_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t else_ : 1;
    uint64_t cece : 1;
    uint64_t ces : 2;
    uint64_t ueds : 2;
    uint64_t uecs : 2;
    uint64_t rsvd_0 : 24;
    uint64_t eid : 16;
    uint64_t sinv : 1;
    uint64_t srdp : 1;
    uint64_t rsvd_1 : 10;
    uint64_t custom : 4;
} ERROR_RECORD_RF_CONTROL_R_reg_t;

typedef union {
    uint64_t val;
    ERROR_RECORD_RF_CONTROL_R_reg_t f;
} ERROR_RECORD_RF_CONTROL_R_reg_u;

#define ERROR_RECORD_RF_CONTROL_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t v : 1;
    uint64_t ce : 1;
    uint64_t ued : 1;
    uint64_t uec : 1;
    uint64_t pri : 2;
    uint64_t mo : 1;
    uint64_t c : 1;
    uint64_t tt : 3;
    uint64_t iv : 1;
    uint64_t ait : 4;
    uint64_t siv : 1;
    uint64_t tsv : 1;
    uint64_t lv : 1;
    uint64_t rsvd_0 : 1;
    uint64_t scrub : 1;
    uint64_t ceco : 1;
    uint64_t rsvd_1 : 1;
    uint64_t rdip : 1;
    uint64_t ec : 8;
    uint64_t le : 4;
    uint64_t ie : 4;
    uint64_t se : 4;
    uint64_t te : 4;
    uint64_t cec : 16;
} ERROR_RECORD_RF_STATUS_R_reg_t;

typedef union {
    uint64_t val;
    ERROR_RECORD_RF_STATUS_R_reg_t f;
} ERROR_RECORD_RF_STATUS_R_reg_u;

#define ERROR_RECORD_RF_STATUS_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} ERROR_RECORD_RF_ADDR_INFO_R_reg_t;

typedef union {
    uint64_t val;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_t f;
} ERROR_RECORD_RF_ADDR_INFO_R_reg_u;

#define ERROR_RECORD_RF_ADDR_INFO_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} ERROR_RECORD_RF_INFO_R_reg_t;

typedef union {
    uint64_t val;
    ERROR_RECORD_RF_INFO_R_reg_t f;
} ERROR_RECORD_RF_INFO_R_reg_u;

#define ERROR_RECORD_RF_INFO_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} ERROR_RECORD_RF_SUPPL_INFO_R_reg_t;

typedef union {
    uint64_t val;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_t f;
} ERROR_RECORD_RF_SUPPL_INFO_R_reg_u;

#define ERROR_RECORD_RF_SUPPL_INFO_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} ERROR_RECORD_RF_TIMESTAMP_R_reg_t;

typedef union {
    uint64_t val;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_t f;
} ERROR_RECORD_RF_TIMESTAMP_R_reg_u;

#define ERROR_RECORD_RF_TIMESTAMP_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} ERROR_RECORD_RF_LOCATOR_R_reg_t;

typedef union {
    uint64_t val;
    ERROR_RECORD_RF_LOCATOR_R_reg_t f;
} ERROR_RECORD_RF_LOCATOR_R_reg_u;

#define ERROR_RECORD_RF_LOCATOR_R_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t data : 64;
} SPM_ROM_MEMORY_MEM_WORD_reg_t;

typedef union {
    uint64_t val;
    SPM_ROM_MEMORY_MEM_WORD_reg_t f;
} SPM_ROM_MEMORY_MEM_WORD_reg_u;

#define SPM_ROM_MEMORY_MEM_WORD_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t data : 64;
} SPM_MEMORY_MEM_WORD_reg_t;

typedef union {
    uint64_t val;
    SPM_MEMORY_MEM_WORD_reg_t f;
} SPM_MEMORY_MEM_WORD_reg_u;

#define SPM_MEMORY_MEM_WORD_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t dbmmode : 2;
    uint64_t dbmid : 6;
    uint64_t rsvd158 : 8;
    uint64_t muxselseg0 : 6;
    uint64_t muxselseg1 : 6;
    uint64_t muxselseg2 : 6;
    uint64_t muxselseg3 : 6;
    uint64_t muxselseg4 : 6;
    uint64_t muxselseg5 : 6;
    uint64_t muxselseg6 : 6;
    uint64_t muxselseg7 : 6;
} SMC_CLA_CDbgMuxSel_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgMuxSel_reg_t f;
} SMC_CLA_CDbgMuxSel_reg_u;

#define SMC_CLA_CDbgMuxSel_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t dfdmmrlock : 1;
    uint64_t rsvd621 : 62;
    uint64_t dfden : 1;
} SMC_CLA_CDfdCsr_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDfdCsr_reg_t f;
} SMC_CLA_CDfdCsr_reg_u;

#define SMC_CLA_CDfdCsr_REG_DEFAULT (0x00000001)


typedef struct {
    uint64_t timestamp : 64;
} SMC_CLA_Timestamp_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_Timestamp_reg_t f;
} SMC_CLA_Timestamp_reg_u;

#define SMC_CLA_Timestamp_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t timestampsync : 64;
} SMC_CLA_TimestampSync_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_TimestampSync_reg_t f;
} SMC_CLA_TimestampSync_reg_u;

#define SMC_CLA_TimestampSync_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t tssync : 1;
    uint32_t debugmarker : 8;
    uint32_t rsvd : 23;
} SMC_CLA_TimeStampConfig_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_TimeStampConfig_reg_t f;
} SMC_CLA_TimeStampConfig_reg_u;

#define SMC_CLA_TimeStampConfig_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trdstactive : 1;
    uint32_t trdstenable : 1;
    uint32_t trdstinsttracing : 1;
    uint32_t trdstempty : 1;
    uint32_t trdstinstmode : 3;
    uint32_t rsvd_0 : 2;
    uint32_t trdstcontext : 1;
    uint32_t rsvd_1 : 1;
    uint32_t trdstinsttriggerenable : 1;
    uint32_t trdstinststalloroverflow : 1;
    uint32_t trdstinststallena : 1;
    uint32_t rsvd_2 : 1;
    uint32_t trdstinhibitsrc : 1;
    uint32_t trdstsyncmode : 2;
    uint32_t rsvd_3 : 2;
    uint32_t trdstsyncmax : 4;
    uint32_t trdstformat : 3;
} SMC_CLA_Trdstcontrol_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstcontrol_reg_t f;
} SMC_CLA_Trdstcontrol_reg_u;

#define SMC_CLA_Trdstcontrol_REG_DEFAULT (0x03000068)


typedef struct {
    uint32_t trdstvermajor : 4;
    uint32_t trdstverminor : 4;
    uint32_t trdstcomptype : 4;
    uint32_t rsvd_0 : 4;
    uint32_t trdstprotocolmajor : 4;
    uint32_t trdstprotocolminor : 4;
    uint32_t trdstvendorframelength : 4;
    uint32_t trdstvendorstreamlength : 3;
} SMC_CLA_Trdstimpl_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstimpl_reg_t f;
} SMC_CLA_Trdstimpl_reg_u;

#define SMC_CLA_Trdstimpl_REG_DEFAULT (0x41010101)


typedef struct {
    uint32_t trdstinstnoaddrdiff : 1;
    uint32_t trdstinstnotrapaddr : 1;
    uint32_t rsvd_0 : 6;
    uint32_t trdstinstenrepeatedhistory : 1;
    uint32_t rsvd_1 : 7;
    uint32_t trdstsrcid : 12;
    uint32_t trdstsrcbits : 4;
} SMC_CLA_Trdstinstfeatures_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstinstfeatures_reg_t f;
} SMC_CLA_Trdstinstfeatures_reg_u;

#define SMC_CLA_Trdstinstfeatures_REG_DEFAULT (0x40000000)


typedef struct {
    uint32_t tracesourceid : 4;
    uint32_t traceframefillbyte : 8;
    uint32_t framelenghtinbytes : 4;
    uint32_t rsvd_0 : 4;
    uint32_t framemodeenable : 1;
    uint32_t frameclosuremode : 1;
} SMC_CLA_CDbgDebugTraceCfg_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_CDbgDebugTraceCfg_reg_t f;
} SMC_CLA_CDbgDebugTraceCfg_reg_u;

#define SMC_CLA_CDbgDebugTraceCfg_REG_DEFAULT (0x00302810)


typedef struct {
    uint64_t counter : 16;
    uint64_t target : 16;
    uint64_t resetontarget : 1;
    uint64_t uppercounter : 15;
    uint64_t uppertarget : 15;
    uint64_t rsvd : 1;
} SMC_CLA_CDbgClaCounter0Cfg_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaCounter0Cfg_reg_t f;
} SMC_CLA_CDbgClaCounter0Cfg_reg_u;

#define SMC_CLA_CDbgClaCounter0Cfg_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t counter : 16;
    uint64_t target : 16;
    uint64_t resetontarget : 1;
    uint64_t uppercounter : 15;
    uint64_t uppertarget : 15;
    uint64_t rsvd : 1;
} SMC_CLA_CDbgClaCounter1Cfg_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaCounter1Cfg_reg_t f;
} SMC_CLA_CDbgClaCounter1Cfg_reg_u;

#define SMC_CLA_CDbgClaCounter1Cfg_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t counter : 16;
    uint64_t target : 16;
    uint64_t resetontarget : 1;
    uint64_t uppercounter : 15;
    uint64_t uppertarget : 15;
    uint64_t rsvd : 1;
} SMC_CLA_CDbgClaCounter2Cfg_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaCounter2Cfg_reg_t f;
} SMC_CLA_CDbgClaCounter2Cfg_reg_u;

#define SMC_CLA_CDbgClaCounter2Cfg_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t counter : 16;
    uint64_t target : 16;
    uint64_t resetontarget : 1;
    uint64_t uppercounter : 15;
    uint64_t uppertarget : 15;
    uint64_t rsvd : 1;
} SMC_CLA_CDbgClaCounter3Cfg_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaCounter3Cfg_reg_t f;
} SMC_CLA_CDbgClaCounter3Cfg_reg_u;

#define SMC_CLA_CDbgClaCounter3Cfg_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode0Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode0Eap0_reg_t f;
} SMC_CLA_CDbgNode0Eap0_reg_u;

#define SMC_CLA_CDbgNode0Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode0Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode0Eap1_reg_t f;
} SMC_CLA_CDbgNode0Eap1_reg_u;

#define SMC_CLA_CDbgNode0Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode1Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode1Eap0_reg_t f;
} SMC_CLA_CDbgNode1Eap0_reg_u;

#define SMC_CLA_CDbgNode1Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode1Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode1Eap1_reg_t f;
} SMC_CLA_CDbgNode1Eap1_reg_u;

#define SMC_CLA_CDbgNode1Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode2Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode2Eap0_reg_t f;
} SMC_CLA_CDbgNode2Eap0_reg_u;

#define SMC_CLA_CDbgNode2Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode2Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode2Eap1_reg_t f;
} SMC_CLA_CDbgNode2Eap1_reg_u;

#define SMC_CLA_CDbgNode2Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode3Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode3Eap0_reg_t f;
} SMC_CLA_CDbgNode3Eap0_reg_u;

#define SMC_CLA_CDbgNode3Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t rsvd : 12;
} SMC_CLA_CDbgNode3Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode3Eap1_reg_t f;
} SMC_CLA_CDbgNode3Eap1_reg_u;

#define SMC_CLA_CDbgNode3Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMask0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMask0_reg_t f;
} SMC_CLA_CDbgSignalMask0_reg_u;

#define SMC_CLA_CDbgSignalMask0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMatch0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMatch0_reg_t f;
} SMC_CLA_CDbgSignalMatch0_reg_u;

#define SMC_CLA_CDbgSignalMatch0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMask1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMask1_reg_t f;
} SMC_CLA_CDbgSignalMask1_reg_u;

#define SMC_CLA_CDbgSignalMask1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMatch1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMatch1_reg_t f;
} SMC_CLA_CDbgSignalMatch1_reg_u;

#define SMC_CLA_CDbgSignalMatch1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t signal0select : 6;
    uint64_t posedgesignal0 : 1;
    uint64_t signal1select : 6;
    uint64_t posedgesignal1 : 1;
} SMC_CLA_CDbgSignalEdgeDetectCfg_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalEdgeDetectCfg_reg_t f;
} SMC_CLA_CDbgSignalEdgeDetectCfg_reg_u;

#define SMC_CLA_CDbgSignalEdgeDetectCfg_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t node0eap0 : 1;
    uint64_t node0eap1 : 1;
    uint64_t node1eap0 : 1;
    uint64_t node1eap1 : 1;
    uint64_t node2eap0 : 1;
    uint64_t node2eap1 : 1;
    uint64_t node3eap0 : 1;
    uint64_t node3eap1 : 1;
    uint64_t rsvd318 : 24;
    uint64_t node0eap0w2c : 1;
    uint64_t node0eap1w2c : 1;
    uint64_t node1eap0w2c : 1;
    uint64_t node1eap1w2c : 1;
    uint64_t node2eap0w2c : 1;
    uint64_t node2eap1w2c : 1;
    uint64_t node3eap0w2c : 1;
    uint64_t node3eap1w2c : 1;
} SMC_CLA_CDbgEapStatus_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgEapStatus_reg_t f;
} SMC_CLA_CDbgEapStatus_reg_u;

#define SMC_CLA_CDbgEapStatus_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t currentnode : 2;
    uint64_t rsvd_0 : 3;
    uint64_t enableeap : 1;
    uint64_t enablecla : 1;
    uint64_t clachainloopdelay : 7;
    uint64_t disableglobalclockhalt : 1;
    uint64_t disablelocalclockhalt : 1;
} SMC_CLA_CDbgClaCtrlStatus_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaCtrlStatus_reg_t f;
} SMC_CLA_CDbgClaCtrlStatus_reg_u;

#define SMC_CLA_CDbgClaCtrlStatus_REG_DEFAULT (0x00001B00)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgRsvd0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgRsvd0_reg_t f;
} SMC_CLA_CDbgRsvd0_reg_u;

#define SMC_CLA_CDbgRsvd0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgRsvd1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgRsvd1_reg_t f;
} SMC_CLA_CDbgRsvd1_reg_u;

#define SMC_CLA_CDbgRsvd1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgRsvd2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgRsvd2_reg_t f;
} SMC_CLA_CDbgRsvd2_reg_u;

#define SMC_CLA_CDbgRsvd2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgTransitionMask_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgTransitionMask_reg_t f;
} SMC_CLA_CDbgTransitionMask_reg_u;

#define SMC_CLA_CDbgTransitionMask_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgTransitionFromValue_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgTransitionFromValue_reg_t f;
} SMC_CLA_CDbgTransitionFromValue_reg_u;

#define SMC_CLA_CDbgTransitionFromValue_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgTransitionToValue_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgTransitionToValue_reg_t f;
} SMC_CLA_CDbgTransitionToValue_reg_u;

#define SMC_CLA_CDbgTransitionToValue_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgOnesCountMask_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgOnesCountMask_reg_t f;
} SMC_CLA_CDbgOnesCountMask_reg_u;

#define SMC_CLA_CDbgOnesCountMask_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgOnesCountValue_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgOnesCountValue_reg_t f;
} SMC_CLA_CDbgOnesCountValue_reg_u;

#define SMC_CLA_CDbgOnesCountValue_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t mask : 64;
} SMC_CLA_CDbgAnyChange_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgAnyChange_reg_t f;
} SMC_CLA_CDbgAnyChange_reg_u;

#define SMC_CLA_CDbgAnyChange_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode0Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode0Eap0_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode0Eap0_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode0Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode0Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode0Eap1_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode0Eap1_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode0Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode1Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode1Eap0_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode1Eap0_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode1Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode1Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode1Eap1_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode1Eap1_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode1Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode2Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode2Eap0_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode2Eap0_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode2Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode2Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode2Eap1_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode2Eap1_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode2Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode3Eap0_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode3Eap0_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode3Eap0_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode3Eap0_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode3Eap1_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode3Eap1_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode3Eap1_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode3Eap1_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t timematchval : 64;
} SMC_CLA_CDbgClaTimeMatch_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaTimeMatch_reg_t f;
} SMC_CLA_CDbgClaTimeMatch_reg_u;

#define SMC_CLA_CDbgClaTimeMatch_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMask2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMask2_reg_t f;
} SMC_CLA_CDbgSignalMask2_reg_u;

#define SMC_CLA_CDbgSignalMask2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMatch2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMatch2_reg_t f;
} SMC_CLA_CDbgSignalMatch2_reg_u;

#define SMC_CLA_CDbgSignalMatch2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMask3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMask3_reg_t f;
} SMC_CLA_CDbgSignalMask3_reg_u;

#define SMC_CLA_CDbgSignalMask3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalMatch3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalMatch3_reg_t f;
} SMC_CLA_CDbgSignalMatch3_reg_u;

#define SMC_CLA_CDbgSignalMatch3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode0Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode0Eap2_reg_t f;
} SMC_CLA_CDbgNode0Eap2_reg_u;

#define SMC_CLA_CDbgNode0Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode0Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode0Eap3_reg_t f;
} SMC_CLA_CDbgNode0Eap3_reg_u;

#define SMC_CLA_CDbgNode0Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode1Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode1Eap2_reg_t f;
} SMC_CLA_CDbgNode1Eap2_reg_u;

#define SMC_CLA_CDbgNode1Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode1Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode1Eap3_reg_t f;
} SMC_CLA_CDbgNode1Eap3_reg_u;

#define SMC_CLA_CDbgNode1Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode2Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode2Eap2_reg_t f;
} SMC_CLA_CDbgNode2Eap2_reg_u;

#define SMC_CLA_CDbgNode2Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode2Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode2Eap3_reg_t f;
} SMC_CLA_CDbgNode2Eap3_reg_u;

#define SMC_CLA_CDbgNode2Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode3Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode3Eap2_reg_t f;
} SMC_CLA_CDbgNode3Eap2_reg_u;

#define SMC_CLA_CDbgNode3Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t destnode : 2;
    uint64_t action0 : 6;
    uint64_t action1 : 6;
    uint64_t logicalop : 2;
    uint64_t eventtype0 : 6;
    uint64_t eventtype1 : 6;
    uint64_t customaction0 : 4;
    uint64_t customaction1 : 4;
    uint64_t customaction0enable : 1;
    uint64_t customaction1enable : 1;
    uint64_t eventtype2 : 6;
    uint64_t udf : 8;
    uint64_t action2 : 6;
    uint64_t action3 : 6;
} SMC_CLA_CDbgNode3Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgNode3Eap3_reg_t f;
} SMC_CLA_CDbgNode3Eap3_reg_u;

#define SMC_CLA_CDbgNode3Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode0Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode0Eap2_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode0Eap2_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode0Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode0Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode0Eap3_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode0Eap3_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode0Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode1Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode1Eap2_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode1Eap2_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode1Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode1Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode1Eap3_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode1Eap3_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode1Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode2Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode2Eap2_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode2Eap2_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode2Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode2Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode2Eap3_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode2Eap3_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode2Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode3Eap2_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode3Eap2_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode3Eap2_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode3Eap2_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 64;
} SMC_CLA_CDbgSignalSnapshotNode3Eap3_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalSnapshotNode3Eap3_reg_t f;
} SMC_CLA_CDbgSignalSnapshotNode3Eap3_reg_u;

#define SMC_CLA_CDbgSignalSnapshotNode3Eap3_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t muxselseg0 : 2;
    uint64_t muxselseg1 : 2;
    uint64_t muxselseg2 : 2;
    uint64_t muxselseg3 : 2;
    uint64_t muxselseg4 : 2;
    uint64_t muxselseg5 : 2;
    uint64_t muxselseg6 : 2;
    uint64_t muxselseg7 : 2;
    uint64_t rsvd : 48;
} SMC_CLA_CDbgSignalDelayMuxSel_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgSignalDelayMuxSel_reg_t f;
} SMC_CLA_CDbgSignalDelayMuxSel_reg_u;

#define SMC_CLA_CDbgSignalDelayMuxSel_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t timestamp : 63;
    uint64_t timesyncmodeenable : 1;
} SMC_CLA_CDbgClaTimestampsync_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaTimestampsync_reg_t f;
} SMC_CLA_CDbgClaTimestampsync_reg_u;

#define SMC_CLA_CDbgClaTimestampsync_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t xtrigger0stretch : 8;
    uint64_t xtrigger1stretch : 8;
    uint64_t rsvd : 48;
} SMC_CLA_CDbgClaXtriggerTimestretch_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CDbgClaXtriggerTimestretch_reg_t f;
} SMC_CLA_CDbgClaXtriggerTimestretch_reg_u;

#define SMC_CLA_CDbgClaXtriggerTimestretch_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t data : 64;
} SMC_CLA_CrScratchpad_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_CrScratchpad_reg_t f;
} SMC_CLA_CrScratchpad_reg_u;

#define SMC_CLA_CrScratchpad_REG_DEFAULT (0xBFBFBFBFBFBFBFBF)


typedef struct {
    uint64_t data : 64;
} SMC_CLA_Scratch_reg_t;

typedef union {
    uint64_t val;
    SMC_CLA_Scratch_reg_t f;
} SMC_CLA_Scratch_reg_u;

#define SMC_CLA_Scratch_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trfunnelactive : 1;
    uint32_t trfunnelenable : 1;
    uint32_t rsvd_0 : 1;
    uint32_t trfunnelempty : 1;
} SMC_CLA_Trfunnelcontrol_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trfunnelcontrol_reg_t f;
} SMC_CLA_Trfunnelcontrol_reg_u;

#define SMC_CLA_Trfunnelcontrol_REG_DEFAULT (0x00000008)


typedef struct {
    uint32_t trfunnelvermajor : 4;
    uint32_t trfunnelverminor : 4;
    uint32_t trfunnelcomptype : 4;
} SMC_CLA_Trfunnelimpl_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trfunnelimpl_reg_t f;
} SMC_CLA_Trfunnelimpl_reg_u;

#define SMC_CLA_Trfunnelimpl_REG_DEFAULT (0x00000801)


typedef struct {
    uint32_t trfunneldisinput : 16;
} SMC_CLA_Trfunneldisinput_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trfunneldisinput_reg_t f;
} SMC_CLA_Trfunneldisinput_reg_u;

#define SMC_CLA_Trfunneldisinput_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trramactive : 1;
    uint32_t trramenable : 1;
    uint32_t rsvd_0 : 1;
    uint32_t trramempty : 1;
    uint32_t trrammode : 1;
    uint32_t rsvd_1 : 3;
    uint32_t trramstoponwrap : 1;
} SMC_CLA_Trramcontrol_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramcontrol_reg_t f;
} SMC_CLA_Trramcontrol_reg_u;

#define SMC_CLA_Trramcontrol_REG_DEFAULT (0x00000008)


typedef struct {
    uint32_t trramvermajor : 4;
    uint32_t trramverminor : 4;
    uint32_t trramcomptype : 4;
    uint32_t trramhassram : 1;
    uint32_t trramhassmem : 1;
    uint32_t rsvd_0 : 10;
    uint32_t trramvendorframelength : 4;
} SMC_CLA_Trramimpl_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramimpl_reg_t f;
} SMC_CLA_Trramimpl_reg_u;

#define SMC_CLA_Trramimpl_REG_DEFAULT (0x01003901)


typedef struct {
    uint32_t rsvd10 : 2;
    uint32_t trramstartlow : 30;
} SMC_CLA_Trramstartlow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramstartlow_reg_t f;
} SMC_CLA_Trramstartlow_reg_u;

#define SMC_CLA_Trramstartlow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trramstarthigh : 32;
} SMC_CLA_Trramstarthigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramstarthigh_reg_t f;
} SMC_CLA_Trramstarthigh_reg_u;

#define SMC_CLA_Trramstarthigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd10 : 2;
    uint32_t trramlimitlow : 30;
} SMC_CLA_Trramlimitlow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramlimitlow_reg_t f;
} SMC_CLA_Trramlimitlow_reg_u;

#define SMC_CLA_Trramlimitlow_REG_DEFAULT (0x00008000)


typedef struct {
    uint32_t trramlimithigh : 32;
} SMC_CLA_Trramlimithigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramlimithigh_reg_t f;
} SMC_CLA_Trramlimithigh_reg_u;

#define SMC_CLA_Trramlimithigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trramwrap : 1;
    uint32_t rsvd_0 : 1;
    uint32_t trramwplow : 30;
} SMC_CLA_Trramwplow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramwplow_reg_t f;
} SMC_CLA_Trramwplow_reg_u;

#define SMC_CLA_Trramwplow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trramwphigh : 32;
} SMC_CLA_Trramwphigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramwphigh_reg_t f;
} SMC_CLA_Trramwphigh_reg_u;

#define SMC_CLA_Trramwphigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd10 : 2;
    uint32_t trramrplow : 30;
} SMC_CLA_Trramrplow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramrplow_reg_t f;
} SMC_CLA_Trramrplow_reg_u;

#define SMC_CLA_Trramrplow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trramrphigh : 32;
} SMC_CLA_Trramrphigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramrphigh_reg_t f;
} SMC_CLA_Trramrphigh_reg_u;

#define SMC_CLA_Trramrphigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trramdata : 32;
} SMC_CLA_Trramdata_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trramdata_reg_t f;
} SMC_CLA_Trramdata_reg_u;

#define SMC_CLA_Trramdata_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd10 : 2;
    uint32_t trcustomramsmemlimitlow : 30;
} SMC_CLA_Trcustomramsmemlimitlow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trcustomramsmemlimitlow_reg_t f;
} SMC_CLA_Trcustomramsmemlimitlow_reg_u;

#define SMC_CLA_Trcustomramsmemlimitlow_REG_DEFAULT (0x00004000)


typedef struct {
    uint32_t trdstramactive : 1;
    uint32_t trdstramenable : 1;
    uint32_t rsvd_0 : 1;
    uint32_t trdstramempty : 1;
    uint32_t trdstrammode : 1;
    uint32_t rsvd_1 : 3;
    uint32_t trdstramstoponwrap : 1;
} SMC_CLA_Trdstramcontrol_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramcontrol_reg_t f;
} SMC_CLA_Trdstramcontrol_reg_u;

#define SMC_CLA_Trdstramcontrol_REG_DEFAULT (0x00000008)


typedef struct {
    uint32_t trdstramvermajor : 4;
    uint32_t trdstramverminor : 4;
    uint32_t trdstramcomptype : 4;
    uint32_t trdstramhassram : 1;
    uint32_t trdstramhassmem : 1;
    uint32_t rsvd_0 : 10;
    uint32_t trdstramvendorframelength : 4;
} SMC_CLA_Trdstramimpl_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramimpl_reg_t f;
} SMC_CLA_Trdstramimpl_reg_u;

#define SMC_CLA_Trdstramimpl_REG_DEFAULT (0x01003901)


typedef struct {
    uint32_t rsvd10 : 2;
    uint32_t trdstramstartlow : 30;
} SMC_CLA_Trdstramstartlow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramstartlow_reg_t f;
} SMC_CLA_Trdstramstartlow_reg_u;

#define SMC_CLA_Trdstramstartlow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trdstramstarthigh : 32;
} SMC_CLA_Trdstramstarthigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramstarthigh_reg_t f;
} SMC_CLA_Trdstramstarthigh_reg_u;

#define SMC_CLA_Trdstramstarthigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd10 : 2;
    uint32_t trdstramlimitlow : 30;
} SMC_CLA_Trdstramlimitlow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramlimitlow_reg_t f;
} SMC_CLA_Trdstramlimitlow_reg_u;

#define SMC_CLA_Trdstramlimitlow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trdstramlimithigh : 32;
} SMC_CLA_Trdstramlimithigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramlimithigh_reg_t f;
} SMC_CLA_Trdstramlimithigh_reg_u;

#define SMC_CLA_Trdstramlimithigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trdstramwrap : 1;
    uint32_t rsvd_0 : 1;
    uint32_t trdstramwplow : 30;
} SMC_CLA_Trdstramwplow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramwplow_reg_t f;
} SMC_CLA_Trdstramwplow_reg_u;

#define SMC_CLA_Trdstramwplow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trdstramwphigh : 32;
} SMC_CLA_Trdstramwphigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramwphigh_reg_t f;
} SMC_CLA_Trdstramwphigh_reg_u;

#define SMC_CLA_Trdstramwphigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t rsvd10 : 2;
    uint32_t trdstramrplow : 30;
} SMC_CLA_Trdstramrplow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramrplow_reg_t f;
} SMC_CLA_Trdstramrplow_reg_u;

#define SMC_CLA_Trdstramrplow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trdstramrphigh : 32;
} SMC_CLA_Trdstramrphigh_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramrphigh_reg_t f;
} SMC_CLA_Trdstramrphigh_reg_u;

#define SMC_CLA_Trdstramrphigh_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t trdstramdata : 32;
} SMC_CLA_Trdstramdata_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_Trdstramdata_reg_t f;
} SMC_CLA_Trdstramdata_reg_u;

#define SMC_CLA_Trdstramdata_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t scharveststrap : 8;
    uint32_t traceenable : 1;
    uint32_t debugenable : 2;
    uint32_t rsvd1411 : 4;
    uint32_t lock : 1;
    uint32_t core0enable : 1;
    uint32_t core0vid : 3;
    uint32_t core1enable : 1;
    uint32_t core1vid : 3;
    uint32_t core2enable : 1;
    uint32_t core2vid : 3;
    uint32_t core3enable : 1;
    uint32_t core3vid : 3;
} SMC_CLA_TrClusterFuseCfgLow_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_TrClusterFuseCfgLow_reg_t f;
} SMC_CLA_TrClusterFuseCfgLow_reg_u;

#define SMC_CLA_TrClusterFuseCfgLow_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t core4enable : 1;
    uint32_t core4vid : 3;
    uint32_t core5enable : 1;
    uint32_t core5vid : 3;
    uint32_t core6enable : 1;
    uint32_t core6vid : 3;
    uint32_t core7enable : 1;
    uint32_t core7vid : 3;
    uint32_t rsvd3116 : 16;
} SMC_CLA_TrClusterFuseCfgHi_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_TrClusterFuseCfgHi_reg_t f;
} SMC_CLA_TrClusterFuseCfgHi_reg_u;

#define SMC_CLA_TrClusterFuseCfgHi_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_CLA_TrScratchLo_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_TrScratchLo_reg_t f;
} SMC_CLA_TrScratchLo_reg_u;

#define SMC_CLA_TrScratchLo_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_CLA_TrScratchHi_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_TrScratchHi_reg_t f;
} SMC_CLA_TrScratchHi_reg_u;

#define SMC_CLA_TrScratchHi_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t data : 32;
} SMC_CLA_TrScratchpadLo_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_TrScratchpadLo_reg_t f;
} SMC_CLA_TrScratchpadLo_reg_u;

#define SMC_CLA_TrScratchpadLo_REG_DEFAULT (0xEFEFEFEF)


typedef struct {
    uint32_t data : 32;
} SMC_CLA_TrScratchpadHi_reg_t;

typedef union {
    uint32_t val;
    SMC_CLA_TrScratchpadHi_reg_t f;
} SMC_CLA_TrScratchpadHi_reg_u;

#define SMC_CLA_TrScratchpadHi_REG_DEFAULT (0xEFEFEFEF)


typedef struct {
    uint64_t data : 64;
} REMAPPED_REGION_MEM_WORD_reg_t;

typedef union {
    uint64_t val;
    REMAPPED_REGION_MEM_WORD_reg_t f;
} REMAPPED_REGION_MEM_WORD_reg_u;

#define REMAPPED_REGION_MEM_WORD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t value : 3;
} PLIC_PRIORITY_reg_t;

typedef union {
    uint32_t val;
    PLIC_PRIORITY_reg_t f;
} PLIC_PRIORITY_reg_u;

#define PLIC_PRIORITY_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t value : 32;
} PLIC_PENDING_reg_t;

typedef union {
    uint32_t val;
    PLIC_PENDING_reg_t f;
} PLIC_PENDING_reg_u;

#define PLIC_PENDING_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t value : 32;
} PLIC_ENABLE_reg_t;

typedef union {
    uint32_t val;
    PLIC_ENABLE_reg_t f;
} PLIC_ENABLE_reg_u;

#define PLIC_ENABLE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t value : 3;
} PLIC_THRESHOLD_reg_t;

typedef union {
    uint32_t val;
    PLIC_THRESHOLD_reg_t f;
} PLIC_THRESHOLD_reg_u;

#define PLIC_THRESHOLD_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t value : 32;
} PLIC_CLAIM_COMPLETE_reg_t;

typedef union {
    uint32_t val;
    PLIC_CLAIM_COMPLETE_reg_t f;
} PLIC_CLAIM_COMPLETE_reg_u;

#define PLIC_CLAIM_COMPLETE_REG_DEFAULT (0x00000000)


typedef struct {
    uint32_t value : 1;
    uint32_t rsvd0 : 31;
} CLINT_MSIP_reg_t;

typedef union {
    uint32_t val;
    CLINT_MSIP_reg_t f;
} CLINT_MSIP_reg_u;

#define CLINT_MSIP_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t count : 64;
} CLINT_MTIMECMP_reg_t;

typedef union {
    uint64_t val;
    CLINT_MTIMECMP_reg_t f;
} CLINT_MTIMECMP_reg_u;

#define CLINT_MTIMECMP_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t count : 64;
} CLINT_MTIME_reg_t;

typedef union {
    uint64_t val;
    CLINT_MTIME_reg_t f;
} CLINT_MTIME_reg_u;

#define CLINT_MTIME_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t data : 3;
} BUS_ERROR_UNIT_CAUSE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_CAUSE_reg_t f;
} BUS_ERROR_UNIT_CAUSE_reg_u;

#define BUS_ERROR_UNIT_CAUSE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t value : 56;
} BUS_ERROR_UNIT_PHYS_ADDR_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_t f;
} BUS_ERROR_UNIT_PHYS_ADDR_reg_u;

#define BUS_ERROR_UNIT_PHYS_ADDR_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_ENABLE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_ENABLE_reg_t f;
} BUS_ERROR_UNIT_ENABLE_reg_u;

#define BUS_ERROR_UNIT_ENABLE_REG_DEFAULT (0x000000E6)


typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_PLIC_ENABLE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_t f;
} BUS_ERROR_UNIT_PLIC_ENABLE_reg_u;

#define BUS_ERROR_UNIT_PLIC_ENABLE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_ACCRUED_ENABLE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_ACCRUED_ENABLE_reg_t f;
} BUS_ERROR_UNIT_ACCRUED_ENABLE_reg_u;

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_REG_DEFAULT (0x00000000)


typedef struct {
    uint64_t rsvd0 : 1;
    uint64_t icache_tlbus : 1;
    uint64_t icache_correctable : 1;
    uint64_t rsvd3 : 1;
    uint64_t rsvd4 : 1;
    uint64_t dcache_tlbus : 1;
    uint64_t dcache_correctable : 1;
    uint64_t dcache_uncorrectable : 1;
} BUS_ERROR_UNIT_LOCAL_ENABLE_reg_t;

typedef union {
    uint64_t val;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_t f;
} BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u;

#define BUS_ERROR_UNIT_LOCAL_ENABLE_REG_DEFAULT (0x00000000)


typedef struct {
    WDT_CTRL_reg_u smc_cluster_core0_wdt_ctrl;
    WDT_COUNT_reg_u smc_cluster_core0_wdt_count;
    WDT_SCALED_COUNT_reg_u smc_cluster_core0_wdt_scaled_count;
    WDT_FEED_reg_u smc_cluster_core0_wdt_feed;
    WDT_KEY_reg_u smc_cluster_core0_wdt_key;
    WDT_CMP_reg_u smc_cluster_core0_wdt_cmp;
    WDT_CTRL_reg_u smc_cluster_core1_wdt_ctrl;
    WDT_COUNT_reg_u smc_cluster_core1_wdt_count;
    WDT_SCALED_COUNT_reg_u smc_cluster_core1_wdt_scaled_count;
    WDT_FEED_reg_u smc_cluster_core1_wdt_feed;
    WDT_KEY_reg_u smc_cluster_core1_wdt_key;
    WDT_CMP_reg_u smc_cluster_core1_wdt_cmp;
    WDT_CTRL_reg_u smc_cluster_core2_wdt_ctrl;
    WDT_COUNT_reg_u smc_cluster_core2_wdt_count;
    WDT_SCALED_COUNT_reg_u smc_cluster_core2_wdt_scaled_count;
    WDT_FEED_reg_u smc_cluster_core2_wdt_feed;
    WDT_KEY_reg_u smc_cluster_core2_wdt_key;
    WDT_CMP_reg_u smc_cluster_core2_wdt_cmp;
    WDT_CTRL_reg_u smc_cluster_core3_wdt_ctrl;
    WDT_COUNT_reg_u smc_cluster_core3_wdt_count;
    WDT_SCALED_COUNT_reg_u smc_cluster_core3_wdt_scaled_count;
    WDT_FEED_reg_u smc_cluster_core3_wdt_feed;
    WDT_KEY_reg_u smc_cluster_core3_wdt_key;
    WDT_CMP_reg_u smc_cluster_core3_wdt_cmp;
    DEBUG_MODULE_ABSTRACTDATA_reg_u debug_unit_abstractdata[12];
    DEBUG_MODULE_DMCONTROL_reg_u debug_unit_dmcontrol;
    DEBUG_MODULE_DMSTATUS_reg_u debug_unit_dmstatus;
    DEBUG_MODULE_HARTINFO_reg_u debug_unit_hartinfo;
    DEBUG_MODULE_HALTSUM1_reg_u debug_unit_haltsum1;
    DEBUG_MODULE_HAWINDOWSEL_reg_u debug_unit_hawindowsel;
    DEBUG_MODULE_HAWINDOW_reg_u debug_unit_hawindow;
    DEBUG_MODULE_ABSTRACTCS_reg_u debug_unit_abstractcs;
    DEBUG_MODULE_COMMAND_reg_u debug_unit_command;
    DEBUG_MODULE_ABSTRACTAUTO_reg_u debug_unit_abstractauto;
    DEBUG_MODULE_CONFSTRPTR_reg_u debug_unit_confstrptr[3];
    DEBUG_MODULE_NEXTDM_reg_u debug_unit_nextdm;
    DEBUG_MODULE_PROGBUF_reg_u debug_unit_progbuf[16];
    DEBUG_MODULE_AUTHDATA_reg_u debug_unit_authdata;
    DEBUG_MODULE_HALTSUM2_reg_u debug_unit_haltsum2;
    DEBUG_MODULE_HALTSUM3_reg_u debug_unit_haltsum3;
    DEBUG_MODULE_SBADDRESS3_reg_u debug_unit_sbaddress3;
    DEBUG_MODULE_SBCS_reg_u debug_unit_sbcs;
    DEBUG_MODULE_SBADDRESS0_reg_u debug_unit_sbaddress0;
    DEBUG_MODULE_SBADDRESS1_reg_u debug_unit_sbaddress1;
    DEBUG_MODULE_SBADDRESS2_reg_u debug_unit_sbaddress2;
    DEBUG_MODULE_SBDATA0_reg_u debug_unit_sbdata0;
    DEBUG_MODULE_SBDATA1_reg_u debug_unit_sbdata1;
    DEBUG_MODULE_SBDATA2_reg_u debug_unit_sbdata2;
    DEBUG_MODULE_SBDATA3_reg_u debug_unit_sbdata3;
    DEBUG_MODULE_HALTSUM0_reg_u debug_unit_haltsum0;
    SMC_WRAP_RESET_UNIT_MASTER_VERSION_LO_reg_u reset_unit_version_lo;
    SMC_WRAP_RESET_UNIT_MASTER_VERSION_HI_reg_u reset_unit_version_hi;
    SMC_WRAP_RESET_UNIT_MASTER_CHIP_ID_reg_u reset_unit_chip_id;
    SMC_WRAP_RESET_UNIT_MASTER_LC_STATE_reg_u reset_unit_lc_state;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_reg_u reset_unit_ss_config;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_LOCK_reg_u reset_unit_ss_config_lock;
    SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_reg_u reset_unit_ndm_reset;
    SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_N_reg_u reset_unit_ss_cold_reset_n;
    SMC_WRAP_RESET_UNIT_MASTER_SS_WARM_RESET_N_reg_u reset_unit_ss_warm_reset_n;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_HOLD_reg_u reset_unit_ss_config_hold;
    SMC_WRAP_RESET_UNIT_MASTER_SS_SRAM_HOLD_reg_u reset_unit_ss_sram_hold;
    SMC_WRAP_RESET_UNIT_MASTER_SS_CRITICAL_HOLD_reg_u reset_unit_ss_critical_hold;
    SMC_WRAP_RESET_UNIT_MASTER_SS_DEBUG_HOLD_reg_u reset_unit_ss_debug_hold;
    SMC_WRAP_RESET_UNIT_MASTER_SS_RESET_COMPLETE_reg_u reset_unit_ss_reset_complete;
    SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_LOCK_reg_u reset_unit_ss_cold_reset_lock;
    SMC_WRAP_RESET_UNIT_MASTER_SS_FORCE_TO_REF_CLK_reg_u reset_unit_ss_force_to_ref_clk;
    SMC_WRAP_RESET_UNIT_MASTER_STRAPS_LO_reg_u reset_unit_straps_lo;
    SMC_WRAP_RESET_UNIT_MASTER_STRAPS_HI_reg_u reset_unit_straps_hi;
    SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_reg_u reset_unit_peripheral_resets;
    SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_reg_u reset_unit_ras_bank_info;
    SMC_WRAP_RESET_UNIT_MASTER_SYNC_REG_reg_u reset_unit_sync_reg;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_REG_reg_u reset_unit_isolate_req_reg;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_PINEN_REG_reg_u reset_unit_isolate_req_pinen_reg;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMC_REG_reg_u reset_unit_isolate_req_smc_reg;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMCEN_REG_reg_u reset_unit_isolate_req_smcen_reg;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_reg_u reset_unit_isolate_req_vis;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_COUNTER_VALUE_reg_u reset_unit_isolate_req_flr_counter_value;
    SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_reg_u reset_unit_isolate_req_flr_reset_counter_value;
    SMC_WRAP_RESET_UNIT_MASTER_D2D_FORCE_STALL_reg_u reset_unit_d2d_force_stall;
    SMC_WRAP_SCRATCH_SCRATCH_reg_u smc_wrap_scratch_cold_scratch[8];
    SMC_WRAP_SCRATCH_SCRATCH_reg_u smc_wrap_scratch_cold_wdt_scratch[8];
    SMC_PLL_CNTL_CGM_STATUS_reg_u smc_pll_cntl_cgm_0_status;
    SMC_PLL_CNTL_CGM_STATUS_reg_u smc_pll_cntl_cgm_1_status;
    SMC_PLL_CNTL_AWM_CTRL_reg_u smc_pll_cntl_awm_0_ctrl;
    SMC_PLL_CNTL_AWM_STATUS_reg_u smc_pll_cntl_awm_0_status;
    SMC_PLL_CNTL_AWM_CTRL_reg_u smc_pll_cntl_awm_1_ctrl;
    SMC_PLL_CNTL_AWM_STATUS_reg_u smc_pll_cntl_awm_1_status;
    SMC_PLL_CNTL_AG_MUX_SELECT_reg_u smc_pll_cntl_ag_mux_select;
    SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_reg_u smc_pll_cntl_gpio_clk_obs_ctrl;
    SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_reg_u smc_pll_cntl_clock_counter_ctrl;
    SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_reg_u smc_pll_cntl_clock_counter_status;
    SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_reg_u smc_pll_cntl_ref_clk_count_period_lo;
    SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_reg_u smc_pll_cntl_ref_clk_count_period_hi;
    SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_u smc_pll_cntl_cgm_0_clock_0_count_lo;
    SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_u smc_pll_cntl_cgm_0_clock_0_count_hi;
    SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_u smc_pll_cntl_cgm_1_clock_0_count_lo;
    SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_u smc_pll_cntl_cgm_1_clock_0_count_hi;
    SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_u smc_pll_cntl_awm_0_clock_0_count_lo;
    SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_u smc_pll_cntl_awm_0_clock_0_count_hi;
    SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_u smc_pll_cntl_awm_0_clock_2_count_lo;
    SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_u smc_pll_cntl_awm_0_clock_2_count_hi;
    SMC_PLL_CNTL_CLOCK_COUNTER_LO_reg_u smc_pll_cntl_awm_1_clock_0_count_lo;
    SMC_PLL_CNTL_CLOCK_COUNTER_HI_reg_u smc_pll_cntl_awm_1_clock_0_count_hi;
    CGM_ENABLES_reg_u cgm_0_enables;
    CGM_FCW_INT_reg_u cgm_0_fcw_int;
    CGM_FCW_FRAC_reg_u cgm_0_fcw_frac;
    CGM_PREDIV_reg_u cgm_0_prediv;
    CGM_POSTDIV_ARRAY_0_reg_u cgm_0_postdiv_array_0;
    CGM_POSTDIV_CONFIG_reg_u cgm_0_postdiv_config;
    CGM_LOCK_CONFIG_reg_u cgm_0_lock_config;
    CGM_REG_UPDATE_reg_u cgm_0_reg_update;
    CGM_OPEN_LOOP_reg_u cgm_0_open_loop;
    CGM_LOCK_MONITOR_reg_u cgm_0_lock_monitor;
    CGM_SAMPLE_STROBE_reg_u cgm_0_sample_strobe;
    CGM_DM0_READ_reg_u cgm_0_dm0_read;
    CGM_DM1_READ_reg_u cgm_0_dm1_read;
    CGM_CGM_STATUS_reg_u cgm_0_cgm_status;
    CGM_DM2_READ_reg_u cgm_0_dm2_read;
    CGM_DM3_READ_reg_u cgm_0_dm3_read;
    CGM_DCO_CODE_INST_READ_reg_u cgm_0_dco_code_inst_read;
    CGM_MONITOR_CONFIG_reg_u cgm_0_monitor_config;
    CGM_FREQ_MONITOR_CONFIG_reg_u cgm_0_freq_monitor_config;
    CGM_FREQ_MONITOR_COUNT_reg_u cgm_0_freq_monitor_count;
    CGM_DM0_CONFIG_reg_u cgm_0_dm0_config;
    CGM_FCW_INC_reg_u cgm_0_fcw_inc;
    CGM_SSC_HALF_PERIOD_reg_u cgm_0_ssc_half_period;
    CGM_ENABLES_reg_u cgm_1_enables;
    CGM_FCW_INT_reg_u cgm_1_fcw_int;
    CGM_FCW_FRAC_reg_u cgm_1_fcw_frac;
    CGM_PREDIV_reg_u cgm_1_prediv;
    CGM_POSTDIV_ARRAY_0_reg_u cgm_1_postdiv_array_0;
    CGM_POSTDIV_CONFIG_reg_u cgm_1_postdiv_config;
    CGM_LOCK_CONFIG_reg_u cgm_1_lock_config;
    CGM_REG_UPDATE_reg_u cgm_1_reg_update;
    CGM_OPEN_LOOP_reg_u cgm_1_open_loop;
    CGM_LOCK_MONITOR_reg_u cgm_1_lock_monitor;
    CGM_SAMPLE_STROBE_reg_u cgm_1_sample_strobe;
    CGM_DM0_READ_reg_u cgm_1_dm0_read;
    CGM_DM1_READ_reg_u cgm_1_dm1_read;
    CGM_CGM_STATUS_reg_u cgm_1_cgm_status;
    CGM_DM2_READ_reg_u cgm_1_dm2_read;
    CGM_DM3_READ_reg_u cgm_1_dm3_read;
    CGM_DCO_CODE_INST_READ_reg_u cgm_1_dco_code_inst_read;
    CGM_MONITOR_CONFIG_reg_u cgm_1_monitor_config;
    CGM_FREQ_MONITOR_CONFIG_reg_u cgm_1_freq_monitor_config;
    CGM_FREQ_MONITOR_COUNT_reg_u cgm_1_freq_monitor_count;
    CGM_DM0_CONFIG_reg_u cgm_1_dm0_config;
    CGM_FCW_INC_reg_u cgm_1_fcw_inc;
    CGM_SSC_HALF_PERIOD_reg_u cgm_1_ssc_half_period;
    GLOBAL_RESOURCE_CONFIGURATION_ENABLES_reg_u global_a_resource_configuration_enables;
    GLOBAL_DYNAMIC_SCHEME_0_reg_u global_a_dynamic_scheme_0;
    GLOBAL_DYNAMIC_SCHEME_1_reg_u global_a_dynamic_scheme_1;
    GLOBAL_DYNAMIC_SCHEME_2_reg_u global_a_dynamic_scheme_2;
    GLOBAL_DYNAMIC_SCHEME_3_reg_u global_a_dynamic_scheme_3;
    GLOBAL_DYNAMIC_SCHEME_4_reg_u global_a_dynamic_scheme_4;
    GLOBAL_DYNAMIC_SCHEME_5_reg_u global_a_dynamic_scheme_5;
    GLOBAL_FCW_INT_BOUND_reg_u global_a_fcw_int_bound;
    GLOBAL_FCW_FRAC_UPPERBOUND_reg_u global_a_fcw_frac_upperbound;
    GLOBAL_FCW_FRAC_LOWERBOUND_reg_u global_a_fcw_frac_lowerbound;
    GLOBAL_REG_UPDATE_reg_u global_a_reg_update;
    GLOBAL_MEAS_CONFIG_reg_u global_a_meas_config;
    GLOBAL_MEAS_DURATION0_reg_u global_a_meas_duration0;
    GLOBAL_MEAS_DURATION1_reg_u global_a_meas_duration1;
    GLOBAL_MEAS_STATUS_reg_u global_a_meas_status;
    GLOBAL_EXT_FREQ_reg_u global_a_ext_freq;
    GLOBAL_EXT_REF_reg_u global_a_ext_ref;
    GLOBAL_EXT_DROOP_DUR0_reg_u global_a_ext_droop_dur0;
    GLOBAL_EXT_DROOP_DUR1_reg_u global_a_ext_droop_dur1;
    GLOBAL_EXT_DROOP_DUR2_reg_u global_a_ext_droop_dur2;
    GLOBAL_EXT_DROOP_DUR3_reg_u global_a_ext_droop_dur3;
    GLOBAL_EXT_DROOP_TRAN01_reg_u global_a_ext_droop_tran01;
    GLOBAL_EXT_DROOP_TRAN23_reg_u global_a_ext_droop_tran23;
    GLOBAL_EXT_FLOOR_LOOPS_reg_u global_a_ext_floor_loops;
    GLOBAL_EXT_FLOOR1_DURATION0_reg_u global_a_ext_floor1_duration0;
    GLOBAL_EXT_FLOOR2_DURATION0_reg_u global_a_ext_floor2_duration0;
    GLOBAL_EXT_FLOOR3_DURATION0_reg_u global_a_ext_floor3_duration0;
    GLOBAL_EXT_FLOOR1_DURATION1_reg_u global_a_ext_floor1_duration1;
    GLOBAL_EXT_FLOOR2_DURATION1_reg_u global_a_ext_floor2_duration1;
    GLOBAL_EXT_FLOOR3_DURATION1_reg_u global_a_ext_floor3_duration1;
    GLOBAL_EXT_FLOOR1_DURATION2_reg_u global_a_ext_floor1_duration2;
    GLOBAL_EXT_FLOOR2_DURATION2_reg_u global_a_ext_floor2_duration2;
    GLOBAL_EXT_FLOOR3_DURATION2_reg_u global_a_ext_floor3_duration2;
    GLOBAL_EXT_SAFETY_DURATION0_reg_u global_a_ext_safety_duration0;
    GLOBAL_EXT_SAFETY_DURATION1_reg_u global_a_ext_safety_duration1;
    GLOBAL_EXT_SAFETY_DURATION2_reg_u global_a_ext_safety_duration2;
    GLOBAL_LOCK_STATUS_reg_u global_a_lock_status;
    GLOBAL_LOCK_MONITOR_0_reg_u global_a_lock_monitor_0;
    GLOBAL_LOCK_MONITOR_1_reg_u global_a_lock_monitor_1;
    GLOBAL_LOCK_MONITOR_2_reg_u global_a_lock_monitor_2;
    GLOBAL_DROOP_PAUSE_reg_u global_a_droop_pause;
    FREQUENCY0_FCW_INT0_reg_u frequency0_a_fcw_int0;
    FREQUENCY0_FCW_INT1_reg_u frequency0_a_fcw_int1;
    FREQUENCY0_FCW_FRAC_reg_u frequency0_a_fcw_frac;
    FREQUENCY0_FCW_FRAC1_reg_u frequency0_a_fcw_frac1;
    FREQUENCY0_FCW_FRAC2_reg_u frequency0_a_fcw_frac2;
    FREQUENCY0_FCW_FRAC3_reg_u frequency0_a_fcw_frac3;
    FREQUENCY0_PREDIV_reg_u frequency0_a_prediv;
    FREQUENCY0_FREQ_ACQ_ENABLES_reg_u frequency0_a_freq_acq_enables;
    FREQUENCY1_FCW_INT0_reg_u frequency1_a_fcw_int0;
    FREQUENCY1_FCW_INT1_reg_u frequency1_a_fcw_int1;
    FREQUENCY1_FCW_FRAC_reg_u frequency1_a_fcw_frac;
    FREQUENCY1_FCW_FRAC1_reg_u frequency1_a_fcw_frac1;
    FREQUENCY1_FCW_FRAC2_reg_u frequency1_a_fcw_frac2;
    FREQUENCY1_FCW_FRAC3_reg_u frequency1_a_fcw_frac3;
    FREQUENCY1_PREDIV_reg_u frequency1_a_prediv;
    FREQUENCY1_FREQ_ACQ_ENABLES_reg_u frequency1_a_freq_acq_enables;
    FREQUENCY2_FCW_INT0_reg_u frequency2_a_fcw_int0;
    FREQUENCY2_FCW_INT1_reg_u frequency2_a_fcw_int1;
    FREQUENCY2_FCW_FRAC_reg_u frequency2_a_fcw_frac;
    FREQUENCY2_FCW_FRAC1_reg_u frequency2_a_fcw_frac1;
    FREQUENCY2_FCW_FRAC2_reg_u frequency2_a_fcw_frac2;
    FREQUENCY2_FCW_FRAC3_reg_u frequency2_a_fcw_frac3;
    FREQUENCY2_PREDIV_reg_u frequency2_a_prediv;
    FREQUENCY2_FREQ_ACQ_ENABLES_reg_u frequency2_a_freq_acq_enables;
    FREQUENCY3_FCW_INT0_reg_u frequency3_a_fcw_int0;
    FREQUENCY3_FCW_INT1_reg_u frequency3_a_fcw_int1;
    FREQUENCY3_FCW_FRAC_reg_u frequency3_a_fcw_frac;
    FREQUENCY3_FCW_FRAC1_reg_u frequency3_a_fcw_frac1;
    FREQUENCY3_FCW_FRAC2_reg_u frequency3_a_fcw_frac2;
    FREQUENCY3_FCW_FRAC3_reg_u frequency3_a_fcw_frac3;
    FREQUENCY3_PREDIV_reg_u frequency3_a_prediv;
    FREQUENCY3_FREQ_ACQ_ENABLES_reg_u frequency3_a_freq_acq_enables;
    FREQUENCY4_FCW_INT0_reg_u frequency4_a_fcw_int0;
    FREQUENCY4_FCW_INT1_reg_u frequency4_a_fcw_int1;
    FREQUENCY4_FCW_FRAC_reg_u frequency4_a_fcw_frac;
    FREQUENCY4_FCW_FRAC1_reg_u frequency4_a_fcw_frac1;
    FREQUENCY4_FCW_FRAC2_reg_u frequency4_a_fcw_frac2;
    FREQUENCY4_FCW_FRAC3_reg_u frequency4_a_fcw_frac3;
    FREQUENCY4_PREDIV_reg_u frequency4_a_prediv;
    FREQUENCY4_FREQ_ACQ_ENABLES_reg_u frequency4_a_freq_acq_enables;
    FREQUENCY5_FCW_INT0_reg_u frequency5_a_fcw_int0;
    FREQUENCY5_FCW_INT1_reg_u frequency5_a_fcw_int1;
    FREQUENCY5_FCW_FRAC_reg_u frequency5_a_fcw_frac;
    FREQUENCY5_FCW_FRAC1_reg_u frequency5_a_fcw_frac1;
    FREQUENCY5_FCW_FRAC2_reg_u frequency5_a_fcw_frac2;
    FREQUENCY5_FCW_FRAC3_reg_u frequency5_a_fcw_frac3;
    FREQUENCY5_PREDIV_reg_u frequency5_a_prediv;
    FREQUENCY5_FREQ_ACQ_ENABLES_reg_u frequency5_a_freq_acq_enables;
    CGM0_ENABLES_reg_u cgm0_a_enables;
    CGM0_OPEN_LOOP_reg_u cgm0_a_open_loop;
    CGM0_DM0_READ_reg_u cgm0_a_dm0_read;
    CGM0_DM1_READ_reg_u cgm0_a_dm1_read;
    CGM0_DM2_READ_reg_u cgm0_a_dm2_read;
    CGM0_DM3_READ_reg_u cgm0_a_dm3_read;
    CGM0_CGM_STATUS_reg_u cgm0_a_cgm_status;
    CGM0_DM0_CONFIG_reg_u cgm0_a_dm0_config;
    CGM0_FREQ_MONITOR_CONFIG_reg_u cgm0_a_freq_monitor_config;
    CGM0_FREQ_MONITOR_COUNT_reg_u cgm0_a_freq_monitor_count;
    CGM0_DCO_CODE_INST_READ_reg_u cgm0_a_dco_code_inst_read;
    CGM1_ENABLES_reg_u cgm1_a_enables;
    CGM1_OPEN_LOOP_reg_u cgm1_a_open_loop;
    CGM1_DM0_READ_reg_u cgm1_a_dm0_read;
    CGM1_DM1_READ_reg_u cgm1_a_dm1_read;
    CGM1_DM2_READ_reg_u cgm1_a_dm2_read;
    CGM1_DM3_READ_reg_u cgm1_a_dm3_read;
    CGM1_CGM_STATUS_reg_u cgm1_a_cgm_status;
    CGM1_DM0_CONFIG_reg_u cgm1_a_dm0_config;
    CGM1_FREQ_MONITOR_CONFIG_reg_u cgm1_a_freq_monitor_config;
    CGM1_FREQ_MONITOR_COUNT_reg_u cgm1_a_freq_monitor_count;
    CGM1_DCO_CODE_INST_READ_reg_u cgm1_a_dco_code_inst_read;
    CGM2_ENABLES_reg_u cgm2_a_enables;
    CGM2_OPEN_LOOP_reg_u cgm2_a_open_loop;
    CGM2_DM0_READ_reg_u cgm2_a_dm0_read;
    CGM2_DM1_READ_reg_u cgm2_a_dm1_read;
    CGM2_DM2_READ_reg_u cgm2_a_dm2_read;
    CGM2_DM3_READ_reg_u cgm2_a_dm3_read;
    CGM2_CGM_STATUS_reg_u cgm2_a_cgm_status;
    CGM2_DM0_CONFIG_reg_u cgm2_a_dm0_config;
    CGM2_FREQ_MONITOR_CONFIG_reg_u cgm2_a_freq_monitor_config;
    CGM2_FREQ_MONITOR_COUNT_reg_u cgm2_a_freq_monitor_count;
    CGM2_DCO_CODE_INST_READ_reg_u cgm2_a_dco_code_inst_read;
    GPIO_CTRL_CONTROL_reg_u gpio_0__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_0__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_1__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_1__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_2__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_2__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_3__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_3__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_4__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_4__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_5__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_5__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_6__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_6__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_7__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_7__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_8__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_8__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_9__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_9__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_10__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_10__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_11__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_11__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_12__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_12__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_13__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_13__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_14__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_14__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_15__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_15__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_16__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_16__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_17__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_17__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_18__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_18__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_19__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_19__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_20__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_20__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_21__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_21__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_22__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_22__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_23__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_23__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_24__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_24__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_25__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_25__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_26__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_26__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_27__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_27__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_28__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_28__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_29__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_29__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_30__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_30__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_31__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_31__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_32__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_32__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_33__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_33__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_34__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_34__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_35__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_35__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_36__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_36__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_37__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_37__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_38__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_38__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_39__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_39__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_40__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_40__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_41__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_41__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_42__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_42__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_43__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_43__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_44__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_44__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_45__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_45__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_46__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_46__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_47__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_47__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_48__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_48__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_49__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_49__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_50__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_50__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_51__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_51__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_52__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_52__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_53__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_53__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_54__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_54__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_55__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_55__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_56__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_56__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_57__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_57__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_58__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_58__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_59__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_59__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_60__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_60__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_61__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_61__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_62__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_62__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_63__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_63__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_64__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_64__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_65__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_65__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_66__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_66__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_67__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_67__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_68__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_68__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_69__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_69__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_70__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_70__access_filter;
    GPIO_CTRL_CONTROL_reg_u gpio_71__control;
    GPIO_CTRL_ACCESS_FILTER_reg_u gpio_71__access_filter;
    GPIO_POC_PBIAS_CTRL_CONTROL_reg_u gpio_poc_pbias_ctrl_sys_control;
    GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_reg_u gpio_poc_pbias_ctrl_sys_access_filter;
    GPIO_POC_PBIAS_CTRL_CONTROL_reg_u gpio_poc_pbias_ctrl_soc_control;
    GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_reg_u gpio_poc_pbias_ctrl_soc_access_filter;
    GPIO_RESTRICTED_RESTRICTED_reg_u gpio_restricted_restricted[31];
    CDNSI3C_REG_DEV_ID_reg_u cdnsi3c_reg_a_dev_id;
    CDNSI3C_REG_CONF_STATUS0_reg_u cdnsi3c_reg_a_conf_status0;
    CDNSI3C_REG_CONF_STATUS1_reg_u cdnsi3c_reg_a_conf_status1;
    CDNSI3C_REG_REV_ID_reg_u cdnsi3c_reg_a_rev_id;
    CDNSI3C_REG_CTRL_reg_u cdnsi3c_reg_a_ctrl;
    CDNSI3C_REG_PRESCL_CTRL0_reg_u cdnsi3c_reg_a_prescl_ctrl0;
    CDNSI3C_REG_PRESCL_CTRL1_reg_u cdnsi3c_reg_a_prescl_ctrl1;
    CDNSI3C_REG_SLV_STATUS4_reg_u cdnsi3c_reg_a_slv_status4;
    CDNSI3C_REG_MST_IER_reg_u cdnsi3c_reg_a_mst_ier;
    CDNSI3C_REG_MST_IDR_reg_u cdnsi3c_reg_a_mst_idr;
    CDNSI3C_REG_MST_IMR_reg_u cdnsi3c_reg_a_mst_imr;
    CDNSI3C_REG_MST_ICR_reg_u cdnsi3c_reg_a_mst_icr;
    CDNSI3C_REG_MST_ISR_reg_u cdnsi3c_reg_a_mst_isr;
    CDNSI3C_REG_MST_STATUS0_reg_u cdnsi3c_reg_a_mst_status0;
    CDNSI3C_REG_CMDR_reg_u cdnsi3c_reg_a_cmdr;
    CDNSI3C_REG_IBIR_reg_u cdnsi3c_reg_a_ibir;
    CDNSI3C_REG_SLV_IER_reg_u cdnsi3c_reg_a_slv_ier;
    CDNSI3C_REG_SLV_IDR_reg_u cdnsi3c_reg_a_slv_idr;
    CDNSI3C_REG_SLV_IMR_reg_u cdnsi3c_reg_a_slv_imr;
    CDNSI3C_REG_SLV_ICR_reg_u cdnsi3c_reg_a_slv_icr;
    CDNSI3C_REG_SLV_ISR_reg_u cdnsi3c_reg_a_slv_isr;
    CDNSI3C_REG_SLV_STATUS0_reg_u cdnsi3c_reg_a_slv_status0;
    CDNSI3C_REG_SLV_STATUS1_reg_u cdnsi3c_reg_a_slv_status1;
    CDNSI3C_REG_SLV_IBI_CTRL_reg_u cdnsi3c_reg_a_slv_ibi_ctrl;
    CDNSI3C_REG_CMD0_FIFO_reg_u cdnsi3c_reg_a_cmd0_fifo;
    CDNSI3C_REG_CMD1_FIFO_reg_u cdnsi3c_reg_a_cmd1_fifo;
    CDNSI3C_REG_TX_FIFO_reg_u cdnsi3c_reg_a_tx_fifo;
    CDNSI3C_REG_TX_FIFO_STATUS_reg_u cdnsi3c_reg_a_tx_fifo_status;
    CDNSI3C_REG_IMD_CMD0_reg_u cdnsi3c_reg_a_imd_cmd0;
    CDNSI3C_REG_IMD_CMD1_reg_u cdnsi3c_reg_a_imd_cmd1;
    CDNSI3C_REG_IMD_DATA_reg_u cdnsi3c_reg_a_imd_data;
    CDNSI3C_REG_RX_FIFO_STATUS_reg_u cdnsi3c_reg_a_rx_fifo_status;
    CDNSI3C_REG_RX_FIFO_reg_u cdnsi3c_reg_a_rx_fifo;
    CDNSI3C_REG_IBI_DATA_FIFO_reg_u cdnsi3c_reg_a_ibi_data_fifo;
    CDNSI3C_REG_SLV_DDR_TX_FIFO_reg_u cdnsi3c_reg_a_slv_ddr_tx_fifo;
    CDNSI3C_REG_SLV_DDR_RX_FIFO_reg_u cdnsi3c_reg_a_slv_ddr_rx_fifo;
    CDNSI3C_REG_CMD_IBI_THR_CTRL_reg_u cdnsi3c_reg_a_cmd_ibi_thr_ctrl;
    CDNSI3C_REG_TX_RX_THR_CTRL_reg_u cdnsi3c_reg_a_tx_rx_thr_ctrl;
    CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_reg_u cdnsi3c_reg_a_slv_ddr_tx_rx_thr_ctrl;
    CDNSI3C_REG_FLUSH_CTRL_reg_u cdnsi3c_reg_a_flush_ctrl;
    CDNSI3C_REG_SLV_CTRL_reg_u cdnsi3c_reg_a_slv_ctrl;
    CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_reg_u cdnsi3c_reg_a_slv_protocol_error_type;
    CDNSI3C_REG_SLV_STATUS2_reg_u cdnsi3c_reg_a_slv_status2;
    CDNSI3C_REG_SLV_STATUS3_reg_u cdnsi3c_reg_a_slv_status3;
    CDNSI3C_REG_DEVS_CTRL_reg_u cdnsi3c_reg_a_devs_ctrl;
    CDNSI3C_REG_DEV_ID0_RR0_reg_u cdnsi3c_reg_a_dev_id0_rr0;
    CDNSI3C_REG_DEV_ID0_RR1_reg_u cdnsi3c_reg_a_dev_id0_rr1;
    CDNSI3C_REG_DEV_ID0_RR2_reg_u cdnsi3c_reg_a_dev_id0_rr2;
    CDNSI3C_REG_DEV_ID1_RR0_reg_u cdnsi3c_reg_a_dev_id1_rr0;
    CDNSI3C_REG_DEV_ID1_RR1_reg_u cdnsi3c_reg_a_dev_id1_rr1;
    CDNSI3C_REG_DEV_ID1_RR2_reg_u cdnsi3c_reg_a_dev_id1_rr2;
    CDNSI3C_REG_DEV_ID2_RR0_reg_u cdnsi3c_reg_a_dev_id2_rr0;
    CDNSI3C_REG_DEV_ID2_RR1_reg_u cdnsi3c_reg_a_dev_id2_rr1;
    CDNSI3C_REG_DEV_ID2_RR2_reg_u cdnsi3c_reg_a_dev_id2_rr2;
    CDNSI3C_REG_DEV_ID3_RR0_reg_u cdnsi3c_reg_a_dev_id3_rr0;
    CDNSI3C_REG_DEV_ID3_RR1_reg_u cdnsi3c_reg_a_dev_id3_rr1;
    CDNSI3C_REG_DEV_ID3_RR2_reg_u cdnsi3c_reg_a_dev_id3_rr2;
    CDNSI3C_REG_DEV_ID4_RR0_reg_u cdnsi3c_reg_a_dev_id4_rr0;
    CDNSI3C_REG_DEV_ID4_RR1_reg_u cdnsi3c_reg_a_dev_id4_rr1;
    CDNSI3C_REG_DEV_ID4_RR2_reg_u cdnsi3c_reg_a_dev_id4_rr2;
    CDNSI3C_REG_DEV_ID5_RR0_reg_u cdnsi3c_reg_a_dev_id5_rr0;
    CDNSI3C_REG_DEV_ID5_RR1_reg_u cdnsi3c_reg_a_dev_id5_rr1;
    CDNSI3C_REG_DEV_ID5_RR2_reg_u cdnsi3c_reg_a_dev_id5_rr2;
    CDNSI3C_REG_DEV_ID6_RR0_reg_u cdnsi3c_reg_a_dev_id6_rr0;
    CDNSI3C_REG_DEV_ID6_RR1_reg_u cdnsi3c_reg_a_dev_id6_rr1;
    CDNSI3C_REG_DEV_ID6_RR2_reg_u cdnsi3c_reg_a_dev_id6_rr2;
    CDNSI3C_REG_DEV_ID7_RR0_reg_u cdnsi3c_reg_a_dev_id7_rr0;
    CDNSI3C_REG_DEV_ID7_RR1_reg_u cdnsi3c_reg_a_dev_id7_rr1;
    CDNSI3C_REG_DEV_ID7_RR2_reg_u cdnsi3c_reg_a_dev_id7_rr2;
    CDNSI3C_REG_DEV_ID8_RR0_reg_u cdnsi3c_reg_a_dev_id8_rr0;
    CDNSI3C_REG_DEV_ID8_RR1_reg_u cdnsi3c_reg_a_dev_id8_rr1;
    CDNSI3C_REG_DEV_ID8_RR2_reg_u cdnsi3c_reg_a_dev_id8_rr2;
    CDNSI3C_REG_DEV_ID9_RR0_reg_u cdnsi3c_reg_a_dev_id9_rr0;
    CDNSI3C_REG_DEV_ID9_RR1_reg_u cdnsi3c_reg_a_dev_id9_rr1;
    CDNSI3C_REG_DEV_ID9_RR2_reg_u cdnsi3c_reg_a_dev_id9_rr2;
    CDNSI3C_REG_DEV_ID10_RR0_reg_u cdnsi3c_reg_a_dev_id10_rr0;
    CDNSI3C_REG_DEV_ID10_RR1_reg_u cdnsi3c_reg_a_dev_id10_rr1;
    CDNSI3C_REG_DEV_ID10_RR2_reg_u cdnsi3c_reg_a_dev_id10_rr2;
    CDNSI3C_REG_DEV_ID11_RR0_reg_u cdnsi3c_reg_a_dev_id11_rr0;
    CDNSI3C_REG_DEV_ID11_RR1_reg_u cdnsi3c_reg_a_dev_id11_rr1;
    CDNSI3C_REG_DEV_ID11_RR2_reg_u cdnsi3c_reg_a_dev_id11_rr2;
    CDNSI3C_REG_SIR_MAP0_reg_u cdnsi3c_reg_a_sir_map0;
    CDNSI3C_REG_SIR_MAP1_reg_u cdnsi3c_reg_a_sir_map1;
    CDNSI3C_REG_SIR_MAP2_reg_u cdnsi3c_reg_a_sir_map2;
    CDNSI3C_REG_SIR_MAP3_reg_u cdnsi3c_reg_a_sir_map3;
    CDNSI3C_REG_SIR_MAP4_reg_u cdnsi3c_reg_a_sir_map4;
    CDNSI3C_REG_SIR_MAP5_reg_u cdnsi3c_reg_a_sir_map5;
    CDNSI3C_REG_GRPADDR_LIST_reg_u cdnsi3c_reg_a_grpaddr_list;
    CDNSI3C_REG_GRPADDR_CS_reg_u cdnsi3c_reg_a_grpaddr_cs;
    CDNSI3C_REG_GPIR_WORD0_reg_u cdnsi3c_reg_a_gpir_word0;
    CDNSI3C_REG_GPOR_WORD0_reg_u cdnsi3c_reg_a_gpor_word0;
    I3C_CTRL_I3C_RESET_CTRL_STATUS_reg_u i3c_ctrl_i3c_reset_ctrl_status;
    I3C_CTRL_PINSTRAPS_GROUP_1A_reg_u i3c_ctrl_pinstraps_group_1a;
    I3C_CTRL_PINSTRAPS_GROUP_1B_reg_u i3c_ctrl_pinstraps_group_1b;
    I3C_CTRL_PINSTRAPS_GROUP_2A_reg_u i3c_ctrl_pinstraps_group_2a;
    I3C_CTRL_PINSTRAPS_GROUP_2B_reg_u i3c_ctrl_pinstraps_group_2b;
    I3C_CTRL_PINSTRAPS_GROUP_3_reg_u i3c_ctrl_pinstraps_group_3;
    I3C_CTRL_PINSTRAPS_GROUP_4_reg_u i3c_ctrl_pinstraps_group_4;
    I3C_CTRL_PINSTRAPS_GROUP_5_reg_u i3c_ctrl_pinstraps_group_5;
    I3C_CTRL_PINSTRAPS_GROUP_6_reg_u i3c_ctrl_pinstraps_group_6;
    I3C_CTRL_DMA_STAMP_0_reg_u i3c_ctrl_dma_stamp_0;
    I3C_CTRL_DMA_STAMP_1_reg_u i3c_ctrl_dma_stamp_1;
    I3C_CTRL_DMA_STAMP_2_reg_u i3c_ctrl_dma_stamp_2;
    I3C_CTRL_TCAM0_T_C1_EXT_DELAY_reg_u i3c_ctrl_tcam0_t_c1_ext_delay;
    I3C_CTRL_ASF_STATUS_reg_u i3c_ctrl_asf_status;
    I3C_CTRL_RESET_REQ_MASKS_reg_u i3c_ctrl_reset_req_masks;
    I3C_CTRL_GPI_reg_u i3c_ctrl_gpi[4];
    I3C_CTRL_GPO_reg_u i3c_ctrl_gpo[4];
    COMBINED_PVT_CTRL_PROCESS_CTRL_reg_u combined_pvt_ctrl_process_ctrl;
    COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_reg_u combined_pvt_ctrl_process_clk_obs_ctrl;
    COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_reg_u combined_pvt_ctrl_droop_ctrl_status;
    COMBINED_PVT_CTRL_TILE_EVENT_reg_u combined_pvt_ctrl_tile_event[16];
    COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_reg_u combined_pvt_ctrl_clock_counter_ctrl;
    COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_reg_u combined_pvt_ctrl_ref_clk_count_period_lo;
    COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_reg_u combined_pvt_ctrl_ref_clk_count_period_hi;
    COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_LO_reg_u combined_pvt_ctrl_pm_clock_0_count_lo;
    COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_HI_reg_u combined_pvt_ctrl_pm_clock_0_count_hi;
    COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_reg_u combined_pvt_ctrl_temp_sensor_interrupt;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_reg_u combined_pvt_ctrl_psyscrit_vrhot_mask;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_reg_u combined_pvt_ctrl_psyscrit_vrhot_value;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_reg_u combined_pvt_ctrl_psyscrit_vrhot_active;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_reg_u combined_pvt_ctrl_psyscrit_vrhot_interrupt;
    COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_reg_u combined_pvt_ctrl_psyscrit_vrhot_invert;
    COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_reg_u combined_pvt_ctrl_smc_sync_interrupt_mux;
    DROOP_ENABLES_reg_u droop_enables;
    DROOP_SAMPLE_STROBE_reg_u droop_sample_strobe;
    DROOP_TARGET_MONITOR_CODE_reg_u droop_target_monitor_code;
    DROOP_CONFIG_reg_u droop_config;
    DROOP_MEAS_DURATION0_reg_u droop_meas_duration0;
    DROOP_MEAS_DURATION1_reg_u droop_meas_duration1;
    DROOP_LONG_TERM_MAX_CODE_reg_u droop_long_term_max_code;
    DROOP_LONG_TERM_MIN_CODE_reg_u droop_long_term_min_code;
    DROOP_EXT_DROOP_DUR0_reg_u droop_ext_droop_dur0;
    DROOP_EXT_DROOP_DUR1_reg_u droop_ext_droop_dur1;
    DROOP_EXT_DROOP_DUR2_reg_u droop_ext_droop_dur2;
    DROOP_EXT_DROOP_DUR3_reg_u droop_ext_droop_dur3;
    DROOP_EXT_DROOP_TRAN_01_reg_u droop_ext_droop_tran_01;
    DROOP_EXT_DROOP_TRAN_23_reg_u droop_ext_droop_tran_23;
    DROOP_FORCE_reg_u droop_force;
    DROOP_SAMPLED_AVG_MONITOR_reg_u droop_sampled_avg_monitor;
    DROOP_SAMPLED_DROOP_reg_u droop_sampled_droop;
    DROOP_SAMPLED_MONITOR_reg_u droop_sampled_monitor;
    DROOP_SAMPLED_DELAY_reg_u droop_sampled_delay;
    DROOP_CONFIG_SETTING_0_LW_reg_u droop_config_setting_0_lw;
    DROOP_CONFIG_SETTING_0_HW_reg_u droop_config_setting_0_hw;
    DROOP_CONFIG_SETTING_1_LW_reg_u droop_config_setting_1_lw;
    DROOP_CONFIG_SETTING_1_HW_reg_u droop_config_setting_1_hw;
    DROOP_CONFIG_SETTING_2_LW_reg_u droop_config_setting_2_lw;
    DROOP_CONFIG_SETTING_2_HW_reg_u droop_config_setting_2_hw;
    DROOP_CONFIG_SETTING_3_LW_reg_u droop_config_setting_3_lw;
    DROOP_CONFIG_SETTING_3_HW_reg_u droop_config_setting_3_hw;
    DROOP_CONFIG_SETTING_4_LW_reg_u droop_config_setting_4_lw;
    DROOP_CONFIG_SETTING_4_HW_reg_u droop_config_setting_4_hw;
    DROOP_CONFIG_SETTING_5_LW_reg_u droop_config_setting_5_lw;
    DROOP_CONFIG_SETTING_5_HW_reg_u droop_config_setting_5_hw;
    DROOP_CONFIG_SETTING_6_LW_reg_u droop_config_setting_6_lw;
    DROOP_CONFIG_SETTING_6_HW_reg_u droop_config_setting_6_hw;
    DROOP_CONFIG_SETTING_7_LW_reg_u droop_config_setting_7_lw;
    DROOP_CONFIG_SETTING_7_HW_reg_u droop_config_setting_7_hw;
    DROOP_CONFIG_SETTING_8_LW_reg_u droop_config_setting_8_lw;
    DROOP_CONFIG_SETTING_8_HW_reg_u droop_config_setting_8_hw;
    DROOP_CONFIG_SETTING_9_LW_reg_u droop_config_setting_9_lw;
    DROOP_CONFIG_SETTING_9_HW_reg_u droop_config_setting_9_hw;
    DROOP_CONFIG_SETTING_10_LW_reg_u droop_config_setting_10_lw;
    DROOP_CONFIG_SETTING_10_HW_reg_u droop_config_setting_10_hw;
    DROOP_CONFIG_SETTING_11_LW_reg_u droop_config_setting_11_lw;
    DROOP_CONFIG_SETTING_11_HW_reg_u droop_config_setting_11_hw;
    DROOP_CONFIG_SETTING_12_LW_reg_u droop_config_setting_12_lw;
    DROOP_CONFIG_SETTING_12_HW_reg_u droop_config_setting_12_hw;
    DROOP_CONFIG_SETTING_13_LW_reg_u droop_config_setting_13_lw;
    DROOP_CONFIG_SETTING_13_HW_reg_u droop_config_setting_13_hw;
    DROOP_CONFIG_SETTING_14_LW_reg_u droop_config_setting_14_lw;
    DROOP_CONFIG_SETTING_14_HW_reg_u droop_config_setting_14_hw;
    DROOP_CONFIG_SETTING_15_LW_reg_u droop_config_setting_15_lw;
    DROOP_CONFIG_SETTING_15_HW_reg_u droop_config_setting_15_hw;
    DROOP_CONFIG_SETTING_01_K2_reg_u droop_config_setting_01_k2;
    DROOP_CONFIG_SETTING_23_K2_reg_u droop_config_setting_23_k2;
    DROOP_CONFIG_SETTING_45_K2_reg_u droop_config_setting_45_k2;
    DROOP_CONFIG_SETTING_67_K2_reg_u droop_config_setting_67_k2;
    DROOP_CONFIG_SETTING_89_K2_reg_u droop_config_setting_89_k2;
    DROOP_CONFIG_SETTING_1011_K2_reg_u droop_config_setting_1011_k2;
    DROOP_CONFIG_SETTING_1213_K2_reg_u droop_config_setting_1213_k2;
    DROOP_CONFIG_SETTING_1415_K2_reg_u droop_config_setting_1415_k2;
    DROOP_PERCENT_DELAY_TH0_reg_u droop_percent_delay_th0;
    DROOP_PERCENT_DELAY_TH1_reg_u droop_percent_delay_th1;
    TEMP_SENSOR_TEMP_SENSOR_CTRL_reg_u temp_sensor_temp_sensor_ctrl;
    TEMP_SENSOR_BYPASS_ID_LO_reg_u temp_sensor_bypass_id_lo;
    TEMP_SENSOR_BYPASS_ID_HI_reg_u temp_sensor_bypass_id_hi;
    TEMP_SENSOR_TEMP_SENSOR_CFG_0_reg_u temp_sensor_temp_sensor_cfg_0;
    TEMP_SENSOR_TEMP_SENSOR_CFG_1_reg_u temp_sensor_temp_sensor_cfg_1;
    TEMP_SENSOR_TEMP_COEFF_B_reg_u temp_sensor_temp_coeff_b;
    TEMP_SENSOR_TEMP_COEFF_C_reg_u temp_sensor_temp_coeff_c;
    TEMP_SENSOR_ADC_TARGET_reg_u temp_sensor_adc_target;
    TEMP_SENSOR_CONV_AVG_SEL_NUM_reg_u temp_sensor_conv_avg_sel_num;
    TEMP_SENSOR_DAC_GAIN_reg_u temp_sensor_dac_gain;
    TEMP_SENSOR_REMOTE_CALIBRATION_reg_u temp_sensor_remote_calibration[16];
    TEMP_SENSOR_ATE_CTRL_reg_u temp_sensor_ate_ctrl;
    TEMP_SENSOR_TEST_LMT_MAX_reg_u temp_sensor_test_lmt_max;
    TEMP_SENSOR_TEST_LMT_MIN_reg_u temp_sensor_test_lmt_min;
    TEMP_SENSOR_START_TEMP_SENSE_reg_u temp_sensor_start_temp_sense;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_0;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_1;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_2;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_3;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_4;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_5;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_6;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_7;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_8;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_9;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_10;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_11;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_12;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_13;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_14;
    TEMP_SENSOR_REMOTE_SENSOR_DATA_reg_u temp_sensor_remote_sensor_data_15;
    TEMP_SENSOR_CTRL_TEMP_CONTROL_reg_u temp_sensor_ctrl_temp_control;
    TEMP_SENSOR_CTRL_INTERRUPT_reg_u temp_sensor_ctrl_interrupt;
    TEMP_SENSOR_CTRL_TS_POLL_STATE_reg_u temp_sensor_ctrl_ts_poll_state;
    TEMP_SENSOR_CTRL_LAST_TEMP_DATA_reg_u temp_sensor_ctrl_last_temp_data[1];
    TEMP_SENSOR_CTRL_TEMP_THRESHOLD_reg_u temp_sensor_ctrl_temp_threshold;
    TEMP_SENSOR_CTRL_TS_STATUS_reg_u temp_sensor_ctrl_ts_status;
    APB2AVSBUS_AVS_CMD_reg_u apb2avsbus_avs_cmd;
    APB2AVSBUS_AVS_READBACK_reg_u apb2avsbus_avs_readback;
    APB2AVSBUS_AVS_DEBUG_READBACK_reg_u apb2avsbus_avs_debug_readback;
    APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_reg_u apb2avsbus_avs_latest_slave_subframe;
    APB2AVSBUS_AVS_NORMAL_STATUS_reg_u apb2avsbus_avs_normal_status;
    APB2AVSBUS_AVS_SLAVE_STATUS_reg_u apb2avsbus_avs_slave_status;
    APB2AVSBUS_AVS_FIFOS_STATUS_reg_u apb2avsbus_avs_fifos_status;
    APB2AVSBUS_AVS_INTERRUPT_reg_u apb2avsbus_avs_interrupt;
    APB2AVSBUS_AVS_INTERRUPT_MASK_reg_u apb2avsbus_avs_interrupt_mask;
    APB2AVSBUS_AVS_INTERRUPT_CLEAR_reg_u apb2avsbus_avs_interrupt_clear;
    APB2AVSBUS_AVS_CFG_0_reg_u apb2avsbus_avs_cfg_0;
    APB2AVSBUS_AVS_CFG_1_reg_u apb2avsbus_avs_cfg_1;
    APB2AVSBUS_AVS_ENABLE_reg_u apb2avsbus_avs_enable;
    DWC_I2C_OPERATIONAL_BLOCK_IC_HCI_VERSION_reg_u dwc_i2c_operational_block_a_ic_hci_version;
    DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_reg_u dwc_i2c_operational_block_a_ic_enable;
    DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_reg_u dwc_i2c_operational_block_a_ic_reset_ctrl;
    DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_reg_u dwc_i2c_operational_block_a_ic_capabilities;
    DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_reg_u dwc_i2c_operational_block_a_ic_i2c_capabilities;
    DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_reg_u dwc_i2c_operational_block_a_ic_i2c_block_offset;
    DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_reg_u dwc_i2c_operational_block_a_ic_smbus_capabilities;
    DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_reg_u dwc_i2c_operational_block_a_ic_smbus_block_offset;
    DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_reg_u dwc_i2c_i2c_block_a_ic_i2c_core_header;
    DWC_I2C_I2C_BLOCK_IC_CTRL_reg_u dwc_i2c_i2c_block_a_ic_ctrl;
    DWC_I2C_I2C_BLOCK_IC_TAR_reg_u dwc_i2c_i2c_block_a_ic_tar;
    DWC_I2C_I2C_BLOCK_IC_DAR_reg_u dwc_i2c_i2c_block_a_ic_dar;
    DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_reg_u dwc_i2c_i2c_block_a_ic_ack_general_call;
    DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_reg_u dwc_i2c_i2c_block_a_ic_timing_ctrl_header;
    DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_reg_u dwc_i2c_i2c_block_a_ic_scl_hcnt;
    DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_reg_u dwc_i2c_i2c_block_a_ic_scl_lcnt;
    DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_reg_u dwc_i2c_i2c_block_a_ic_sda_hold;
    DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_reg_u dwc_i2c_i2c_block_a_ic_sda_setup;
    DWC_I2C_I2C_BLOCK_IC_SPKLEN_reg_u dwc_i2c_i2c_block_a_ic_spklen;
    DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_reg_u dwc_i2c_i2c_block_a_ic_scl_stuck_at_low_timeout;
    DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_reg_u dwc_i2c_i2c_block_a_ic_scl_stuck_at_low_timeout_max;
    DWC_I2C_I2C_BLOCK_IC_SDA_STUCK_AT_LOW_TIMEOUT_reg_u dwc_i2c_i2c_block_a_ic_sda_stuck_at_low_timeout;
    DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_reg_u dwc_i2c_i2c_block_a_ic_reg_timeout_rst;
    DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_reg_u dwc_i2c_i2c_block_a_ic_fifo_ctrl_header;
    DWC_I2C_I2C_BLOCK_IC_DATA_CMD_reg_u dwc_i2c_i2c_block_a_ic_data_cmd;
    DWC_I2C_I2C_BLOCK_IC_RX_TL_reg_u dwc_i2c_i2c_block_a_ic_rx_tl;
    DWC_I2C_I2C_BLOCK_IC_TX_TL_reg_u dwc_i2c_i2c_block_a_ic_tx_tl;
    DWC_I2C_I2C_BLOCK_IC_DMA_CR_reg_u dwc_i2c_i2c_block_a_ic_dma_cr;
    DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_reg_u dwc_i2c_i2c_block_a_ic_dma_tdlr;
    DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_reg_u dwc_i2c_i2c_block_a_ic_dma_rdlr;
    DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_reg_u dwc_i2c_i2c_block_a_ic_intr_debug_header;
    DWC_I2C_I2C_BLOCK_IC_INTR_STAT_reg_u dwc_i2c_i2c_block_a_ic_intr_stat;
    DWC_I2C_I2C_BLOCK_IC_INTR_MASK_reg_u dwc_i2c_i2c_block_a_ic_intr_mask;
    DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_reg_u dwc_i2c_i2c_block_a_ic_intr_raw_stat;
    DWC_I2C_I2C_BLOCK_IC_INTR_CLR_reg_u dwc_i2c_i2c_block_a_ic_intr_clr;
    DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_reg_u dwc_i2c_i2c_block_a_ic_enable_status;
    DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_reg_u dwc_i2c_i2c_block_a_ic_tx_trmnt_source;
    DWC_I2C_I2C_BLOCK_IC_STATUS_reg_u dwc_i2c_i2c_block_a_ic_status;
    DWC_I2C_I2C_BLOCK_IC_TXFLR_reg_u dwc_i2c_i2c_block_a_ic_txflr;
    DWC_I2C_I2C_BLOCK_IC_RXFLR_reg_u dwc_i2c_i2c_block_a_ic_rxflr;
    DWC_I2C_I2C_BLOCK_IC_SCR_reg_u dwc_i2c_i2c_block_a_ic_scr;
    DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_reg_u dwc_i2c_i2c_block_a_ic_hwid_header;
    DWC_I2C_I2C_BLOCK_IC_COMP_VERSION_reg_u dwc_i2c_i2c_block_a_ic_comp_version;
    DWC_I2C_I2C_BLOCK_IC_COMP_TYPE_reg_u dwc_i2c_i2c_block_a_ic_comp_type;
    DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_reg_u dwc_i2c_i2c_block_a_ic_i2c_mdar_header;
    DWC_I2C_I2C_BLOCK_IC_DAR2_reg_u dwc_i2c_i2c_block_a_ic_dar2;
    DWC_I2C_I2C_BLOCK_IC_DAR3_reg_u dwc_i2c_i2c_block_a_ic_dar3;
    DWC_I2C_I2C_BLOCK_IC_DAR4_reg_u dwc_i2c_i2c_block_a_ic_dar4;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_reg_u dwc_i2c_smbus_block_a_ic_smbus_core_header;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_reg_u dwc_i2c_smbus_block_a_ic_smbus_ctrl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_reg_u dwc_i2c_smbus_block_a_ic_smbus_arp_ctrl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_reg_u dwc_i2c_smbus_block_a_ic_smbus_arp_ctrl2;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_reg_u dwc_i2c_smbus_block_a_ic_smbus_timing_header;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_TEXT_reg_u dwc_i2c_smbus_block_a_ic_smbus_clk_low_text;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_CEXT_reg_u dwc_i2c_smbus_block_a_ic_smbus_clk_low_cext;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_reg_u dwc_i2c_smbus_block_a_ic_smbus_thigh_max_idle_count;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_reg_u dwc_i2c_smbus_block_a_ic_smbus_intr_debug_header;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_reg_u dwc_i2c_smbus_block_a_ic_smbus_intr_stat;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_reg_u dwc_i2c_smbus_block_a_ic_smbus_intr_mask;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_reg_u dwc_i2c_smbus_block_a_ic_smbus_intr_raw_stat;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_reg_u dwc_i2c_smbus_block_a_ic_smbus_intr_clr;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_reg_u dwc_i2c_smbus_block_a_ic_smbus_status;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_reg_u dwc_i2c_smbus_block_a_ic_smbus_udid_header;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD0_reg_u dwc_i2c_smbus_block_a_ic_dar_smbus_udid_word0;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD1_reg_u dwc_i2c_smbus_block_a_ic_dar_smbus_udid_word1;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD2_reg_u dwc_i2c_smbus_block_a_ic_dar_smbus_udid_word2;
    DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD3_reg_u dwc_i2c_smbus_block_a_ic_dar_smbus_udid_word3;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD0_reg_u dwc_i2c_smbus_block_a_ic_dar2_smbus_udid_word0;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD1_reg_u dwc_i2c_smbus_block_a_ic_dar2_smbus_udid_word1;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD2_reg_u dwc_i2c_smbus_block_a_ic_dar2_smbus_udid_word2;
    DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD3_reg_u dwc_i2c_smbus_block_a_ic_dar2_smbus_udid_word3;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD0_reg_u dwc_i2c_smbus_block_a_ic_dar3_smbus_udid_word0;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD1_reg_u dwc_i2c_smbus_block_a_ic_dar3_smbus_udid_word1;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD2_reg_u dwc_i2c_smbus_block_a_ic_dar3_smbus_udid_word2;
    DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD3_reg_u dwc_i2c_smbus_block_a_ic_dar3_smbus_udid_word3;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD0_reg_u dwc_i2c_smbus_block_a_ic_dar4_smbus_udid_word0;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD1_reg_u dwc_i2c_smbus_block_a_ic_dar4_smbus_udid_word1;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD2_reg_u dwc_i2c_smbus_block_a_ic_dar4_smbus_udid_word2;
    DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD3_reg_u dwc_i2c_smbus_block_a_ic_dar4_smbus_udid_word3;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_reg_u dwc_i2c_smbus_block_a_ic_smbus_ccdec_header;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_ctrl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rst;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_send_byte_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_send_byte;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_send_byte_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_rd_wr_byte_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr_byte;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr_byte_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_rd_wr_word_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr_word;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr_word_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_blk_rd_wr_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_blk_rd_wr;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_blk_rd_wr_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_procall_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_procall;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_procall_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_blkrw_procall_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_blkrw_procall;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_blkrw_procall_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_rd_wr32_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr32;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr32_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_rd_wr64_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr64;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_rd_wr64_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_reg_u dwc_i2c_smbus_block_a_ic_smbus_num_cc_adv_blkrw_reg;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_adv_blkrw;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_adv_blkrw_lvl;
    DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_reg_u dwc_i2c_smbus_block_a_ic_smbus_cc_status;
    I2C_CTRL_STATUS_I2C_CTRL_STATUS_reg_u i2c_ctrl_status_i2c_0_ctrl_status;
    I2C_CTRL_STATUS_I2C_CTRL_STATUS_reg_u i2c_ctrl_status_i2c_1_ctrl_status;
    I2C_CTRL_STATUS_I2C_CTRL_STATUS_reg_u i2c_ctrl_status_i2c_2_ctrl_status;
    I2C_CTRL_STATUS_I2C_CONFIG_INFO_reg_u i2c_ctrl_status_i2c_config_info;
    SYNOPSYS_UART_CTRL_RBR_reg_u synopsys_uart_ctrl_rbr;
    SYNOPSYS_UART_CTRL_IER_reg_u synopsys_uart_ctrl_ier;
    SYNOPSYS_UART_CTRL_IIR_reg_u synopsys_uart_ctrl_iir;
    SYNOPSYS_UART_CTRL_LCR_reg_u synopsys_uart_ctrl_lcr;
    SYNOPSYS_UART_CTRL_MCR_reg_u synopsys_uart_ctrl_mcr;
    SYNOPSYS_UART_CTRL_LSR_reg_u synopsys_uart_ctrl_lsr;
    SYNOPSYS_UART_CTRL_MSR_reg_u synopsys_uart_ctrl_msr;
    SYNOPSYS_UART_CTRL_SCR_reg_u synopsys_uart_ctrl_scr;
    SYNOPSYS_UART_CTRL_SRBR0_reg_u synopsys_uart_ctrl_srbr0;
    SYNOPSYS_UART_CTRL_SRBR1_reg_u synopsys_uart_ctrl_srbr1;
    SYNOPSYS_UART_CTRL_SRBR2_reg_u synopsys_uart_ctrl_srbr2;
    SYNOPSYS_UART_CTRL_SRBR3_reg_u synopsys_uart_ctrl_srbr3;
    SYNOPSYS_UART_CTRL_SRBR4_reg_u synopsys_uart_ctrl_srbr4;
    SYNOPSYS_UART_CTRL_SRBR5_reg_u synopsys_uart_ctrl_srbr5;
    SYNOPSYS_UART_CTRL_SRBR6_reg_u synopsys_uart_ctrl_srbr6;
    SYNOPSYS_UART_CTRL_SRBR7_reg_u synopsys_uart_ctrl_srbr7;
    SYNOPSYS_UART_CTRL_SRBR8_reg_u synopsys_uart_ctrl_srbr8;
    SYNOPSYS_UART_CTRL_SRBR9_reg_u synopsys_uart_ctrl_srbr9;
    SYNOPSYS_UART_CTRL_SRBR10_reg_u synopsys_uart_ctrl_srbr10;
    SYNOPSYS_UART_CTRL_SRBR11_reg_u synopsys_uart_ctrl_srbr11;
    SYNOPSYS_UART_CTRL_SRBR12_reg_u synopsys_uart_ctrl_srbr12;
    SYNOPSYS_UART_CTRL_SRBR13_reg_u synopsys_uart_ctrl_srbr13;
    SYNOPSYS_UART_CTRL_SRBR14_reg_u synopsys_uart_ctrl_srbr14;
    SYNOPSYS_UART_CTRL_SRBR15_reg_u synopsys_uart_ctrl_srbr15;
    SYNOPSYS_UART_CTRL_FAR_reg_u synopsys_uart_ctrl_far;
    SYNOPSYS_UART_CTRL_USR_reg_u synopsys_uart_ctrl_usr;
    SYNOPSYS_UART_CTRL_TFL_reg_u synopsys_uart_ctrl_tfl;
    SYNOPSYS_UART_CTRL_RFL_reg_u synopsys_uart_ctrl_rfl;
    SYNOPSYS_UART_CTRL_SRR_reg_u synopsys_uart_ctrl_srr;
    SYNOPSYS_UART_CTRL_SRTS_reg_u synopsys_uart_ctrl_srts;
    SYNOPSYS_UART_CTRL_SBCR_reg_u synopsys_uart_ctrl_sbcr;
    SYNOPSYS_UART_CTRL_SDMAM_reg_u synopsys_uart_ctrl_sdmam;
    SYNOPSYS_UART_CTRL_SFE_reg_u synopsys_uart_ctrl_sfe;
    SYNOPSYS_UART_CTRL_SRT_reg_u synopsys_uart_ctrl_srt;
    SYNOPSYS_UART_CTRL_HTX_reg_u synopsys_uart_ctrl_htx;
    SYNOPSYS_UART_CTRL_DMASA_reg_u synopsys_uart_ctrl_dmasa;
    SYNOPSYS_UART_CTRL_LCR_EXT_reg_u synopsys_uart_ctrl_lcr_ext;
    SYNOPSYS_UART_CTRL_CPR_reg_u synopsys_uart_ctrl_cpr;
    SYNOPSYS_UART_CTRL_UCV_reg_u synopsys_uart_ctrl_ucv;
    SYNOPSYS_UART_CTRL_CTR_reg_u synopsys_uart_ctrl_ctr;
    UART_CTRL_reg_u uart_ctrl;
    UART_RESERVED_reg_u uart_reserved;
    UART_ENGINE_ENGINE_CTRL_reg_u uart_engine_engine_ctrl;
    UART_ENGINE_MEM_LOG_REGION_SIZE_reg_u uart_engine_mem_log_region_size;
    UART_ENGINE_MEM_LOG_REGION_ADDR_reg_u uart_engine_mem_log_region_addr;
    UART_ENGINE_LOG_START_CTRL_reg_u uart_engine_log_start_ctrl[16];
    UART_ENGINE_LOG_STATUS_reg_u uart_engine_log_status;
    UART_ENGINE_ERROR_STATUS_reg_u uart_engine_error_status;
    SMC_FUSE_MAP_LOCKS_reg_u smc_fuse_map_locks;
    SMC_FUSE_MAP_SOP_TOPOLOGY_reg_u smc_fuse_map_sop_topology;
    SMC_FUSE_MAP_I2C_I3C_ID_reg_u smc_fuse_map_i2c_i3c_id[9];
    SMC_FUSE_MAP_I2C_CLOCK_GATING_reg_u smc_fuse_map_i2c_clock_gating;
    SMC_FUSE_MAP_I3C_DISABLE_reg_u smc_fuse_map_i3c_disable;
    SMC_FUSE_MAP_RESERVED_reg_u smc_fuse_map_reserved[65];
    EFUSE_CTRL_EFUSE_CTRL_STATUS_reg_u efuse_ctrl_efuse_ctrl_status;
    EFUSE_CTRL_EFUSE_CTRL_STATUS_1_reg_u efuse_ctrl_efuse_ctrl_status_1;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_0_reg_u efuse_ctrl_efuse_timing_ctrl_0;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_1_reg_u efuse_ctrl_efuse_timing_ctrl_1;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_2_reg_u efuse_ctrl_efuse_timing_ctrl_2;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_3_reg_u efuse_ctrl_efuse_timing_ctrl_3;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_4_reg_u efuse_ctrl_efuse_timing_ctrl_4;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_5_reg_u efuse_ctrl_efuse_timing_ctrl_5;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_6_reg_u efuse_ctrl_efuse_timing_ctrl_6;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_7_reg_u efuse_ctrl_efuse_timing_ctrl_7;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_8_reg_u efuse_ctrl_efuse_timing_ctrl_8;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_9_reg_u efuse_ctrl_efuse_timing_ctrl_9;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_10_reg_u efuse_ctrl_efuse_timing_ctrl_10;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_11_reg_u efuse_ctrl_efuse_timing_ctrl_11;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_12_reg_u efuse_ctrl_efuse_timing_ctrl_12;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_13_reg_u efuse_ctrl_efuse_timing_ctrl_13;
    EFUSE_CTRL_EFUSE_TIMING_CTRL_14_reg_u efuse_ctrl_efuse_timing_ctrl_14;
    EFUSE_CTRL_EFUSE_PROGRAM_CTRL_reg_u efuse_ctrl_efuse_program_ctrl;
    EFUSE_CTRL_EFUSE_READ_CTRL_reg_u efuse_ctrl_efuse_read_ctrl;
    EFUSE_CTRL_EFUSE_REG_INTERFACE_reg_u efuse_ctrl_efuse_reg_interface;
    EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_reg_u efuse_ctrl_efuse_reg_interface_read_data;
    EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_reg_u efuse_ctrl_efuse_program_interface_read_data;
    EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_reg_u efuse_ctrl_efuse_read_interface_read_data;
    EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_reg_u efuse_ctrl_efuse_shadow_reg_clk_gate_ctrl;
    ATB_SINK_CTRL_reg_u noc_o_atb_sink_ctrl;
    ATB_SINK_STATUS_reg_u noc_o_atb_sink_status;
    ATB_SINK_PROBE_ID_reg_u noc_o_atb_sink_probe_id;
    ATB_SINK_COUNTER_VLD_reg_u noc_o_atb_sink_counter_vld;
    ATB_SINK_COUNTER_reg_u noc_o_atb_sink_counter[32];
    ATB_SINK_CTRL_reg_u noc_m_atb_sink_ctrl;
    ATB_SINK_STATUS_reg_u noc_m_atb_sink_status;
    ATB_SINK_PROBE_ID_reg_u noc_m_atb_sink_probe_id;
    ATB_SINK_COUNTER_VLD_reg_u noc_m_atb_sink_counter_vld;
    ATB_SINK_COUNTER_reg_u noc_m_atb_sink_counter[32];
    ATB_SINK_CTRL_reg_u noc_n_atb_sink_ctrl;
    ATB_SINK_STATUS_reg_u noc_n_atb_sink_status;
    ATB_SINK_PROBE_ID_reg_u noc_n_atb_sink_probe_id;
    ATB_SINK_COUNTER_VLD_reg_u noc_n_atb_sink_counter_vld;
    ATB_SINK_COUNTER_reg_u noc_n_atb_sink_counter[32];
    PTP_TIMER_TIMER_CTRL_reg_u ptp_timer_timer_ctrl;
    PTP_TIMER_FUTURE_CFR_TIME_LO_reg_u ptp_timer_future_cfr_time_lo;
    PTP_TIMER_FUTURE_CFR_TIME_HI_reg_u ptp_timer_future_cfr_time_hi;
    PTP_TIMER_FUTURE_PTI_reg_u ptp_timer_future_pti;
    PTP_TIMER_FUTURE_TIMESTAMP_LO_reg_u ptp_timer_future_timestamp_lo;
    PTP_TIMER_FUTURE_TIMESTAMP_HI_reg_u ptp_timer_future_timestamp_hi;
    PTP_TIMER_UPDATE_PTI_reg_u ptp_timer_update_pti;
    PTP_TIMER_UPDATE_TIMESTAMP_reg_u ptp_timer_update_timestamp;
    PTP_TIMER_SYNC_OFFSET1_reg_u ptp_timer_sync_offset1;
    PTP_TIMER_TIMESTAMP_MASK_LO_reg_u ptp_timer_timestamp_mask_lo;
    PTP_TIMER_TIMESTAMP_MASK_HI_reg_u ptp_timer_timestamp_mask_hi;
    PTP_TIMER_UPDATE_STAT_reg_u ptp_timer_update_stat;
    PTP_TIMER_PTI_STAT_reg_u ptp_timer_pti_stat;
    PTP_TIMER_CFR_TIMER_LO_reg_u ptp_timer_cfr_timer_lo;
    PTP_TIMER_CFR_TIMER_HI_reg_u ptp_timer_cfr_timer_hi;
    PTP_TIMER_TIMER_32S_32NS_LO_reg_u ptp_timer_timer_32s_32ns_lo;
    PTP_TIMER_TIMER_32S_32NS_HI_reg_u ptp_timer_timer_32s_32ns_hi;
    PTP_TIMER_TIMER_64NS_LO_reg_u ptp_timer_timer_64ns_lo;
    PTP_TIMER_TIMER_64NS_HI_reg_u ptp_timer_timer_64ns_hi;
    PTP_TIMER_TIMER_SYNC_32S_32NS_LO_reg_u ptp_timer_timer_sync_32s_32ns_lo;
    PTP_TIMER_TIMER_SYNC_32S_32NS_HI_reg_u ptp_timer_timer_sync_32s_32ns_hi;
    PTP_TIMER_TIMER_SYNC_64NS_LO_reg_u ptp_timer_timer_sync_64ns_lo;
    PTP_TIMER_TIMER_SYNC_64NS_HI_reg_u ptp_timer_timer_sync_64ns_hi;
    EXT_MEMORY_NUM_ENTRIES_200_MEM_WORD_reg_u dft_mem_array[512];
    DFT_CTRL_STATUS_STATUS_reg_u dft_ctrl_status_soc;
    DFT_CTRL_STATUS_CTRL_reg_u dft_ctrl_ctrl_soc;
    DFT_CTRL_STATUS_STATUS_reg_u dft_ctrl_status_sep_smc;
    SMC_CPU_CTRL_RESET_VECTOR_reg_u smc_cpu_ctrl_reset_vector[4];
    SMC_CPU_CTRL_RESET_CTRL_reg_u smc_cpu_ctrl_reset_ctrl;
    SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_reg_u smc_cpu_ctrl_core_reset_pulse_count;
    SMC_CPU_CTRL_CLOCK_GATE_CONTROL_reg_u smc_cpu_ctrl_clock_gate_control;
    SMC_CPU_CTRL_GLOBAL_BASE_reg_u smc_cpu_ctrl_global_base;
    SMC_CPU_CTRL_LOCAL_BASE_reg_u smc_cpu_ctrl_local_base;
    SMC_CPU_CTRL_REGION_SIZE_reg_u smc_cpu_ctrl_region_size;
    SMC_CPU_CTRL_REFERENCE_COUNTER_reg_u smc_cpu_ctrl_reference_counter;
    SMC_CPU_CTRL_WDT_TIMEOUT_reg_u smc_cpu_ctrl_wdt_timeout;
    SMC_CPU_CTRL_WDT_TIMEOUT_RESET_reg_u smc_cpu_ctrl_wdt_timeout_reset;
    SMC_CPU_CTRL_SCRATCH_reg_u smc_cpu_ctrl_scratch[16];
    SMC_CPU_CTRL_TEST_CTRL_reg_u smc_cpu_ctrl_test_ctrl;
    SMC_CPU_CTRL_DEBUG_CTRL_reg_u smc_cpu_ctrl_debug_ctrl;
    SMC_CPU_CTRL_DEBUG_BUS_MUX_reg_u smc_cpu_ctrl_debug_bus_mux;
    SMC_CPU_CTRL_WB_PC_reg_u smc_cpu_ctrl_wb_pc_core0[8];
    SMC_CPU_CTRL_WB_PC_reg_u smc_cpu_ctrl_wb_pc_core1[8];
    SMC_CPU_CTRL_WB_PC_reg_u smc_cpu_ctrl_wb_pc_core2[8];
    SMC_CPU_CTRL_WB_PC_reg_u smc_cpu_ctrl_wb_pc_core3[8];
    SMC_CPU_CTRL_SMC_ATTRIBUTES_reg_u smc_cpu_ctrl_smc_attributes;
    SMC_CPU_CTRL_SMC_VERSION_reg_u smc_cpu_ctrl_smc_version;
    SMC_CPU_CTRL_RF1_UHD_TSEL_reg_u smc_cpu_ctrl_rf1_uhd_tsel;
    SMC_CPU_CTRL_RA1_HS_TSEL_reg_u smc_cpu_ctrl_ra1_hs_tsel;
    SMC_CPU_CTRL_VROM_HD_TSEL_reg_u smc_cpu_ctrl_vrom_hd_tsel;
    SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_reg_u smc_cpu_ctrl_mem_vrom_power_down_en;
    SMC_CPU_CTRL_MUTEX_reg_u smc_cpu_ctrl_mutex[4];
    SMC_CPU_CTRL_SEMA_reg_u smc_cpu_ctrl_sema[4];
    SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_reg_u smc_cpu_ctrl_id_squisher_axi_timeout_count;
    SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_reg_u smc_cpu_ctrl_local_fabric_axi_timeout_count;
    SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_reg_u smc_cpu_ctrl_local_input_axi_timeout_count;
    SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_reg_u smc_cpu_ctrl_output_fabric_axi_timeout_count;
    SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_reg_u smc_cpu_ctrl_axi_timeout_enable;
    SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_reg_u smc_cpu_ctrl_axi_timeout_clear;
    SMC_CPU_CTRL_AXI_TIMEOUT_MODE_reg_u smc_cpu_ctrl_axi_timeout_mode;
    SMC_CPU_CTRL_AXI_TIMEOUT_INTR_reg_u smc_cpu_ctrl_axi_timeout_intr;
    SMC_CPU_CTRL_DUMMY_ROM_0_reg_u smc_cpu_ctrl_dummy_rom_0;
    SMC_CPU_CTRL_DUMMY_ROM_1_reg_u smc_cpu_ctrl_dummy_rom_1;
    SMC_CPU_CTRL_DUMMY_ROM_2_reg_u smc_cpu_ctrl_dummy_rom_2;
    SMC_CPU_CTRL_DUMMY_ROM_3_reg_u smc_cpu_ctrl_dummy_rom_3;
    SMC_CPU_CTRL_DUMMY_ROM_NULL_reg_u smc_cpu_ctrl_dummy_rom_null[4];
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_0_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_0_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_0_attrs;
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_1_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_1_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_1_attrs;
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_2_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_2_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_2_attrs;
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_3_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_3_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_3_attrs;
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_4_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_4_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_4_attrs;
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_5_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_5_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_5_attrs;
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_6_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_6_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_6_attrs;
    SMC_ALIAS_REMAP_REGION_START_reg_u smc_alias_remap_region_7_start;
    SMC_ALIAS_REMAP_REGION_END_reg_u smc_alias_remap_region_7_end;
    SMC_ALIAS_REMAP_REGION_ATTRS_reg_u smc_alias_remap_region_7_attrs;
    SMC_OUTPUT_REMAP_REGION_0_ATTRS_reg_u smc_mmode_remap_region_0_attrs;
    SMC_OUTPUT_REMAP_REGION_1_ATTRS_reg_u smc_mmode_remap_region_1_attrs;
    SMC_OUTPUT_REMAP_REGION_2_ATTRS_reg_u smc_mmode_remap_region_2_attrs;
    SMC_OUTPUT_REMAP_REGION_3_ATTRS_reg_u smc_mmode_remap_region_3_attrs;
    SMC_OUTPUT_REMAP_REGION_4_ATTRS_reg_u smc_mmode_remap_region_4_attrs;
    SMC_OUTPUT_REMAP_REGION_5_ATTRS_reg_u smc_mmode_remap_region_5_attrs;
    SMC_OUTPUT_REMAP_REGION_6_ATTRS_reg_u smc_mmode_remap_region_6_attrs;
    SMC_OUTPUT_REMAP_REGION_7_ATTRS_reg_u smc_mmode_remap_region_7_attrs;
    SMC_OUTPUT_REMAP_REGION_0_ATTRS_reg_u smc_xvisor_remap_region_0_attrs;
    SMC_OUTPUT_REMAP_REGION_1_ATTRS_reg_u smc_xvisor_remap_region_1_attrs;
    SMC_OUTPUT_REMAP_REGION_2_ATTRS_reg_u smc_xvisor_remap_region_2_attrs;
    SMC_OUTPUT_REMAP_REGION_3_ATTRS_reg_u smc_xvisor_remap_region_3_attrs;
    SMC_OUTPUT_REMAP_REGION_4_ATTRS_reg_u smc_xvisor_remap_region_4_attrs;
    SMC_OUTPUT_REMAP_REGION_5_ATTRS_reg_u smc_xvisor_remap_region_5_attrs;
    SMC_OUTPUT_REMAP_REGION_6_ATTRS_reg_u smc_xvisor_remap_region_6_attrs;
    SMC_OUTPUT_REMAP_REGION_7_ATTRS_reg_u smc_xvisor_remap_region_7_attrs;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_0__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_0__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_0__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_1__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_1__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_1__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_2__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_2__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_2__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_3__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_3__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_3__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_4__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_4__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_4__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_5__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_5__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_5__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_6__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_6__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_6__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_7__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_7__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_7__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_8__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_8__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_8__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_9__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_9__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_9__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_10__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_10__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_10__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_11__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_11__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_11__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_12__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_12__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_12__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_13__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_13__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_13__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_14__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_14__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_14__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_inbound_filter_ctrl_15__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_inbound_filter_ctrl_15__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_inbound_filter_ctrl_15__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_0__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_0__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_0__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_1__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_1__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_1__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_2__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_2__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_2__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_3__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_3__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_3__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_4__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_4__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_4__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_5__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_5__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_5__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_6__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_6__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_6__end_addr;
    FILTER_CTRL_FILTER_CONFIG_reg_u smc_outbound_filter_ctrl_7__filter_config;
    FILTER_CTRL_START_ADDR_reg_u smc_outbound_filter_ctrl_7__start_addr;
    FILTER_CTRL_END_ADDR_reg_u smc_outbound_filter_ctrl_7__end_addr;
    ECAM_ECAM_PENDING_reg_u ecam_ecam_pending;
    ECAM_ECAM_ACK_READ_reg_u ecam_ecam_ack_read;
    ECAM_ECAM_ACK_WRITE_reg_u ecam_ecam_ack_write;
    ECAM_ECAM_DATA_reg_u ecam_ecam_write_data;
    ECAM_ECAM_DATA_ADDR_STRB_reg_u ecam_ecam_write_addr_strb;
    ECAM_ECAM_READ_ADDR_reg_u ecam_ecam_read_addr;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_0_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_0_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_0_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_0_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_0_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_0_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_0_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_0_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_0_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_0_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_0_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_0_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_0_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_0_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_0_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_0_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_0_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_0_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_0_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_0_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_1_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_1_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_1_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_1_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_1_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_1_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_1_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_1_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_1_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_1_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_1_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_1_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_1_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_1_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_1_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_1_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_1_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_1_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_1_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_1_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_2_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_2_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_2_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_2_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_2_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_2_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_2_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_2_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_2_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_2_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_2_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_2_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_2_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_2_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_2_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_2_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_2_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_2_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_2_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_2_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_3_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_3_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_3_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_3_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_3_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_3_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_3_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_3_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_3_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_3_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_3_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_3_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_3_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_3_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_3_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_3_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_3_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_3_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_3_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_3_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_4_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_4_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_4_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_4_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_4_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_4_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_4_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_4_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_4_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_4_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_4_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_4_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_4_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_4_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_4_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_4_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_4_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_4_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_4_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_4_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_5_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_5_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_5_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_5_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_5_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_5_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_5_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_5_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_5_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_5_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_5_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_5_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_5_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_5_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_5_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_5_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_5_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_5_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_5_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_5_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_6_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_6_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_6_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_6_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_6_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_6_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_6_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_6_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_6_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_6_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_6_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_6_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_6_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_6_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_6_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_6_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_6_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_6_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_6_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_6_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_7_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_7_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_7_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_7_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_7_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_7_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_7_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_7_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_7_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_7_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_7_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_7_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_7_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_7_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_7_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_7_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_7_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_7_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_7_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_7_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_8_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_8_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_8_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_8_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_8_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_8_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_8_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_8_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_8_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_8_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_8_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_8_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_8_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_8_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_8_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_8_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_8_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_8_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_8_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_8_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_9_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_9_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_9_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_9_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_9_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_9_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_9_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_9_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_9_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_9_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_9_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_9_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_9_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_9_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_9_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_9_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_9_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_9_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_9_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_9_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_10_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_10_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_10_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_10_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_10_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_10_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_10_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_10_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_10_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_10_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_10_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_10_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_10_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_10_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_10_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_10_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_10_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_10_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_10_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_10_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_11_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_11_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_11_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_11_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_11_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_11_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_11_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_11_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_11_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_11_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_11_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_11_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_11_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_11_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_11_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_11_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_11_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_11_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_11_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_11_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_12_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_12_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_12_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_12_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_12_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_12_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_12_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_12_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_12_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_12_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_12_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_12_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_12_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_12_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_12_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_12_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_12_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_12_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_12_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_12_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_13_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_13_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_13_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_13_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_13_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_13_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_13_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_13_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_13_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_13_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_13_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_13_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_13_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_13_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_13_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_13_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_13_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_13_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_13_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_13_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_14_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_14_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_14_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_14_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_14_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_14_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_14_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_14_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_14_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_14_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_14_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_14_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_14_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_14_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_14_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_14_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_14_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_14_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_14_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_14_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_15_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_15_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_15_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_15_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_15_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_15_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_15_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_15_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_15_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_15_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_15_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_15_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_15_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_15_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_15_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_15_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_15_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_15_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_15_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_15_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_16_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_16_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_16_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_16_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_16_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_16_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_16_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_16_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_16_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_16_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_16_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_16_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_16_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_16_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_16_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_16_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_16_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_16_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_16_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_16_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_17_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_17_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_17_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_17_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_17_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_17_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_17_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_17_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_17_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_17_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_17_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_17_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_17_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_17_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_17_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_17_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_17_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_17_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_17_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_17_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_18_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_18_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_18_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_18_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_18_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_18_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_18_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_18_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_18_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_18_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_18_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_18_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_18_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_18_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_18_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_18_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_18_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_18_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_18_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_18_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_19_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_19_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_19_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_19_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_19_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_19_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_19_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_19_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_19_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_19_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_19_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_19_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_19_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_19_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_19_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_19_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_19_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_19_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_19_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_19_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_20_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_20_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_20_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_20_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_20_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_20_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_20_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_20_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_20_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_20_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_20_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_20_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_20_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_20_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_20_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_20_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_20_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_20_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_20_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_20_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_21_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_21_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_21_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_21_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_21_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_21_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_21_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_21_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_21_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_21_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_21_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_21_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_21_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_21_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_21_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_21_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_21_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_21_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_21_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_21_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_22_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_22_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_22_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_22_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_22_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_22_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_22_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_22_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_22_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_22_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_22_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_22_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_22_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_22_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_22_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_22_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_22_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_22_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_22_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_22_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_23_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_23_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_23_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_23_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_23_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_23_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_23_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_23_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_23_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_23_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_23_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_23_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_23_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_23_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_23_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_23_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_23_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_23_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_23_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_23_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_24_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_24_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_24_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_24_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_24_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_24_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_24_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_24_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_24_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_24_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_24_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_24_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_24_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_24_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_24_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_24_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_24_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_24_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_24_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_24_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_25_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_25_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_25_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_25_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_25_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_25_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_25_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_25_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_25_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_25_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_25_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_25_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_25_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_25_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_25_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_25_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_25_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_25_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_25_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_25_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_26_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_26_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_26_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_26_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_26_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_26_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_26_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_26_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_26_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_26_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_26_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_26_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_26_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_26_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_26_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_26_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_26_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_26_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_26_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_26_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_27_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_27_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_27_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_27_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_27_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_27_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_27_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_27_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_27_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_27_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_27_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_27_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_27_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_27_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_27_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_27_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_27_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_27_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_27_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_27_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_28_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_28_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_28_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_28_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_28_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_28_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_28_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_28_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_28_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_28_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_28_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_28_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_28_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_28_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_28_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_28_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_28_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_28_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_28_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_28_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_29_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_29_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_29_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_29_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_29_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_29_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_29_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_29_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_29_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_29_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_29_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_29_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_29_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_29_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_29_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_29_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_29_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_29_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_29_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_29_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_30_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_30_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_30_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_30_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_30_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_30_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_30_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_30_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_30_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_30_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_30_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_30_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_30_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_30_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_30_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_30_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_30_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_30_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_30_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_30_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_outbound_mailbox_31_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_outbound_mailbox_31_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_outbound_mailbox_31_status;
    SMC_MAILBOX_ERROR_reg_u smc_outbound_mailbox_31_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_outbound_mailbox_31_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_outbound_mailbox_31_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_outbound_mailbox_31_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_outbound_mailbox_31_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_outbound_mailbox_31_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_outbound_mailbox_31_ctrl;
    SMC_MAILBOX_WRITE_DATA_reg_u smc_inbound_mailbox_31_write_data;
    SMC_MAILBOX_READ_DATA_reg_u smc_inbound_mailbox_31_read_data;
    SMC_MAILBOX_STATUS_reg_u smc_inbound_mailbox_31_status;
    SMC_MAILBOX_ERROR_reg_u smc_inbound_mailbox_31_error_flags;
    SMC_MAILBOX_WIRQT_reg_u smc_inbound_mailbox_31_wirqt;
    SMC_MAILBOX_RIRQT_reg_u smc_inbound_mailbox_31_rirqt;
    SMC_MAILBOX_IRQS_reg_u smc_inbound_mailbox_31_irqs;
    SMC_MAILBOX_IRQEN_reg_u smc_inbound_mailbox_31_irqen;
    SMC_MAILBOX_IRQP_reg_u smc_inbound_mailbox_31_irqp;
    SMC_MAILBOX_CTRL_reg_u smc_inbound_mailbox_31_ctrl;
    AXI_DMA_CTRL_CONFIG_reg_u axi_dma_ctrl_config;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_0;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_1;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_2;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_3;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_4;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_5;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_6;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_7;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_8;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_9;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_10;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_11;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_12;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_13;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_14;
    AXI_DMA_CTRL_STATUS_reg_u axi_dma_ctrl_status_15;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_0;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_1;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_2;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_3;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_4;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_5;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_6;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_7;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_8;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_9;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_10;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_11;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_12;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_13;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_14;
    AXI_DMA_CTRL_NEXT_ID_reg_u axi_dma_ctrl_next_id_15;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_0;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_1;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_2;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_3;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_4;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_5;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_6;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_7;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_8;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_9;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_10;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_11;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_12;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_13;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_14;
    AXI_DMA_CTRL_DONE_reg_u axi_dma_ctrl_done_15;
    AXI_DMA_CTRL_DST_ADDRESS_LO_reg_u axi_dma_ctrl_dst_address_lo;
    AXI_DMA_CTRL_DST_ADDRESS_HI_reg_u axi_dma_ctrl_dst_address_hi;
    AXI_DMA_CTRL_SRC_ADDRESS_LO_reg_u axi_dma_ctrl_src_address_lo;
    AXI_DMA_CTRL_SRC_ADDRESS_HI_reg_u axi_dma_ctrl_src_address_hi;
    AXI_DMA_CTRL_LENGTH_LO_reg_u axi_dma_ctrl_length_lo;
    AXI_DMA_CTRL_LENGTH_HI_reg_u axi_dma_ctrl_length_hi;
    AXI_DMA_CTRL_DST_STRIDE_LO_reg_u axi_dma_ctrl_dst_stride_lo;
    AXI_DMA_CTRL_DST_STRIDE_HI_reg_u axi_dma_ctrl_dst_stride_hi;
    AXI_DMA_CTRL_SRC_STRIDE_LO_reg_u axi_dma_ctrl_src_stride_lo;
    AXI_DMA_CTRL_SRC_STRIDE_HI_reg_u axi_dma_ctrl_src_stride_hi;
    AXI_DMA_CTRL_NUM_REPETITIONS_LO_reg_u axi_dma_ctrl_num_repetitions_lo;
    AXI_DMA_CTRL_NUM_REPETITIONS_HI_reg_u axi_dma_ctrl_num_repetitions_hi;
    AXI_ZEROER_CTRL_DEST_ADDR_reg_u axi_zeroer_ctrl_dest_addr;
    AXI_ZEROER_CTRL_SIZE_reg_u axi_zeroer_ctrl_size;
    AXI_ZEROER_CTRL_CTRL_STATUS_reg_u axi_zeroer_ctrl_ctrl_status;
    RERI_BANK_VENDOR_N_IMP_ID_R_reg_u smc_reri_bank_vendor_n_imp_id;
    RERI_BANK_BANK_INFO_R_reg_u smc_reri_bank_bank_info;
    RERI_BANK_VALID_SUMMARY_R_reg_u smc_reri_bank_valid_summary;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_0__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_0__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_0__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_0__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_0__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_0__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_0__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_1__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_1__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_1__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_1__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_1__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_1__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_1__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_2__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_2__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_2__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_2__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_2__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_2__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_2__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_3__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_3__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_3__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_3__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_3__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_3__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_3__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_4__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_4__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_4__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_4__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_4__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_4__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_4__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_5__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_5__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_5__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_5__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_5__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_5__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_5__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_6__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_6__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_6__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_6__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_6__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_6__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_6__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_7__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_7__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_7__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_7__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_7__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_7__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_7__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_8__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_8__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_8__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_8__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_8__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_8__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_8__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_9__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_9__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_9__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_9__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_9__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_9__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_9__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_10__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_10__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_10__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_10__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_10__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_10__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_10__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_11__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_11__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_11__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_11__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_11__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_11__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_11__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_12__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_12__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_12__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_12__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_12__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_12__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_12__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_13__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_13__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_13__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_13__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_13__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_13__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_13__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_14__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_14__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_14__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_14__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_14__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_14__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_14__locator;
    ERROR_RECORD_RF_CONTROL_R_reg_u error_record_15__control;
    ERROR_RECORD_RF_STATUS_R_reg_u error_record_15__status;
    ERROR_RECORD_RF_ADDR_INFO_R_reg_u error_record_15__addr_info;
    ERROR_RECORD_RF_INFO_R_reg_u error_record_15__info;
    ERROR_RECORD_RF_SUPPL_INFO_R_reg_u error_record_15__suppl_info;
    ERROR_RECORD_RF_TIMESTAMP_R_reg_u error_record_15__timestamp;
    ERROR_RECORD_RF_LOCATOR_R_reg_u error_record_15__locator;
    SPM_ROM_MEMORY_MEM_WORD_reg_u spm_rom_memory_mem_array[16384];
    SPM_MEMORY_MEM_WORD_reg_u spm_memory_mem_array[131072];
    SMC_CLA_CDbgMuxSel_reg_u smc_cla_cdbgmuxsel;
    SMC_CLA_CDfdCsr_reg_u smc_cla_cdfdcsr;
    SMC_CLA_Timestamp_reg_u smc_cla_timestamp;
    SMC_CLA_TimestampSync_reg_u smc_cla_timestampsync;
    SMC_CLA_TimeStampConfig_reg_u smc_cla_timestampconfig;
    SMC_CLA_Trdstcontrol_reg_u smc_cla_trdstcontrol;
    SMC_CLA_Trdstimpl_reg_u smc_cla_trdstimpl;
    SMC_CLA_Trdstinstfeatures_reg_u smc_cla_trdstinstfeatures;
    SMC_CLA_CDbgDebugTraceCfg_reg_u smc_cla_cdbgdebugtracecfg;
    SMC_CLA_CDbgClaCounter0Cfg_reg_u smc_cla_cdbgclacounter0cfg;
    SMC_CLA_CDbgClaCounter1Cfg_reg_u smc_cla_cdbgclacounter1cfg;
    SMC_CLA_CDbgClaCounter2Cfg_reg_u smc_cla_cdbgclacounter2cfg;
    SMC_CLA_CDbgClaCounter3Cfg_reg_u smc_cla_cdbgclacounter3cfg;
    SMC_CLA_CDbgNode0Eap0_reg_u smc_cla_cdbgnode0eap0;
    SMC_CLA_CDbgNode0Eap1_reg_u smc_cla_cdbgnode0eap1;
    SMC_CLA_CDbgNode1Eap0_reg_u smc_cla_cdbgnode1eap0;
    SMC_CLA_CDbgNode1Eap1_reg_u smc_cla_cdbgnode1eap1;
    SMC_CLA_CDbgNode2Eap0_reg_u smc_cla_cdbgnode2eap0;
    SMC_CLA_CDbgNode2Eap1_reg_u smc_cla_cdbgnode2eap1;
    SMC_CLA_CDbgNode3Eap0_reg_u smc_cla_cdbgnode3eap0;
    SMC_CLA_CDbgNode3Eap1_reg_u smc_cla_cdbgnode3eap1;
    SMC_CLA_CDbgSignalMask0_reg_u smc_cla_cdbgsignalmask0;
    SMC_CLA_CDbgSignalMatch0_reg_u smc_cla_cdbgsignalmatch0;
    SMC_CLA_CDbgSignalMask1_reg_u smc_cla_cdbgsignalmask1;
    SMC_CLA_CDbgSignalMatch1_reg_u smc_cla_cdbgsignalmatch1;
    SMC_CLA_CDbgSignalEdgeDetectCfg_reg_u smc_cla_cdbgsignaledgedetectcfg;
    SMC_CLA_CDbgEapStatus_reg_u smc_cla_cdbgeapstatus;
    SMC_CLA_CDbgClaCtrlStatus_reg_u smc_cla_cdbgclactrlstatus;
    SMC_CLA_CDbgRsvd0_reg_u smc_cla_cdbgrsvd0;
    SMC_CLA_CDbgRsvd1_reg_u smc_cla_cdbgrsvd1;
    SMC_CLA_CDbgRsvd2_reg_u smc_cla_cdbgrsvd2;
    SMC_CLA_CDbgTransitionMask_reg_u smc_cla_cdbgtransitionmask;
    SMC_CLA_CDbgTransitionFromValue_reg_u smc_cla_cdbgtransitionfromvalue;
    SMC_CLA_CDbgTransitionToValue_reg_u smc_cla_cdbgtransitiontovalue;
    SMC_CLA_CDbgOnesCountMask_reg_u smc_cla_cdbgonescountmask;
    SMC_CLA_CDbgOnesCountValue_reg_u smc_cla_cdbgonescountvalue;
    SMC_CLA_CDbgAnyChange_reg_u smc_cla_cdbganychange;
    SMC_CLA_CDbgSignalSnapshotNode0Eap0_reg_u smc_cla_cdbgsignalsnapshotnode0eap0;
    SMC_CLA_CDbgSignalSnapshotNode0Eap1_reg_u smc_cla_cdbgsignalsnapshotnode0eap1;
    SMC_CLA_CDbgSignalSnapshotNode1Eap0_reg_u smc_cla_cdbgsignalsnapshotnode1eap0;
    SMC_CLA_CDbgSignalSnapshotNode1Eap1_reg_u smc_cla_cdbgsignalsnapshotnode1eap1;
    SMC_CLA_CDbgSignalSnapshotNode2Eap0_reg_u smc_cla_cdbgsignalsnapshotnode2eap0;
    SMC_CLA_CDbgSignalSnapshotNode2Eap1_reg_u smc_cla_cdbgsignalsnapshotnode2eap1;
    SMC_CLA_CDbgSignalSnapshotNode3Eap0_reg_u smc_cla_cdbgsignalsnapshotnode3eap0;
    SMC_CLA_CDbgSignalSnapshotNode3Eap1_reg_u smc_cla_cdbgsignalsnapshotnode3eap1;
    SMC_CLA_CDbgClaTimeMatch_reg_u smc_cla_cdbgclatimematch;
    SMC_CLA_CDbgSignalMask2_reg_u smc_cla_cdbgsignalmask2;
    SMC_CLA_CDbgSignalMatch2_reg_u smc_cla_cdbgsignalmatch2;
    SMC_CLA_CDbgSignalMask3_reg_u smc_cla_cdbgsignalmask3;
    SMC_CLA_CDbgSignalMatch3_reg_u smc_cla_cdbgsignalmatch3;
    SMC_CLA_CDbgNode0Eap2_reg_u smc_cla_cdbgnode0eap2;
    SMC_CLA_CDbgNode0Eap3_reg_u smc_cla_cdbgnode0eap3;
    SMC_CLA_CDbgNode1Eap2_reg_u smc_cla_cdbgnode1eap2;
    SMC_CLA_CDbgNode1Eap3_reg_u smc_cla_cdbgnode1eap3;
    SMC_CLA_CDbgNode2Eap2_reg_u smc_cla_cdbgnode2eap2;
    SMC_CLA_CDbgNode2Eap3_reg_u smc_cla_cdbgnode2eap3;
    SMC_CLA_CDbgNode3Eap2_reg_u smc_cla_cdbgnode3eap2;
    SMC_CLA_CDbgNode3Eap3_reg_u smc_cla_cdbgnode3eap3;
    SMC_CLA_CDbgSignalSnapshotNode0Eap2_reg_u smc_cla_cdbgsignalsnapshotnode0eap2;
    SMC_CLA_CDbgSignalSnapshotNode0Eap3_reg_u smc_cla_cdbgsignalsnapshotnode0eap3;
    SMC_CLA_CDbgSignalSnapshotNode1Eap2_reg_u smc_cla_cdbgsignalsnapshotnode1eap2;
    SMC_CLA_CDbgSignalSnapshotNode1Eap3_reg_u smc_cla_cdbgsignalsnapshotnode1eap3;
    SMC_CLA_CDbgSignalSnapshotNode2Eap2_reg_u smc_cla_cdbgsignalsnapshotnode2eap2;
    SMC_CLA_CDbgSignalSnapshotNode2Eap3_reg_u smc_cla_cdbgsignalsnapshotnode2eap3;
    SMC_CLA_CDbgSignalSnapshotNode3Eap2_reg_u smc_cla_cdbgsignalsnapshotnode3eap2;
    SMC_CLA_CDbgSignalSnapshotNode3Eap3_reg_u smc_cla_cdbgsignalsnapshotnode3eap3;
    SMC_CLA_CDbgSignalDelayMuxSel_reg_u smc_cla_cdbgsignaldelaymuxsel;
    SMC_CLA_CDbgClaTimestampsync_reg_u smc_cla_cdbgclatimestampsync;
    SMC_CLA_CDbgClaXtriggerTimestretch_reg_u smc_cla_cdbgclaxtriggertimestretch;
    SMC_CLA_CrScratchpad_reg_u smc_cla_crscratchpad;
    SMC_CLA_Scratch_reg_u smc_cla_scratch;
    SMC_CLA_Trfunnelcontrol_reg_u smc_cla_trfunnelcontrol;
    SMC_CLA_Trfunnelimpl_reg_u smc_cla_trfunnelimpl;
    SMC_CLA_Trfunneldisinput_reg_u smc_cla_trfunneldisinput;
    SMC_CLA_Trramcontrol_reg_u smc_cla_trramcontrol;
    SMC_CLA_Trramimpl_reg_u smc_cla_trramimpl;
    SMC_CLA_Trramstartlow_reg_u smc_cla_trramstartlow;
    SMC_CLA_Trramstarthigh_reg_u smc_cla_trramstarthigh;
    SMC_CLA_Trramlimitlow_reg_u smc_cla_trramlimitlow;
    SMC_CLA_Trramlimithigh_reg_u smc_cla_trramlimithigh;
    SMC_CLA_Trramwplow_reg_u smc_cla_trramwplow;
    SMC_CLA_Trramwphigh_reg_u smc_cla_trramwphigh;
    SMC_CLA_Trramrplow_reg_u smc_cla_trramrplow;
    SMC_CLA_Trramrphigh_reg_u smc_cla_trramrphigh;
    SMC_CLA_Trramdata_reg_u smc_cla_trramdata;
    SMC_CLA_Trcustomramsmemlimitlow_reg_u smc_cla_trcustomramsmemlimitlow;
    SMC_CLA_Trdstramcontrol_reg_u smc_cla_trdstramcontrol;
    SMC_CLA_Trdstramimpl_reg_u smc_cla_trdstramimpl;
    SMC_CLA_Trdstramstartlow_reg_u smc_cla_trdstramstartlow;
    SMC_CLA_Trdstramstarthigh_reg_u smc_cla_trdstramstarthigh;
    SMC_CLA_Trdstramlimitlow_reg_u smc_cla_trdstramlimitlow;
    SMC_CLA_Trdstramlimithigh_reg_u smc_cla_trdstramlimithigh;
    SMC_CLA_Trdstramwplow_reg_u smc_cla_trdstramwplow;
    SMC_CLA_Trdstramwphigh_reg_u smc_cla_trdstramwphigh;
    SMC_CLA_Trdstramrplow_reg_u smc_cla_trdstramrplow;
    SMC_CLA_Trdstramrphigh_reg_u smc_cla_trdstramrphigh;
    SMC_CLA_Trdstramdata_reg_u smc_cla_trdstramdata;
    SMC_CLA_TrClusterFuseCfgLow_reg_u smc_cla_trclusterfusecfglow;
    SMC_CLA_TrClusterFuseCfgHi_reg_u smc_cla_trclusterfusecfghi;
    SMC_CLA_TrScratchLo_reg_u smc_cla_trscratchlo;
    SMC_CLA_TrScratchHi_reg_u smc_cla_trscratchhi;
    SMC_CLA_TrScratchpadLo_reg_u smc_cla_trscratchpadlo;
    SMC_CLA_TrScratchpadHi_reg_u smc_cla_trscratchpadhi;
    REMAPPED_REGION_MEM_WORD_reg_u ecam_region_mem_array[1048576];
    REMAPPED_REGION_MEM_WORD_reg_u mmode_region_mem_array[1048576];
    REMAPPED_REGION_MEM_WORD_reg_u xvisor_region_mem_array[1048576];
    PLIC_PRIORITY_reg_u smc_cluster_plic_priority[194];
    PLIC_PENDING_reg_u smc_cluster_plic_pending[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core0_meip_enable[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core1_meip_enable[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core2_meip_enable[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core3_meip_enable[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core0_seip_enable[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core1_seip_enable[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core2_seip_enable[7];
    PLIC_ENABLE_reg_u smc_cluster_plic_core3_seip_enable[7];
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core0_meip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core0_meip_claim_complete;
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core1_meip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core1_meip_claim_complete;
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core2_meip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core2_meip_claim_complete;
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core3_meip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core3_meip_claim_complete;
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core0_seip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core0_seip_claim_complete;
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core1_seip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core1_seip_claim_complete;
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core2_seip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core2_seip_claim_complete;
    PLIC_THRESHOLD_reg_u smc_cluster_plic_core3_seip_threshold;
    PLIC_CLAIM_COMPLETE_reg_u smc_cluster_plic_core3_seip_claim_complete;
    CLINT_MSIP_reg_u smc_cluster_clint_msip[4];
    CLINT_MTIMECMP_reg_u smc_cluster_clint_mtimecmp[4];
    CLINT_MTIME_reg_u smc_cluster_clint_mtime;
    BUS_ERROR_UNIT_CAUSE_reg_u smc_cluster_core0_beu_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u smc_cluster_core0_beu_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u smc_cluster_core0_beu_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u smc_cluster_core0_beu_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_ENABLE_reg_u smc_cluster_core0_beu_accrued_enable;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u smc_cluster_core0_beu_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u smc_cluster_core1_beu_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u smc_cluster_core1_beu_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u smc_cluster_core1_beu_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u smc_cluster_core1_beu_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_ENABLE_reg_u smc_cluster_core1_beu_accrued_enable;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u smc_cluster_core1_beu_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u smc_cluster_core2_beu_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u smc_cluster_core2_beu_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u smc_cluster_core2_beu_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u smc_cluster_core2_beu_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_ENABLE_reg_u smc_cluster_core2_beu_accrued_enable;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u smc_cluster_core2_beu_local_enable;
    BUS_ERROR_UNIT_CAUSE_reg_u smc_cluster_core3_beu_cause;
    BUS_ERROR_UNIT_PHYS_ADDR_reg_u smc_cluster_core3_beu_phys_addr;
    BUS_ERROR_UNIT_ENABLE_reg_u smc_cluster_core3_beu_enable;
    BUS_ERROR_UNIT_PLIC_ENABLE_reg_u smc_cluster_core3_beu_plic_enable;
    BUS_ERROR_UNIT_ACCRUED_ENABLE_reg_u smc_cluster_core3_beu_accrued_enable;
    BUS_ERROR_UNIT_LOCAL_ENABLE_reg_u smc_cluster_core3_beu_local_enable;
} smc_cpu_regmap_t;

#endif // __ASSEMBLER__

//==============================================================================
// Bit Fields for Address Map: smc_cpu
//==============================================================================

#define WDT_CTRL_WDOGSCALE_MASK  0xF
#define WDT_CTRL_WDOGSCALE_SHIFT 0

#define WDT_CTRL_RSVD0_MASK  0xF0
#define WDT_CTRL_RSVD0_SHIFT 4

#define WDT_CTRL_WDOGRSTEN_MASK  0x100
#define WDT_CTRL_WDOGRSTEN_SHIFT 8

#define WDT_CTRL_WDOGZEROCMP_MASK  0x200
#define WDT_CTRL_WDOGZEROCMP_SHIFT 9

#define WDT_CTRL_RSVD1_MASK  0xC00
#define WDT_CTRL_RSVD1_SHIFT 10

#define WDT_CTRL_WDOGENALWAYS_MASK  0x1000
#define WDT_CTRL_WDOGENALWAYS_SHIFT 12

#define WDT_CTRL_WDOGCOREAWAKE_MASK  0x2000
#define WDT_CTRL_WDOGCOREAWAKE_SHIFT 13

#define WDT_CTRL_RSVD2_MASK  0xFFFC000
#define WDT_CTRL_RSVD2_SHIFT 14

#define WDT_CTRL_WDOGIP0_MASK  0x10000000
#define WDT_CTRL_WDOGIP0_SHIFT 28

#define WDT_CTRL_RSVD3_MASK  0xE0000000
#define WDT_CTRL_RSVD3_SHIFT 29

#define WDT_COUNT_WDOGCOUNT_MASK  0x7FFFFFFF
#define WDT_COUNT_WDOGCOUNT_SHIFT 0

#define WDT_SCALED_COUNT_WDOGS_MASK  0xFFFF
#define WDT_SCALED_COUNT_WDOGS_SHIFT 0

#define WDT_FEED_WDOGFEED_MASK  0xFFFFFFFF
#define WDT_FEED_WDOGFEED_SHIFT 0

#define WDT_KEY_WDOGKEY_MASK  0xFFFFFFFF
#define WDT_KEY_WDOGKEY_SHIFT 0

#define WDT_CMP_WDOGCMP0_MASK  0xFFFF
#define WDT_CMP_WDOGCMP0_SHIFT 0

#define DEBUG_MODULE_ABSTRACTDATA_DATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_ABSTRACTDATA_DATA_SHIFT 0

#define DEBUG_MODULE_DMCONTROL_DMACTIVE_MASK  0x1
#define DEBUG_MODULE_DMCONTROL_DMACTIVE_SHIFT 0

#define DEBUG_MODULE_DMCONTROL_NDMRESET_MASK  0x2
#define DEBUG_MODULE_DMCONTROL_NDMRESET_SHIFT 1

#define DEBUG_MODULE_DMCONTROL_CLRRESETHALTREQ_MASK  0x4
#define DEBUG_MODULE_DMCONTROL_CLRRESETHALTREQ_SHIFT 2

#define DEBUG_MODULE_DMCONTROL_SETRESETHALTREQ_MASK  0x8
#define DEBUG_MODULE_DMCONTROL_SETRESETHALTREQ_SHIFT 3

#define DEBUG_MODULE_DMCONTROL__RESERVED_5_4_MASK  0x30
#define DEBUG_MODULE_DMCONTROL__RESERVED_5_4_SHIFT 4

#define DEBUG_MODULE_DMCONTROL_HARTSELHI_MASK  0xFFC0
#define DEBUG_MODULE_DMCONTROL_HARTSELHI_SHIFT 6

#define DEBUG_MODULE_DMCONTROL_HARTSELLO_MASK  0x3FF0000
#define DEBUG_MODULE_DMCONTROL_HARTSELLO_SHIFT 16

#define DEBUG_MODULE_DMCONTROL_HASEL_MASK  0x4000000
#define DEBUG_MODULE_DMCONTROL_HASEL_SHIFT 26

#define DEBUG_MODULE_DMCONTROL__RESERVED_27_MASK  0x8000000
#define DEBUG_MODULE_DMCONTROL__RESERVED_27_SHIFT 27

#define DEBUG_MODULE_DMCONTROL_ACKHAVERESET_MASK  0x10000000
#define DEBUG_MODULE_DMCONTROL_ACKHAVERESET_SHIFT 28

#define DEBUG_MODULE_DMCONTROL_HARTRESET_MASK  0x20000000
#define DEBUG_MODULE_DMCONTROL_HARTRESET_SHIFT 29

#define DEBUG_MODULE_DMCONTROL_RESUMEREQ_MASK  0x40000000
#define DEBUG_MODULE_DMCONTROL_RESUMEREQ_SHIFT 30

#define DEBUG_MODULE_DMCONTROL_HALTREQ_MASK  0x80000000
#define DEBUG_MODULE_DMCONTROL_HALTREQ_SHIFT 31

#define DEBUG_MODULE_DMSTATUS_VERSION_MASK  0xF
#define DEBUG_MODULE_DMSTATUS_VERSION_SHIFT 0

#define DEBUG_MODULE_DMSTATUS_CONFSTRPTRVALID_MASK  0x10
#define DEBUG_MODULE_DMSTATUS_CONFSTRPTRVALID_SHIFT 4

#define DEBUG_MODULE_DMSTATUS_HASRESETHALTREQ_MASK  0x20
#define DEBUG_MODULE_DMSTATUS_HASRESETHALTREQ_SHIFT 5

#define DEBUG_MODULE_DMSTATUS_AUTHBUSY_MASK  0x40
#define DEBUG_MODULE_DMSTATUS_AUTHBUSY_SHIFT 6

#define DEBUG_MODULE_DMSTATUS_AUTHENTICATED_MASK  0x80
#define DEBUG_MODULE_DMSTATUS_AUTHENTICATED_SHIFT 7

#define DEBUG_MODULE_DMSTATUS_ANYHALTED_MASK  0x100
#define DEBUG_MODULE_DMSTATUS_ANYHALTED_SHIFT 8

#define DEBUG_MODULE_DMSTATUS_ALLHALTED_MASK  0x200
#define DEBUG_MODULE_DMSTATUS_ALLHALTED_SHIFT 9

#define DEBUG_MODULE_DMSTATUS_ANYRUNNING_MASK  0x400
#define DEBUG_MODULE_DMSTATUS_ANYRUNNING_SHIFT 10

#define DEBUG_MODULE_DMSTATUS_ALLRUNNING_MASK  0x800
#define DEBUG_MODULE_DMSTATUS_ALLRUNNING_SHIFT 11

#define DEBUG_MODULE_DMSTATUS_ANYUNAVAIL_MASK  0x1000
#define DEBUG_MODULE_DMSTATUS_ANYUNAVAIL_SHIFT 12

#define DEBUG_MODULE_DMSTATUS_ALLUNAVAIL_MASK  0x2000
#define DEBUG_MODULE_DMSTATUS_ALLUNAVAIL_SHIFT 13

#define DEBUG_MODULE_DMSTATUS_ANYNONEXISTENT_MASK  0x4000
#define DEBUG_MODULE_DMSTATUS_ANYNONEXISTENT_SHIFT 14

#define DEBUG_MODULE_DMSTATUS_ALLNONEXISTENT_MASK  0x8000
#define DEBUG_MODULE_DMSTATUS_ALLNONEXISTENT_SHIFT 15

#define DEBUG_MODULE_DMSTATUS_ANYRESUMEACK_MASK  0x10000
#define DEBUG_MODULE_DMSTATUS_ANYRESUMEACK_SHIFT 16

#define DEBUG_MODULE_DMSTATUS_ALLRESUMEACK_MASK  0x20000
#define DEBUG_MODULE_DMSTATUS_ALLRESUMEACK_SHIFT 17

#define DEBUG_MODULE_DMSTATUS_ANYHAVERESET_MASK  0x40000
#define DEBUG_MODULE_DMSTATUS_ANYHAVERESET_SHIFT 18

#define DEBUG_MODULE_DMSTATUS_ALLHAVERESET_MASK  0x80000
#define DEBUG_MODULE_DMSTATUS_ALLHAVERESET_SHIFT 19

#define DEBUG_MODULE_DMSTATUS__RESERVED_21_20_MASK  0x300000
#define DEBUG_MODULE_DMSTATUS__RESERVED_21_20_SHIFT 20

#define DEBUG_MODULE_DMSTATUS_IMPEBREAK_MASK  0x400000
#define DEBUG_MODULE_DMSTATUS_IMPEBREAK_SHIFT 22

#define DEBUG_MODULE_DMSTATUS__RESERVED_31_23_MASK  0xFF800000
#define DEBUG_MODULE_DMSTATUS__RESERVED_31_23_SHIFT 23

#define DEBUG_MODULE_HARTINFO_DATAADDR_MASK  0xFFF
#define DEBUG_MODULE_HARTINFO_DATAADDR_SHIFT 0

#define DEBUG_MODULE_HARTINFO_DATASIZE_MASK  0xF000
#define DEBUG_MODULE_HARTINFO_DATASIZE_SHIFT 12

#define DEBUG_MODULE_HARTINFO_DATAACCESS_MASK  0x10000
#define DEBUG_MODULE_HARTINFO_DATAACCESS_SHIFT 16

#define DEBUG_MODULE_HARTINFO__RESERVED_19_17_MASK  0xE0000
#define DEBUG_MODULE_HARTINFO__RESERVED_19_17_SHIFT 17

#define DEBUG_MODULE_HARTINFO_NSCRATCH_MASK  0xF00000
#define DEBUG_MODULE_HARTINFO_NSCRATCH_SHIFT 20

#define DEBUG_MODULE_HARTINFO__RESERVED_31_24_MASK  0xFF000000
#define DEBUG_MODULE_HARTINFO__RESERVED_31_24_SHIFT 24

#define DEBUG_MODULE_HALTSUM1_HALTSUM1_MASK  0xFFFFFFFF
#define DEBUG_MODULE_HALTSUM1_HALTSUM1_SHIFT 0

#define DEBUG_MODULE_HAWINDOWSEL_HAWINDOWSEL_MASK  0x7FFF
#define DEBUG_MODULE_HAWINDOWSEL_HAWINDOWSEL_SHIFT 0

#define DEBUG_MODULE_HAWINDOWSEL__RESERVED_31_15_MASK  0xFFFF8000
#define DEBUG_MODULE_HAWINDOWSEL__RESERVED_31_15_SHIFT 15

#define DEBUG_MODULE_HAWINDOW_MASKDATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_HAWINDOW_MASKDATA_SHIFT 0

#define DEBUG_MODULE_ABSTRACTCS_DATACOUNT_MASK  0xF
#define DEBUG_MODULE_ABSTRACTCS_DATACOUNT_SHIFT 0

#define DEBUG_MODULE_ABSTRACTCS__RESERVED_7_4_MASK  0xF0
#define DEBUG_MODULE_ABSTRACTCS__RESERVED_7_4_SHIFT 4

#define DEBUG_MODULE_ABSTRACTCS_CMDERR_MASK  0x700
#define DEBUG_MODULE_ABSTRACTCS_CMDERR_SHIFT 8

#define DEBUG_MODULE_ABSTRACTCS__RESERVED_11_MASK  0x800
#define DEBUG_MODULE_ABSTRACTCS__RESERVED_11_SHIFT 11

#define DEBUG_MODULE_ABSTRACTCS_BUSY_MASK  0x1000
#define DEBUG_MODULE_ABSTRACTCS_BUSY_SHIFT 12

#define DEBUG_MODULE_ABSTRACTCS__RESERVED_23_13_MASK  0xFFE000
#define DEBUG_MODULE_ABSTRACTCS__RESERVED_23_13_SHIFT 13

#define DEBUG_MODULE_ABSTRACTCS_PROGBUFSIZE_MASK  0x1F000000
#define DEBUG_MODULE_ABSTRACTCS_PROGBUFSIZE_SHIFT 24

#define DEBUG_MODULE_ABSTRACTCS__RESERVED_31_29_MASK  0xE0000000
#define DEBUG_MODULE_ABSTRACTCS__RESERVED_31_29_SHIFT 29

#define DEBUG_MODULE_COMMAND_CONTROL_MASK  0xFFFFFF
#define DEBUG_MODULE_COMMAND_CONTROL_SHIFT 0

#define DEBUG_MODULE_COMMAND_CMDTYPE_MASK  0xFF000000
#define DEBUG_MODULE_COMMAND_CMDTYPE_SHIFT 24

#define DEBUG_MODULE_ABSTRACTAUTO_AUTOEXECDATA_MASK  0xFFF
#define DEBUG_MODULE_ABSTRACTAUTO_AUTOEXECDATA_SHIFT 0

#define DEBUG_MODULE_ABSTRACTAUTO__RESERVED_15_12_MASK  0xF000
#define DEBUG_MODULE_ABSTRACTAUTO__RESERVED_15_12_SHIFT 12

#define DEBUG_MODULE_ABSTRACTAUTO_AUTOEXECPROGBUF_MASK  0xFFFF0000
#define DEBUG_MODULE_ABSTRACTAUTO_AUTOEXECPROGBUF_SHIFT 16

#define DEBUG_MODULE_CONFSTRPTR_ADDR_MASK  0xFFFFFFFF
#define DEBUG_MODULE_CONFSTRPTR_ADDR_SHIFT 0

#define DEBUG_MODULE_NEXTDM_ADDR_MASK  0xFFFFFFFF
#define DEBUG_MODULE_NEXTDM_ADDR_SHIFT 0

#define DEBUG_MODULE_PROGBUF_DATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_PROGBUF_DATA_SHIFT 0

#define DEBUG_MODULE_AUTHDATA_DATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_AUTHDATA_DATA_SHIFT 0

#define DEBUG_MODULE_HALTSUM2_HALTSUM2_MASK  0xFFFFFFFF
#define DEBUG_MODULE_HALTSUM2_HALTSUM2_SHIFT 0

#define DEBUG_MODULE_HALTSUM3_HALTSUM3_MASK  0xFFFFFFFF
#define DEBUG_MODULE_HALTSUM3_HALTSUM3_SHIFT 0

#define DEBUG_MODULE_SBADDRESS3_ADDRESS_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBADDRESS3_ADDRESS_SHIFT 0

#define DEBUG_MODULE_SBCS_SBACCESS8_MASK  0x1
#define DEBUG_MODULE_SBCS_SBACCESS8_SHIFT 0

#define DEBUG_MODULE_SBCS_SBACCESS16_MASK  0x2
#define DEBUG_MODULE_SBCS_SBACCESS16_SHIFT 1

#define DEBUG_MODULE_SBCS_SBACCESS32_MASK  0x4
#define DEBUG_MODULE_SBCS_SBACCESS32_SHIFT 2

#define DEBUG_MODULE_SBCS_SBACCESS64_MASK  0x8
#define DEBUG_MODULE_SBCS_SBACCESS64_SHIFT 3

#define DEBUG_MODULE_SBCS_SBACCESS128_MASK  0x10
#define DEBUG_MODULE_SBCS_SBACCESS128_SHIFT 4

#define DEBUG_MODULE_SBCS_SBASIZE_MASK  0x1E0
#define DEBUG_MODULE_SBCS_SBASIZE_SHIFT 5

#define DEBUG_MODULE_SBCS_SBERROR_MASK  0xE00
#define DEBUG_MODULE_SBCS_SBERROR_SHIFT 9

#define DEBUG_MODULE_SBCS__RESERVED_14_12_MASK  0x7000
#define DEBUG_MODULE_SBCS__RESERVED_14_12_SHIFT 12

#define DEBUG_MODULE_SBCS_SBREADONDATA_MASK  0x8000
#define DEBUG_MODULE_SBCS_SBREADONDATA_SHIFT 15

#define DEBUG_MODULE_SBCS_SBAUTOINCREMENT_MASK  0x10000
#define DEBUG_MODULE_SBCS_SBAUTOINCREMENT_SHIFT 16

#define DEBUG_MODULE_SBCS_SBACCESS_MASK  0xE0000
#define DEBUG_MODULE_SBCS_SBACCESS_SHIFT 17

#define DEBUG_MODULE_SBCS_SBREADONADDR_MASK  0x100000
#define DEBUG_MODULE_SBCS_SBREADONADDR_SHIFT 20

#define DEBUG_MODULE_SBCS_SBBUSY_MASK  0x200000
#define DEBUG_MODULE_SBCS_SBBUSY_SHIFT 21

#define DEBUG_MODULE_SBCS_SBBUSYERROR_MASK  0x400000
#define DEBUG_MODULE_SBCS_SBBUSYERROR_SHIFT 22

#define DEBUG_MODULE_SBCS__RESERVED_28_23_MASK  0x1F800000
#define DEBUG_MODULE_SBCS__RESERVED_28_23_SHIFT 23

#define DEBUG_MODULE_SBCS_SBVERSION_MASK  0xE0000000
#define DEBUG_MODULE_SBCS_SBVERSION_SHIFT 29

#define DEBUG_MODULE_SBADDRESS0_ADDRESS_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBADDRESS0_ADDRESS_SHIFT 0

#define DEBUG_MODULE_SBADDRESS1_ADDRESS_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBADDRESS1_ADDRESS_SHIFT 0

#define DEBUG_MODULE_SBADDRESS2_ADDRESS_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBADDRESS2_ADDRESS_SHIFT 0

#define DEBUG_MODULE_SBDATA0_DATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBDATA0_DATA_SHIFT 0

#define DEBUG_MODULE_SBDATA1_DATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBDATA1_DATA_SHIFT 0

#define DEBUG_MODULE_SBDATA2_DATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBDATA2_DATA_SHIFT 0

#define DEBUG_MODULE_SBDATA3_DATA_MASK  0xFFFFFFFF
#define DEBUG_MODULE_SBDATA3_DATA_SHIFT 0

#define DEBUG_MODULE_HALTSUM0_HALTSUM0_MASK  0xFFFFFFFF
#define DEBUG_MODULE_HALTSUM0_HALTSUM0_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_VERSION_LO_VERSION_LO_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_VERSION_LO_VERSION_LO_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_VERSION_HI_VERSION_HI_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_VERSION_HI_VERSION_HI_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_CHIP_ID_CHIP_ID_MASK  0x3
#define SMC_WRAP_RESET_UNIT_MASTER_CHIP_ID_CHIP_ID_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_LC_STATE_LC_STATE_MASK  0xF
#define SMC_WRAP_RESET_UNIT_MASTER_LC_STATE_LC_STATE_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_SS_CONFIG_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_SS_CONFIG_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_LOCK_CONFIG_LOCK_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_LOCK_CONFIG_LOCK_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_NDMRESET_PROCESS_MASK  0xF
#define SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_NDMRESET_PROCESS_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_NDMRESET_REQUEST_MASK  0xF0
#define SMC_WRAP_RESET_UNIT_MASTER_NDM_RESET_NDMRESET_REQUEST_SHIFT 4

#define SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_N_RESET_N_N0_SCAN_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_N_RESET_N_N0_SCAN_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_WARM_RESET_N_RESET_N_N0_SCAN_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_WARM_RESET_N_RESET_N_N0_SCAN_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_HOLD_CONFIGURATION_STATE_HOLD_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_CONFIG_HOLD_CONFIGURATION_STATE_HOLD_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_SRAM_HOLD_SRAM_HOLD_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_SRAM_HOLD_SRAM_HOLD_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_CRITICAL_HOLD_CRITICAL_SIGNAL_HOLD_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_CRITICAL_HOLD_CRITICAL_SIGNAL_HOLD_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_DEBUG_HOLD_DEBUG_HOLD_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_DEBUG_HOLD_DEBUG_HOLD_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_RESET_COMPLETE_RESET_COMPLETE_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_RESET_COMPLETE_RESET_COMPLETE_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_LOCK_COLD_RESET_LOCK_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_COLD_RESET_LOCK_COLD_RESET_LOCK_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_SS_FORCE_TO_REF_CLK_FORCE_SS_TO_REF_CLK_N_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_SS_FORCE_TO_REF_CLK_FORCE_SS_TO_REF_CLK_N_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_STRAPS_LO_STRAPS_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_STRAPS_LO_STRAPS_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_STRAPS_HI_STRAPS_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_STRAPS_HI_STRAPS_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_I3C_RESET_N_N0_SCAN_MASK  0x1
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_I3C_RESET_N_N0_SCAN_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_PVT_RESET_N_N0_SCAN_MASK  0x10
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_PVT_RESET_N_N0_SCAN_SHIFT 4

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_AVS_RESET_N_N0_SCAN_MASK  0x100
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_AVS_RESET_N_N0_SCAN_SHIFT 8

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_I2C_RESET_N_N0_SCAN_MASK  0x1000
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_I2C_RESET_N_N0_SCAN_SHIFT 12

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_UART_RESET_N_N0_SCAN_MASK  0x10000
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_UART_RESET_N_N0_SCAN_SHIFT 16

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_PTP_RESET_N_N0_SCAN_MASK  0x100000
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_PTP_RESET_N_N0_SCAN_SHIFT 20

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_TELEMETRY_RESET_N_N0_SCAN_MASK  0x1000000
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_TELEMETRY_RESET_N_N0_SCAN_SHIFT 24

#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_FABRIC_RESET_N_N0_SCAN_MASK  0x10000000
#define SMC_WRAP_RESET_UNIT_MASTER_PERIPHERAL_RESETS_FABRIC_RESET_N_N0_SCAN_SHIFT 28

#define SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_BANK_CHIP_MASK  0xF
#define SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_BANK_CHIP_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_BANK_INSTANCE_MASK  0xF0
#define SMC_WRAP_RESET_UNIT_MASTER_RAS_BANK_INFO_BANK_INSTANCE_SHIFT 4

#define SMC_WRAP_RESET_UNIT_MASTER_SYNC_REG_SYNC_MASK  0x1
#define SMC_WRAP_RESET_UNIT_MASTER_SYNC_REG_SYNC_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_REG_ISOLATE_REQ_REG_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_REG_ISOLATE_REQ_REG_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_PINEN_REG_ISOLATE_REQ_PINEN_REG_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_PINEN_REG_ISOLATE_REQ_PINEN_REG_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMC_REG_ISOLATE_REQ_SMC_REG_MASK  0x1
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMC_REG_ISOLATE_REQ_SMC_REG_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMCEN_REG_ISOLATE_REQ_SMCEN_REG_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_SMCEN_REG_ISOLATE_REQ_SMCEN_REG_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_ISOLATE_REQ_PIN_MASK  0x1
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_ISOLATE_REQ_PIN_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_COOL_RESET_N_I_MASK  0x10
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_COOL_RESET_N_I_SHIFT 4

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_COOL_RESET_N_O_MASK  0x100
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_VIS_COOL_RESET_N_O_SHIFT 8

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_COUNTER_VALUE_ISOLATE_REQ_FLR_COUNTER_VALUE_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_COUNTER_VALUE_ISOLATE_REQ_FLR_COUNTER_VALUE_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_MASK  0xFFFFFFFF
#define SMC_WRAP_RESET_UNIT_MASTER_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_ISOLATE_REQ_FLR_RESET_COUNTER_VALUE_SHIFT 0

#define SMC_WRAP_RESET_UNIT_MASTER_D2D_FORCE_STALL_FORCE_STALL_MASK  0x1
#define SMC_WRAP_RESET_UNIT_MASTER_D2D_FORCE_STALL_FORCE_STALL_SHIFT 0

#define SMC_WRAP_SCRATCH_SCRATCH_DATA_MASK  0xFFFFFFFF
#define SMC_WRAP_SCRATCH_SCRATCH_DATA_SHIFT 0

#define SMC_PLL_CNTL_CGM_STATUS_LOCK_DETECT_MASK  0x1
#define SMC_PLL_CNTL_CGM_STATUS_LOCK_DETECT_SHIFT 0

#define SMC_PLL_CNTL_CGM_STATUS_DEBUG_STATUS_MASK  0xF0
#define SMC_PLL_CNTL_CGM_STATUS_DEBUG_STATUS_SHIFT 4

#define SMC_PLL_CNTL_AWM_CTRL_FREQ_SEL_ONE_HOT_CLK0_MASK  0x7
#define SMC_PLL_CNTL_AWM_CTRL_FREQ_SEL_ONE_HOT_CLK0_SHIFT 0

#define SMC_PLL_CNTL_AWM_CTRL_FREQ_SEL_ONE_HOT_CLK1_MASK  0x38
#define SMC_PLL_CNTL_AWM_CTRL_FREQ_SEL_ONE_HOT_CLK1_SHIFT 3

#define SMC_PLL_CNTL_AWM_CTRL_FREQ_SEL_ONE_HOT_CLK2_MASK  0x1C0
#define SMC_PLL_CNTL_AWM_CTRL_FREQ_SEL_ONE_HOT_CLK2_SHIFT 6

#define SMC_PLL_CNTL_AWM_CTRL_DROOP_MASK  0x70000
#define SMC_PLL_CNTL_AWM_CTRL_DROOP_SHIFT 16

#define SMC_PLL_CNTL_AWM_STATUS_LOCK_DETECT_MASK  0x7
#define SMC_PLL_CNTL_AWM_STATUS_LOCK_DETECT_SHIFT 0

#define SMC_PLL_CNTL_AWM_STATUS_DEBUG_STATUS_MASK  0xF0
#define SMC_PLL_CNTL_AWM_STATUS_DEBUG_STATUS_SHIFT 4

#define SMC_PLL_CNTL_AWM_STATUS_DROOP_INTERRUPT_MASK  0x1F00
#define SMC_PLL_CNTL_AWM_STATUS_DROOP_INTERRUPT_SHIFT 8

#define SMC_PLL_CNTL_AG_MUX_SELECT_CGM_CLKMUX_SEL_MASK  0xFF
#define SMC_PLL_CNTL_AG_MUX_SELECT_CGM_CLKMUX_SEL_SHIFT 0

#define SMC_PLL_CNTL_AG_MUX_SELECT_CGM_AG_MUX_SEL_MASK  0xFF00
#define SMC_PLL_CNTL_AG_MUX_SELECT_CGM_AG_MUX_SEL_SHIFT 8

#define SMC_PLL_CNTL_AG_MUX_SELECT_AWM_CLKMUX_SEL_MASK  0x3F0000
#define SMC_PLL_CNTL_AG_MUX_SELECT_AWM_CLKMUX_SEL_SHIFT 16

#define SMC_PLL_CNTL_AG_MUX_SELECT_AWM_AG_MUX_SEL_MASK  0x3F000000
#define SMC_PLL_CNTL_AG_MUX_SELECT_AWM_AG_MUX_SEL_SHIFT 24

#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_GPIO_MUX_SEL_MASK  0x7
#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_GPIO_MUX_SEL_SHIFT 0

#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_POSTDIV_DIVIDER_MASK  0xFF0
#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_POSTDIV_DIVIDER_SHIFT 4

#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_POSTDIV_USE_POSTDIV_MASK  0x1000
#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_POSTDIV_USE_POSTDIV_SHIFT 12

#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_POSTDIV_UPDATE_DIV_MASK  0x10000
#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_POSTDIV_UPDATE_DIV_SHIFT 16

#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_CLK_OBS_EN_MASK  0x100000
#define SMC_PLL_CNTL_GPIO_CLK_OBS_CTRL_CLK_OBS_EN_SHIFT 20

#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_CGM_0_CLK_COUNT_EN_MASK  0xF
#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_CGM_0_CLK_COUNT_EN_SHIFT 0

#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_CGM_1_CLK_COUNT_EN_MASK  0xF0
#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_CGM_1_CLK_COUNT_EN_SHIFT 4

#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_AWM_0_CLK_COUNT_EN_MASK  0x700
#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_AWM_0_CLK_COUNT_EN_SHIFT 8

#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_AWM_1_CLK_COUNT_EN_MASK  0x7000
#define SMC_PLL_CNTL_CLOCK_COUNTER_CTRL_AWM_1_CLK_COUNT_EN_SHIFT 12

#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_CGM_0_CLK_COUNT_VALID_MASK  0xF
#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_CGM_0_CLK_COUNT_VALID_SHIFT 0

#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_CGM_1_CLK_COUNT_VALID_MASK  0xF0
#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_CGM_1_CLK_COUNT_VALID_SHIFT 4

#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_AWM_0_CLK_COUNT_VALID_MASK  0x700
#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_AWM_0_CLK_COUNT_VALID_SHIFT 8

#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_AWM_1_CLK_COUNT_VALID_MASK  0x7000
#define SMC_PLL_CNTL_CLOCK_COUNTER_STATUS_AWM_1_CLK_COUNT_VALID_SHIFT 12

#define SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_REFCLK_COUNT_PERIOD_LO_MASK  0xFFFFFFFF
#define SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_LO_REFCLK_COUNT_PERIOD_LO_SHIFT 0

#define SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_REFCLK_COUNT_PERIOD_HI_MASK  0xFFFFFFFF
#define SMC_PLL_CNTL_REF_CLK_COUNT_PERIOD_HI_REFCLK_COUNT_PERIOD_HI_SHIFT 0

#define SMC_PLL_CNTL_CLOCK_COUNTER_LO_CLOCK_COUNT_LO_MASK  0xFFFFFFFF
#define SMC_PLL_CNTL_CLOCK_COUNTER_LO_CLOCK_COUNT_LO_SHIFT 0

#define SMC_PLL_CNTL_CLOCK_COUNTER_HI_CLOCK_COUNT_HI_MASK  0xFFFFFFFF
#define SMC_PLL_CNTL_CLOCK_COUNTER_HI_CLOCK_COUNT_HI_SHIFT 0

#define CGM_ENABLES_CGM_ENABLE_MASK  0x1
#define CGM_ENABLES_CGM_ENABLE_SHIFT 0

#define CGM_ENABLES_FREQ_ACQ_ENABLE_MASK  0x2
#define CGM_ENABLES_FREQ_ACQ_ENABLE_SHIFT 1

#define CGM_ENABLES_DROPOUT_ENABLE_MASK  0x4
#define CGM_ENABLES_DROPOUT_ENABLE_SHIFT 2

#define CGM_FCW_INT_FCW_INT_MASK  0xFF
#define CGM_FCW_INT_FCW_INT_SHIFT 0

#define CGM_FCW_FRAC_FCW_FRAC_MASK  0x3FFF
#define CGM_FCW_FRAC_FCW_FRAC_SHIFT 0

#define CGM_PREDIV_PREDIV_MASK  0x3
#define CGM_PREDIV_PREDIV_SHIFT 0

#define CGM_POSTDIV_ARRAY_0_POSTDIV0_MASK  0x7
#define CGM_POSTDIV_ARRAY_0_POSTDIV0_SHIFT 0

#define CGM_POSTDIV_ARRAY_0_POSTDIV1_MASK  0x38
#define CGM_POSTDIV_ARRAY_0_POSTDIV1_SHIFT 3

#define CGM_POSTDIV_ARRAY_0_POSTDIV2_MASK  0x1C0
#define CGM_POSTDIV_ARRAY_0_POSTDIV2_SHIFT 6

#define CGM_POSTDIV_ARRAY_0_POSTDIV3_MASK  0xE00
#define CGM_POSTDIV_ARRAY_0_POSTDIV3_SHIFT 9

#define CGM_POSTDIV_CONFIG_POSTDIV0_CONFIG_MASK  0x3
#define CGM_POSTDIV_CONFIG_POSTDIV0_CONFIG_SHIFT 0

#define CGM_POSTDIV_CONFIG_POSTDIV1_CONFIG_MASK  0xC
#define CGM_POSTDIV_CONFIG_POSTDIV1_CONFIG_SHIFT 2

#define CGM_POSTDIV_CONFIG_POSTDIV2_CONFIG_MASK  0x30
#define CGM_POSTDIV_CONFIG_POSTDIV2_CONFIG_SHIFT 4

#define CGM_POSTDIV_CONFIG_POSTDIV3_CONFIG_MASK  0xC0
#define CGM_POSTDIV_CONFIG_POSTDIV3_CONFIG_SHIFT 6

#define CGM_LOCK_CONFIG_FREQ_LOCK_THRESHOLD_MASK  0x7F
#define CGM_LOCK_CONFIG_FREQ_LOCK_THRESHOLD_SHIFT 0

#define CGM_REG_UPDATE_REG_UPDATE_MASK  0x1
#define CGM_REG_UPDATE_REG_UPDATE_SHIFT 0

#define CGM_OPEN_LOOP_OPEN_LOOP_ARBITER_MASK  0x1
#define CGM_OPEN_LOOP_OPEN_LOOP_ARBITER_SHIFT 0

#define CGM_OPEN_LOOP_OPEN_LOOP_BYPASS_MASK  0x2
#define CGM_OPEN_LOOP_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM_OPEN_LOOP_OPEN_LOOP_CODE_MASK  0x3FFC
#define CGM_OPEN_LOOP_OPEN_LOOP_CODE_SHIFT 2

#define CGM_LOCK_MONITOR_LOCK_MONITOR_MASK  0xFFFF
#define CGM_LOCK_MONITOR_LOCK_MONITOR_SHIFT 0

#define CGM_SAMPLE_STROBE_SAMPLE_STROBE_MASK  0x1
#define CGM_SAMPLE_STROBE_SAMPLE_STROBE_SHIFT 0

#define CGM_DM0_READ_DM0_MASK  0xFFFF
#define CGM_DM0_READ_DM0_SHIFT 0

#define CGM_DM1_READ_DM1_MASK  0xFFFF
#define CGM_DM1_READ_DM1_SHIFT 0

#define CGM_CGM_STATUS_LOCK_DETECT_MASK  0x1
#define CGM_CGM_STATUS_LOCK_DETECT_SHIFT 0

#define CGM_CGM_STATUS_FREQ_MONITOR_DONE_MASK  0x2
#define CGM_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 1

#define CGM_CGM_STATUS_DM0_WINDOW_DONE_MASK  0x4
#define CGM_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 2

#define CGM_DM2_READ_DM2_MASK  0xFFFF
#define CGM_DM2_READ_DM2_SHIFT 0

#define CGM_DM3_READ_DM3_MASK  0xFFFF
#define CGM_DM3_READ_DM3_SHIFT 0

#define CGM_DCO_CODE_INST_READ_DCO_CODE_INST_MASK  0xFFFF
#define CGM_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define CGM_MONITOR_CONFIG_DM0_ENABLE_MASK  0x1
#define CGM_MONITOR_CONFIG_DM0_ENABLE_SHIFT 0

#define CGM_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK  0x1
#define CGM_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK  0x6
#define CGM_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK  0x78
#define CGM_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK  0xFFFF
#define CGM_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM_DM0_CONFIG_DM0_WINDOW_MODE_MASK  0x7
#define CGM_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM_DM0_CONFIG_DM0_WINDOW_MASK  0x78
#define CGM_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM_FCW_INC_FCW_INC_MASK  0xFFFF
#define CGM_FCW_INC_FCW_INC_SHIFT 0

#define CGM_SSC_HALF_PERIOD_SSC_HALF_PERIOD_MASK  0xFFFF
#define CGM_SSC_HALF_PERIOD_SSC_HALF_PERIOD_SHIFT 0

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_RAMP_MASK  0xF
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_RAMP_SHIFT 0

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_HOP_MASK  0xF0
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_DYNAMIC_HOP_SHIFT 4

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_STATIC_MASK  0xF00
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_RESOURCE_CONFIGURATION_STATIC_SHIFT 8

#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_DROOP_RESPONSE_ENABLE_MASK  0x1000
#define GLOBAL_RESOURCE_CONFIGURATION_ENABLES_DROOP_RESPONSE_ENABLE_SHIFT 12

#define GLOBAL_DYNAMIC_SCHEME_0_DVFS_MODE_MASK  0x7
#define GLOBAL_DYNAMIC_SCHEME_0_DVFS_MODE_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_1_WAIT_DURATION_MASK  0xFF
#define GLOBAL_DYNAMIC_SCHEME_1_WAIT_DURATION_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_2_WATCH_DURATION_1_MASK  0xFF
#define GLOBAL_DYNAMIC_SCHEME_2_WATCH_DURATION_1_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_2_FLOOR_DURATION_1_MASK  0xFF00
#define GLOBAL_DYNAMIC_SCHEME_2_FLOOR_DURATION_1_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_3_WATCH_DURATION_2_MASK  0xFF
#define GLOBAL_DYNAMIC_SCHEME_3_WATCH_DURATION_2_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_3_FLOOR_DURATION_2_MASK  0xFF00
#define GLOBAL_DYNAMIC_SCHEME_3_FLOOR_DURATION_2_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_4_WATCH_DURATION_3_MASK  0xFF
#define GLOBAL_DYNAMIC_SCHEME_4_WATCH_DURATION_3_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_4_FLOOR_DURATION_3_MASK  0xFF00
#define GLOBAL_DYNAMIC_SCHEME_4_FLOOR_DURATION_3_SHIFT 8

#define GLOBAL_DYNAMIC_SCHEME_5_DROOP_RECOVERY_RAMP_RATE_MASK  0x7
#define GLOBAL_DYNAMIC_SCHEME_5_DROOP_RECOVERY_RAMP_RATE_SHIFT 0

#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_UP_RATE_MASK  0x38
#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_UP_RATE_SHIFT 3

#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_DOWN_RATE_MASK  0x1C0
#define GLOBAL_DYNAMIC_SCHEME_5_DVFS_RAMP_DOWN_RATE_SHIFT 6

#define GLOBAL_FCW_INT_BOUND_FCW_INT_UPPERBOUND_MASK  0xFF
#define GLOBAL_FCW_INT_BOUND_FCW_INT_UPPERBOUND_SHIFT 0

#define GLOBAL_FCW_INT_BOUND_FCW_INT_LOWERBOUND_MASK  0xFF00
#define GLOBAL_FCW_INT_BOUND_FCW_INT_LOWERBOUND_SHIFT 8

#define GLOBAL_FCW_FRAC_UPPERBOUND_FCW_FRAC_UPPERBOUND_MASK  0x3FFF
#define GLOBAL_FCW_FRAC_UPPERBOUND_FCW_FRAC_UPPERBOUND_SHIFT 0

#define GLOBAL_FCW_FRAC_LOWERBOUND_FCW_FRAC_LOWERBOUND_MASK  0x3FFF
#define GLOBAL_FCW_FRAC_LOWERBOUND_FCW_FRAC_LOWERBOUND_SHIFT 0

#define GLOBAL_REG_UPDATE_REG_UPDATE_MASK  0x1
#define GLOBAL_REG_UPDATE_REG_UPDATE_SHIFT 0

#define GLOBAL_REG_UPDATE_SAMPLE_STROBE_MASK  0x2
#define GLOBAL_REG_UPDATE_SAMPLE_STROBE_SHIFT 1

#define GLOBAL_MEAS_CONFIG_EXT_MEAS_MODE_MASK  0x3
#define GLOBAL_MEAS_CONFIG_EXT_MEAS_MODE_SHIFT 0

#define GLOBAL_MEAS_CONFIG_EXT_START_TRIGGER_MASK  0xC
#define GLOBAL_MEAS_CONFIG_EXT_START_TRIGGER_SHIFT 2

#define GLOBAL_MEAS_CONFIG_EXT_START_TARGET_MASK  0x70
#define GLOBAL_MEAS_CONFIG_EXT_START_TARGET_SHIFT 4

#define GLOBAL_MEAS_CONFIG_EXT_SINGLE_CONFIG_MASK  0x780
#define GLOBAL_MEAS_CONFIG_EXT_SINGLE_CONFIG_SHIFT 7

#define GLOBAL_MEAS_CONFIG_EXT_FREQ_MEAS_TARGET_MASK  0x3800
#define GLOBAL_MEAS_CONFIG_EXT_FREQ_MEAS_TARGET_SHIFT 11

#define GLOBAL_MEAS_DURATION0_EXT_DURATION0_MASK  0xFFFF
#define GLOBAL_MEAS_DURATION0_EXT_DURATION0_SHIFT 0

#define GLOBAL_MEAS_DURATION1_EXT_DURATION1_MASK  0xFFFF
#define GLOBAL_MEAS_DURATION1_EXT_DURATION1_SHIFT 0

#define GLOBAL_MEAS_STATUS_EXT_MEAS_DONE_MASK  0x1
#define GLOBAL_MEAS_STATUS_EXT_MEAS_DONE_SHIFT 0

#define GLOBAL_MEAS_STATUS_EXT_DVFS_MODE_MASK  0xE
#define GLOBAL_MEAS_STATUS_EXT_DVFS_MODE_SHIFT 1

#define GLOBAL_MEAS_STATUS_EXT_VALID_MASK  0x10
#define GLOBAL_MEAS_STATUS_EXT_VALID_SHIFT 4

#define GLOBAL_EXT_FREQ_EXT_FREQ_COUNTER_MASK  0xFFFF
#define GLOBAL_EXT_FREQ_EXT_FREQ_COUNTER_SHIFT 0

#define GLOBAL_EXT_REF_EXT_REF_COUNTER_MASK  0xFFFF
#define GLOBAL_EXT_REF_EXT_REF_COUNTER_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_MASK  0xFFFF
#define GLOBAL_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_MASK  0xFFFF
#define GLOBAL_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_MASK  0xFFFF
#define GLOBAL_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_SHIFT 0

#define GLOBAL_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_MASK  0xFFFF
#define GLOBAL_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION0_MASK  0xFF
#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION0_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION1_MASK  0xFF00
#define GLOBAL_EXT_DROOP_TRAN01_EXT_DROOP_TRANSITION1_SHIFT 8

#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION2_MASK  0xFF
#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION2_SHIFT 0

#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION3_MASK  0xFF00
#define GLOBAL_EXT_DROOP_TRAN23_EXT_DROOP_TRANSITION3_SHIFT 8

#define GLOBAL_EXT_FLOOR_LOOPS_EXT_FLOOR_LOOPS_MASK  0xFF
#define GLOBAL_EXT_FLOOR_LOOPS_EXT_FLOOR_LOOPS_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION0_EXT_FLOOR1_DURATION0_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION0_EXT_FLOOR1_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION0_EXT_FLOOR2_DURATION0_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION0_EXT_FLOOR2_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION0_EXT_FLOOR3_DURATION0_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION0_EXT_FLOOR3_DURATION0_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION1_EXT_FLOOR1_DURATION1_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION1_EXT_FLOOR1_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION1_EXT_FLOOR2_DURATION1_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION1_EXT_FLOOR2_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION1_EXT_FLOOR3_DURATION1_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION1_EXT_FLOOR3_DURATION1_SHIFT 0

#define GLOBAL_EXT_FLOOR1_DURATION2_EXT_FLOOR1_DURATION2_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR1_DURATION2_EXT_FLOOR1_DURATION2_SHIFT 0

#define GLOBAL_EXT_FLOOR2_DURATION2_EXT_FLOOR2_DURATION2_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR2_DURATION2_EXT_FLOOR2_DURATION2_SHIFT 0

#define GLOBAL_EXT_FLOOR3_DURATION2_EXT_FLOOR3_DURATION2_MASK  0xFFFF
#define GLOBAL_EXT_FLOOR3_DURATION2_EXT_FLOOR3_DURATION2_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION0_EXT_SAFETY_DURATION0_MASK  0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION0_EXT_SAFETY_DURATION0_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION1_EXT_SAFETY_DURATION1_MASK  0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION1_EXT_SAFETY_DURATION1_SHIFT 0

#define GLOBAL_EXT_SAFETY_DURATION2_EXT_SAFETY_DURATION2_MASK  0xFFFF
#define GLOBAL_EXT_SAFETY_DURATION2_EXT_SAFETY_DURATION2_SHIFT 0

#define GLOBAL_LOCK_STATUS_LOCK_MONITOR_CLEAR_MASK  0x7
#define GLOBAL_LOCK_STATUS_LOCK_MONITOR_CLEAR_SHIFT 0

#define GLOBAL_LOCK_STATUS_LOCK_DETECT_MASK  0x38
#define GLOBAL_LOCK_STATUS_LOCK_DETECT_SHIFT 3

#define GLOBAL_LOCK_STATUS_DROOP_INTERRUPT_MASK  0x7C0
#define GLOBAL_LOCK_STATUS_DROOP_INTERRUPT_SHIFT 6

#define GLOBAL_LOCK_MONITOR_0_LOCK_MONITOR_0_MASK  0xFFFF
#define GLOBAL_LOCK_MONITOR_0_LOCK_MONITOR_0_SHIFT 0

#define GLOBAL_LOCK_MONITOR_1_LOCK_MONITOR_1_MASK  0xFFFF
#define GLOBAL_LOCK_MONITOR_1_LOCK_MONITOR_1_SHIFT 0

#define GLOBAL_LOCK_MONITOR_2_LOCK_MONITOR_2_MASK  0xFFFF
#define GLOBAL_LOCK_MONITOR_2_LOCK_MONITOR_2_SHIFT 0

#define GLOBAL_DROOP_PAUSE_DROOP_PAUSE_MASK  0x7
#define GLOBAL_DROOP_PAUSE_DROOP_PAUSE_SHIFT 0

#define FREQUENCY0_FCW_INT0_FCW_INT_MASK  0xFF
#define FREQUENCY0_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY0_FCW_INT0_FCW_INT_FLOOR1_MASK  0xFF00
#define FREQUENCY0_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR2_MASK  0xFF
#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR3_MASK  0xFF00
#define FREQUENCY0_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY0_FCW_FRAC_FCW_FRAC_MASK  0x3FFF
#define FREQUENCY0_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY0_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK  0x3FFF
#define FREQUENCY0_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY0_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK  0x3FFF
#define FREQUENCY0_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY0_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK  0x3FFF
#define FREQUENCY0_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY0_PREDIV_PREDIV_MASK  0x3
#define FREQUENCY0_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY0_PREDIV_POSTDIV_MASK  0x1C
#define FREQUENCY0_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY0_PREDIV_POSTDIV_CONFIG_MASK  0x60
#define FREQUENCY0_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY0_PREDIV_FREQ_LOCK_THRESHOLD_MASK  0x3F80
#define FREQUENCY0_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY0_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK  0x1
#define FREQUENCY0_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY1_FCW_INT0_FCW_INT_MASK  0xFF
#define FREQUENCY1_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY1_FCW_INT0_FCW_INT_FLOOR1_MASK  0xFF00
#define FREQUENCY1_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR2_MASK  0xFF
#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR3_MASK  0xFF00
#define FREQUENCY1_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY1_FCW_FRAC_FCW_FRAC_MASK  0x3FFF
#define FREQUENCY1_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY1_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK  0x3FFF
#define FREQUENCY1_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY1_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK  0x3FFF
#define FREQUENCY1_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY1_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK  0x3FFF
#define FREQUENCY1_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY1_PREDIV_PREDIV_MASK  0x3
#define FREQUENCY1_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY1_PREDIV_POSTDIV_MASK  0x1C
#define FREQUENCY1_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY1_PREDIV_POSTDIV_CONFIG_MASK  0x60
#define FREQUENCY1_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY1_PREDIV_FREQ_LOCK_THRESHOLD_MASK  0x3F80
#define FREQUENCY1_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY1_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK  0x1
#define FREQUENCY1_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY2_FCW_INT0_FCW_INT_MASK  0xFF
#define FREQUENCY2_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY2_FCW_INT0_FCW_INT_FLOOR1_MASK  0xFF00
#define FREQUENCY2_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR2_MASK  0xFF
#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR3_MASK  0xFF00
#define FREQUENCY2_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY2_FCW_FRAC_FCW_FRAC_MASK  0x3FFF
#define FREQUENCY2_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY2_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK  0x3FFF
#define FREQUENCY2_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY2_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK  0x3FFF
#define FREQUENCY2_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY2_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK  0x3FFF
#define FREQUENCY2_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY2_PREDIV_PREDIV_MASK  0x3
#define FREQUENCY2_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY2_PREDIV_POSTDIV_MASK  0x1C
#define FREQUENCY2_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY2_PREDIV_POSTDIV_CONFIG_MASK  0x60
#define FREQUENCY2_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY2_PREDIV_FREQ_LOCK_THRESHOLD_MASK  0x3F80
#define FREQUENCY2_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY2_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK  0x1
#define FREQUENCY2_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY3_FCW_INT0_FCW_INT_MASK  0xFF
#define FREQUENCY3_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY3_FCW_INT0_FCW_INT_FLOOR1_MASK  0xFF00
#define FREQUENCY3_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR2_MASK  0xFF
#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR3_MASK  0xFF00
#define FREQUENCY3_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY3_FCW_FRAC_FCW_FRAC_MASK  0x3FFF
#define FREQUENCY3_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY3_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK  0x3FFF
#define FREQUENCY3_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY3_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK  0x3FFF
#define FREQUENCY3_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY3_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK  0x3FFF
#define FREQUENCY3_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY3_PREDIV_PREDIV_MASK  0x3
#define FREQUENCY3_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY3_PREDIV_POSTDIV_MASK  0x1C
#define FREQUENCY3_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY3_PREDIV_POSTDIV_CONFIG_MASK  0x60
#define FREQUENCY3_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY3_PREDIV_FREQ_LOCK_THRESHOLD_MASK  0x3F80
#define FREQUENCY3_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY3_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK  0x1
#define FREQUENCY3_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY4_FCW_INT0_FCW_INT_MASK  0xFF
#define FREQUENCY4_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY4_FCW_INT0_FCW_INT_FLOOR1_MASK  0xFF00
#define FREQUENCY4_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR2_MASK  0xFF
#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR3_MASK  0xFF00
#define FREQUENCY4_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY4_FCW_FRAC_FCW_FRAC_MASK  0x3FFF
#define FREQUENCY4_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY4_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK  0x3FFF
#define FREQUENCY4_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY4_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK  0x3FFF
#define FREQUENCY4_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY4_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK  0x3FFF
#define FREQUENCY4_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY4_PREDIV_PREDIV_MASK  0x3
#define FREQUENCY4_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY4_PREDIV_POSTDIV_MASK  0x1C
#define FREQUENCY4_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY4_PREDIV_POSTDIV_CONFIG_MASK  0x60
#define FREQUENCY4_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY4_PREDIV_FREQ_LOCK_THRESHOLD_MASK  0x3F80
#define FREQUENCY4_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY4_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK  0x1
#define FREQUENCY4_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define FREQUENCY5_FCW_INT0_FCW_INT_MASK  0xFF
#define FREQUENCY5_FCW_INT0_FCW_INT_SHIFT 0

#define FREQUENCY5_FCW_INT0_FCW_INT_FLOOR1_MASK  0xFF00
#define FREQUENCY5_FCW_INT0_FCW_INT_FLOOR1_SHIFT 8

#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR2_MASK  0xFF
#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR2_SHIFT 0

#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR3_MASK  0xFF00
#define FREQUENCY5_FCW_INT1_FCW_INT_FLOOR3_SHIFT 8

#define FREQUENCY5_FCW_FRAC_FCW_FRAC_MASK  0x3FFF
#define FREQUENCY5_FCW_FRAC_FCW_FRAC_SHIFT 0

#define FREQUENCY5_FCW_FRAC1_FCW_FRAC_FLOOR1_MASK  0x3FFF
#define FREQUENCY5_FCW_FRAC1_FCW_FRAC_FLOOR1_SHIFT 0

#define FREQUENCY5_FCW_FRAC2_FCW_FRAC_FLOOR2_MASK  0x3FFF
#define FREQUENCY5_FCW_FRAC2_FCW_FRAC_FLOOR2_SHIFT 0

#define FREQUENCY5_FCW_FRAC3_FCW_FRAC_FLOOR3_MASK  0x3FFF
#define FREQUENCY5_FCW_FRAC3_FCW_FRAC_FLOOR3_SHIFT 0

#define FREQUENCY5_PREDIV_PREDIV_MASK  0x3
#define FREQUENCY5_PREDIV_PREDIV_SHIFT 0

#define FREQUENCY5_PREDIV_POSTDIV_MASK  0x1C
#define FREQUENCY5_PREDIV_POSTDIV_SHIFT 2

#define FREQUENCY5_PREDIV_POSTDIV_CONFIG_MASK  0x60
#define FREQUENCY5_PREDIV_POSTDIV_CONFIG_SHIFT 5

#define FREQUENCY5_PREDIV_FREQ_LOCK_THRESHOLD_MASK  0x3F80
#define FREQUENCY5_PREDIV_FREQ_LOCK_THRESHOLD_SHIFT 7

#define FREQUENCY5_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_MASK  0x1
#define FREQUENCY5_FREQ_ACQ_ENABLES_FREQ_ACQ_ENABLE_SHIFT 0

#define CGM0_ENABLES_STATIC_CGM_ENABLE_MASK  0x1
#define CGM0_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK  0x2
#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK  0x3FFC
#define CGM0_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM0_DM0_READ_DM0_MASK  0xFFFF
#define CGM0_DM0_READ_DM0_SHIFT 0

#define CGM0_DM1_READ_DM1_MASK  0xFFFF
#define CGM0_DM1_READ_DM1_SHIFT 0

#define CGM0_DM2_READ_DM2_MASK  0xFFFF
#define CGM0_DM2_READ_DM2_SHIFT 0

#define CGM0_DM3_READ_DM3_MASK  0xFFFF
#define CGM0_DM3_READ_DM3_SHIFT 0

#define CGM0_CGM_STATUS_FREQ_MONITOR_DONE_MASK  0x1
#define CGM0_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM0_CGM_STATUS_DM0_WINDOW_DONE_MASK  0x2
#define CGM0_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM0_DM0_CONFIG_DM0_WINDOW_MODE_MASK  0x7
#define CGM0_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM0_DM0_CONFIG_DM0_WINDOW_MASK  0x78
#define CGM0_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK  0x1
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK  0x6
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK  0x78
#define CGM0_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM0_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK  0x400
#define CGM0_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM0_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK  0xFFFF
#define CGM0_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM0_DCO_CODE_INST_READ_DCO_CODE_INST_MASK  0xFFFF
#define CGM0_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define CGM1_ENABLES_STATIC_CGM_ENABLE_MASK  0x1
#define CGM1_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK  0x2
#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK  0x3FFC
#define CGM1_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM1_DM0_READ_DM0_MASK  0xFFFF
#define CGM1_DM0_READ_DM0_SHIFT 0

#define CGM1_DM1_READ_DM1_MASK  0xFFFF
#define CGM1_DM1_READ_DM1_SHIFT 0

#define CGM1_DM2_READ_DM2_MASK  0xFFFF
#define CGM1_DM2_READ_DM2_SHIFT 0

#define CGM1_DM3_READ_DM3_MASK  0xFFFF
#define CGM1_DM3_READ_DM3_SHIFT 0

#define CGM1_CGM_STATUS_FREQ_MONITOR_DONE_MASK  0x1
#define CGM1_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM1_CGM_STATUS_DM0_WINDOW_DONE_MASK  0x2
#define CGM1_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM1_DM0_CONFIG_DM0_WINDOW_MODE_MASK  0x7
#define CGM1_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM1_DM0_CONFIG_DM0_WINDOW_MASK  0x78
#define CGM1_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK  0x1
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK  0x6
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK  0x78
#define CGM1_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM1_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK  0x400
#define CGM1_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM1_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK  0xFFFF
#define CGM1_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM1_DCO_CODE_INST_READ_DCO_CODE_INST_MASK  0xFFFF
#define CGM1_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define CGM2_ENABLES_STATIC_CGM_ENABLE_MASK  0x1
#define CGM2_ENABLES_STATIC_CGM_ENABLE_SHIFT 0

#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_MASK  0x2
#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_BYPASS_SHIFT 1

#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_MASK  0x3FFC
#define CGM2_OPEN_LOOP_STATIC_OPEN_LOOP_CODE_SHIFT 2

#define CGM2_DM0_READ_DM0_MASK  0xFFFF
#define CGM2_DM0_READ_DM0_SHIFT 0

#define CGM2_DM1_READ_DM1_MASK  0xFFFF
#define CGM2_DM1_READ_DM1_SHIFT 0

#define CGM2_DM2_READ_DM2_MASK  0xFFFF
#define CGM2_DM2_READ_DM2_SHIFT 0

#define CGM2_DM3_READ_DM3_MASK  0xFFFF
#define CGM2_DM3_READ_DM3_SHIFT 0

#define CGM2_CGM_STATUS_FREQ_MONITOR_DONE_MASK  0x1
#define CGM2_CGM_STATUS_FREQ_MONITOR_DONE_SHIFT 0

#define CGM2_CGM_STATUS_DM0_WINDOW_DONE_MASK  0x2
#define CGM2_CGM_STATUS_DM0_WINDOW_DONE_SHIFT 1

#define CGM2_DM0_CONFIG_DM0_WINDOW_MODE_MASK  0x7
#define CGM2_DM0_CONFIG_DM0_WINDOW_MODE_SHIFT 0

#define CGM2_DM0_CONFIG_DM0_WINDOW_MASK  0x78
#define CGM2_DM0_CONFIG_DM0_WINDOW_SHIFT 3

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_MASK  0x1
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_ENABLE_SHIFT 0

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_MASK  0x6
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MODE_SHIFT 1

#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_MASK  0x78
#define CGM2_FREQ_MONITOR_CONFIG_FREQ_MONITOR_WINDOW_SHIFT 3

#define CGM2_FREQ_MONITOR_CONFIG_DM0_ENABLE_MASK  0x400
#define CGM2_FREQ_MONITOR_CONFIG_DM0_ENABLE_SHIFT 10

#define CGM2_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_MASK  0xFFFF
#define CGM2_FREQ_MONITOR_COUNT_FREQ_MONITOR_CLK_COUNT_SHIFT 0

#define CGM2_DCO_CODE_INST_READ_DCO_CODE_INST_MASK  0xFFFF
#define CGM2_DCO_CODE_INST_READ_DCO_CODE_INST_SHIFT 0

#define GPIO_CTRL_CONTROL_CHIP2PAD_MASK  0x1
#define GPIO_CTRL_CONTROL_CHIP2PAD_SHIFT 0

#define GPIO_CTRL_CONTROL_DRIVE_STRENGTH_MASK  0xE
#define GPIO_CTRL_CONTROL_DRIVE_STRENGTH_SHIFT 1

#define GPIO_CTRL_CONTROL_ENABLE_RX_TX_MASK  0x30
#define GPIO_CTRL_CONTROL_ENABLE_RX_TX_SHIFT 4

#define GPIO_CTRL_CONTROL_PULL_ENABLE_N0_SCAN_MASK  0x80
#define GPIO_CTRL_CONTROL_PULL_ENABLE_N0_SCAN_SHIFT 7

#define GPIO_CTRL_CONTROL_PULL_SELECT_MASK  0x100
#define GPIO_CTRL_CONTROL_PULL_SELECT_SHIFT 8

#define GPIO_CTRL_CONTROL_SCHMITT_SELECT_MASK  0x400
#define GPIO_CTRL_CONTROL_SCHMITT_SELECT_SHIFT 10

#define GPIO_CTRL_CONTROL_CONFIG_ENABLE_MASK  0x8000
#define GPIO_CTRL_CONTROL_CONFIG_ENABLE_SHIFT 15

#define GPIO_CTRL_CONTROL_INTERFACE_ENABLE_MASK  0x10000
#define GPIO_CTRL_CONTROL_INTERFACE_ENABLE_SHIFT 16

#define GPIO_CTRL_CONTROL_LSIO_SELECT_MASK  0x20000
#define GPIO_CTRL_CONTROL_LSIO_SELECT_SHIFT 17

#define GPIO_CTRL_CONTROL_INTERRUPT_ENABLE_MASK  0x40000
#define GPIO_CTRL_CONTROL_INTERRUPT_ENABLE_SHIFT 18

#define GPIO_CTRL_CONTROL_LSIO_DISABLE_MASK  0x80000
#define GPIO_CTRL_CONTROL_LSIO_DISABLE_SHIFT 19

#define GPIO_CTRL_CONTROL_INTERRUPT_TYPE_MASK  0x300000
#define GPIO_CTRL_CONTROL_INTERRUPT_TYPE_SHIFT 20

#define GPIO_CTRL_CONTROL_STRAP_VALID_MASK  0x400000
#define GPIO_CTRL_CONTROL_STRAP_VALID_SHIFT 22

#define GPIO_CTRL_CONTROL_STRAP_VALUE_MASK  0x800000
#define GPIO_CTRL_CONTROL_STRAP_VALUE_SHIFT 23

#define GPIO_CTRL_CONTROL_LSIO_ENABLE_MASK  0x2000000
#define GPIO_CTRL_CONTROL_LSIO_ENABLE_SHIFT 25

#define GPIO_CTRL_CONTROL_PAD2SOC_MASK  0x80000000
#define GPIO_CTRL_CONTROL_PAD2SOC_SHIFT 31

#define GPIO_CTRL_ACCESS_FILTER_WRITE_FILTER_ENABLE_MASK  0x1
#define GPIO_CTRL_ACCESS_FILTER_WRITE_FILTER_ENABLE_SHIFT 0

#define GPIO_CTRL_ACCESS_FILTER_READ_FILTER_ENABLE_MASK  0x2
#define GPIO_CTRL_ACCESS_FILTER_READ_FILTER_ENABLE_SHIFT 1

#define GPIO_CTRL_ACCESS_FILTER_AWPROT_REQUIREMENT_MASK  0x700
#define GPIO_CTRL_ACCESS_FILTER_AWPROT_REQUIREMENT_SHIFT 8

#define GPIO_CTRL_ACCESS_FILTER_ARPROT_REQUIREMENT_MASK  0x70000
#define GPIO_CTRL_ACCESS_FILTER_ARPROT_REQUIREMENT_SHIFT 16

#define GPIO_POC_PBIAS_CTRL_CONTROL_PWR_SUPPLY_SEL_MASK  0x1
#define GPIO_POC_PBIAS_CTRL_CONTROL_PWR_SUPPLY_SEL_SHIFT 0

#define GPIO_POC_PBIAS_CTRL_CONTROL_RETENTION_EN_MASK  0x2
#define GPIO_POC_PBIAS_CTRL_CONTROL_RETENTION_EN_SHIFT 1

#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_WRITE_FILTER_ENABLE_MASK  0x1
#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_WRITE_FILTER_ENABLE_SHIFT 0

#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_READ_FILTER_ENABLE_MASK  0x2
#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_READ_FILTER_ENABLE_SHIFT 1

#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_AWPROT_REQUIREMENT_MASK  0x700
#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_AWPROT_REQUIREMENT_SHIFT 8

#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_ARPROT_REQUIREMENT_MASK  0x70000
#define GPIO_POC_PBIAS_CTRL_ACCESS_FILTER_ARPROT_REQUIREMENT_SHIFT 16

#define GPIO_RESTRICTED_RESTRICTED_RESTRICTED_MASK  0xFFFFFFFF
#define GPIO_RESTRICTED_RESTRICTED_RESTRICTED_SHIFT 0

#define CDNSI3C_REG_DEV_ID_DEV_ID_MASK  0xFFFF
#define CDNSI3C_REG_DEV_ID_DEV_ID_SHIFT 0

#define CDNSI3C_REG_DEV_ID_RSVD0_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID_RSVD0_SHIFT 16

#define CDNSI3C_REG_CONF_STATUS0_DEVS_NUM_MASK  0xF
#define CDNSI3C_REG_CONF_STATUS0_DEVS_NUM_SHIFT 0

#define CDNSI3C_REG_CONF_STATUS0_DEV_ROLE_MASK  0x30
#define CDNSI3C_REG_CONF_STATUS0_DEV_ROLE_SHIFT 4

#define CDNSI3C_REG_CONF_STATUS0_IBIR_MEM_DEPTH_MASK  0xC0
#define CDNSI3C_REG_CONF_STATUS0_IBIR_MEM_DEPTH_SHIFT 6

#define CDNSI3C_REG_CONF_STATUS0_GPI_NUM_MASK  0xFF00
#define CDNSI3C_REG_CONF_STATUS0_GPI_NUM_SHIFT 8

#define CDNSI3C_REG_CONF_STATUS0_GPO_NUM_MASK  0xFF0000
#define CDNSI3C_REG_CONF_STATUS0_GPO_NUM_SHIFT 16

#define CDNSI3C_REG_CONF_STATUS0_ASF_MASK  0x1F000000
#define CDNSI3C_REG_CONF_STATUS0_ASF_SHIFT 24

#define CDNSI3C_REG_CONF_STATUS0_CMDR_MEM_DEPTH_MASK  0xE0000000
#define CDNSI3C_REG_CONF_STATUS0_CMDR_MEM_DEPTH_SHIFT 29

#define CDNSI3C_REG_CONF_STATUS1_TX_MEM_DEPTH_MASK  0x1F
#define CDNSI3C_REG_CONF_STATUS1_TX_MEM_DEPTH_SHIFT 0

#define CDNSI3C_REG_CONF_STATUS1_RX_MEM_DEPTH_MASK  0x3E0
#define CDNSI3C_REG_CONF_STATUS1_RX_MEM_DEPTH_SHIFT 5

#define CDNSI3C_REG_CONF_STATUS1_IBI_MEM_DEPTH_MASK  0x1C00
#define CDNSI3C_REG_CONF_STATUS1_IBI_MEM_DEPTH_SHIFT 10

#define CDNSI3C_REG_CONF_STATUS1_ALT_MODE_MASK  0x2000
#define CDNSI3C_REG_CONF_STATUS1_ALT_MODE_SHIFT 13

#define CDNSI3C_REG_CONF_STATUS1_DDR_MASK  0x4000
#define CDNSI3C_REG_CONF_STATUS1_DDR_SHIFT 14

#define CDNSI3C_REG_CONF_STATUS1_RSVD0_MASK  0x8000
#define CDNSI3C_REG_CONF_STATUS1_RSVD0_SHIFT 15

#define CDNSI3C_REG_CONF_STATUS1_SLV_DDR_TX_MEM_DEPTH_MASK  0x1F0000
#define CDNSI3C_REG_CONF_STATUS1_SLV_DDR_TX_MEM_DEPTH_SHIFT 16

#define CDNSI3C_REG_CONF_STATUS1_SLV_DDR_RX_MEM_DEPTH_MASK  0x3E00000
#define CDNSI3C_REG_CONF_STATUS1_SLV_DDR_RX_MEM_DEPTH_SHIFT 21

#define CDNSI3C_REG_CONF_STATUS1_CMD_MEM_DEPTH_MASK  0xC000000
#define CDNSI3C_REG_CONF_STATUS1_CMD_MEM_DEPTH_SHIFT 26

#define CDNSI3C_REG_CONF_STATUS1_IBI_HW_RES_MASK  0xF0000000
#define CDNSI3C_REG_CONF_STATUS1_IBI_HW_RES_SHIFT 28

#define CDNSI3C_REG_REV_ID_REV_MINOR_MASK  0x1F
#define CDNSI3C_REG_REV_ID_REV_MINOR_SHIFT 0

#define CDNSI3C_REG_REV_ID_REV_MAJOR_MASK  0xE0
#define CDNSI3C_REG_REV_ID_REV_MAJOR_SHIFT 5

#define CDNSI3C_REG_REV_ID_PID_MASK  0xFFF00
#define CDNSI3C_REG_REV_ID_PID_SHIFT 8

#define CDNSI3C_REG_REV_ID_VID_MASK  0xFFF00000
#define CDNSI3C_REG_REV_ID_VID_SHIFT 20

#define CDNSI3C_REG_CTRL_BUS_MODE_MASK  0x3
#define CDNSI3C_REG_CTRL_BUS_MODE_SHIFT 0

#define CDNSI3C_REG_CTRL_RSVD0_MASK  0x4
#define CDNSI3C_REG_CTRL_RSVD0_SHIFT 2

#define CDNSI3C_REG_CTRL_AHDR_OPT_MASK  0x8
#define CDNSI3C_REG_CTRL_AHDR_OPT_SHIFT 3

#define CDNSI3C_REG_CTRL_MST_INIT_MASK  0x10
#define CDNSI3C_REG_CTRL_MST_INIT_SHIFT 4

#define CDNSI3C_REG_CTRL_HJ_INIT_MASK  0x20
#define CDNSI3C_REG_CTRL_HJ_INIT_SHIFT 5

#define CDNSI3C_REG_CTRL_HJ_ACK_MASK  0x40
#define CDNSI3C_REG_CTRL_HJ_ACK_SHIFT 6

#define CDNSI3C_REG_CTRL_MST_ACK_MASK  0x80
#define CDNSI3C_REG_CTRL_MST_ACK_SHIFT 7

#define CDNSI3C_REG_CTRL_HJ_DISEC_MASK  0x100
#define CDNSI3C_REG_CTRL_HJ_DISEC_SHIFT 8

#define CDNSI3C_REG_CTRL_TC_EN_MASK  0x200
#define CDNSI3C_REG_CTRL_TC_EN_SHIFT 9

#define CDNSI3C_REG_CTRL_RSVD1_MASK  0xFFFC00
#define CDNSI3C_REG_CTRL_RSVD1_SHIFT 10

#define CDNSI3C_REG_CTRL_THD_DEL_MASK  0x3000000
#define CDNSI3C_REG_CTRL_THD_DEL_SHIFT 24

#define CDNSI3C_REG_CTRL_I3C_11_SUPP_MASK  0x4000000
#define CDNSI3C_REG_CTRL_I3C_11_SUPP_SHIFT 26

#define CDNSI3C_REG_CTRL_RSVD2_MASK  0x8000000
#define CDNSI3C_REG_CTRL_RSVD2_SHIFT 27

#define CDNSI3C_REG_CTRL_MCS_EN_MASK  0x10000000
#define CDNSI3C_REG_CTRL_MCS_EN_SHIFT 28

#define CDNSI3C_REG_CTRL_MCS_MASK  0x20000000
#define CDNSI3C_REG_CTRL_MCS_SHIFT 29

#define CDNSI3C_REG_CTRL_HALT_EN_MASK  0x40000000
#define CDNSI3C_REG_CTRL_HALT_EN_SHIFT 30

#define CDNSI3C_REG_CTRL_DEV_EN_MASK  0x80000000
#define CDNSI3C_REG_CTRL_DEV_EN_SHIFT 31

#define CDNSI3C_REG_PRESCL_CTRL0_I3C_MASK  0x3FF
#define CDNSI3C_REG_PRESCL_CTRL0_I3C_SHIFT 0

#define CDNSI3C_REG_PRESCL_CTRL0_RSVD0_MASK  0xFC00
#define CDNSI3C_REG_PRESCL_CTRL0_RSVD0_SHIFT 10

#define CDNSI3C_REG_PRESCL_CTRL0_I2C_MASK  0xFFFF0000
#define CDNSI3C_REG_PRESCL_CTRL0_I2C_SHIFT 16

#define CDNSI3C_REG_PRESCL_CTRL1_OD_LOW_MASK  0xFF
#define CDNSI3C_REG_PRESCL_CTRL1_OD_LOW_SHIFT 0

#define CDNSI3C_REG_PRESCL_CTRL1_PP_LOW_MASK  0xFF00
#define CDNSI3C_REG_PRESCL_CTRL1_PP_LOW_SHIFT 8

#define CDNSI3C_REG_PRESCL_CTRL1_RSVD0_MASK  0xFFFF0000
#define CDNSI3C_REG_PRESCL_CTRL1_RSVD0_SHIFT 16

#define CDNSI3C_REG_SLV_STATUS4_BUSCON_DATA_MASK  0xFF
#define CDNSI3C_REG_SLV_STATUS4_BUSCON_DATA_SHIFT 0

#define CDNSI3C_REG_SLV_STATUS4_BUSCON_FILL_LVL_MASK  0xFF00
#define CDNSI3C_REG_SLV_STATUS4_BUSCON_FILL_LVL_SHIFT 8

#define CDNSI3C_REG_SLV_STATUS4_RSVD0_MASK  0xFFFF0000
#define CDNSI3C_REG_SLV_STATUS4_RSVD0_SHIFT 16

#define CDNSI3C_REG_MST_IER_CMDR_OVF_MASK  0x1
#define CDNSI3C_REG_MST_IER_CMDR_OVF_SHIFT 0

#define CDNSI3C_REG_MST_IER_CMDR_UNF_MASK  0x2
#define CDNSI3C_REG_MST_IER_CMDR_UNF_SHIFT 1

#define CDNSI3C_REG_MST_IER_CMDR_THR_MASK  0x4
#define CDNSI3C_REG_MST_IER_CMDR_THR_SHIFT 2

#define CDNSI3C_REG_MST_IER_CMDD_OVF_MASK  0x8
#define CDNSI3C_REG_MST_IER_CMDD_OVF_SHIFT 3

#define CDNSI3C_REG_MST_IER_CMDD_THR_MASK  0x10
#define CDNSI3C_REG_MST_IER_CMDD_THR_SHIFT 4

#define CDNSI3C_REG_MST_IER_CMDD_EMP_MASK  0x20
#define CDNSI3C_REG_MST_IER_CMDD_EMP_SHIFT 5

#define CDNSI3C_REG_MST_IER_RX_UNF_MASK  0x40
#define CDNSI3C_REG_MST_IER_RX_UNF_SHIFT 6

#define CDNSI3C_REG_MST_IER_RX_THR_MASK  0x80
#define CDNSI3C_REG_MST_IER_RX_THR_SHIFT 7

#define CDNSI3C_REG_MST_IER_IBIR_OVF_MASK  0x100
#define CDNSI3C_REG_MST_IER_IBIR_OVF_SHIFT 8

#define CDNSI3C_REG_MST_IER_IBIR_UNF_MASK  0x200
#define CDNSI3C_REG_MST_IER_IBIR_UNF_SHIFT 9

#define CDNSI3C_REG_MST_IER_IBIR_THR_MASK  0x400
#define CDNSI3C_REG_MST_IER_IBIR_THR_SHIFT 10

#define CDNSI3C_REG_MST_IER_IBID_UNF_MASK  0x800
#define CDNSI3C_REG_MST_IER_IBID_UNF_SHIFT 11

#define CDNSI3C_REG_MST_IER_IBID_THR_MASK  0x1000
#define CDNSI3C_REG_MST_IER_IBID_THR_SHIFT 12

#define CDNSI3C_REG_MST_IER_C_REF_ROV_MASK  0x2000
#define CDNSI3C_REG_MST_IER_C_REF_ROV_SHIFT 13

#define CDNSI3C_REG_MST_IER_TX_OVF_MASK  0x4000
#define CDNSI3C_REG_MST_IER_TX_OVF_SHIFT 14

#define CDNSI3C_REG_MST_IER_TX_THR_MASK  0x8000
#define CDNSI3C_REG_MST_IER_TX_THR_SHIFT 15

#define CDNSI3C_REG_MST_IER_IMM_COMP_MASK  0x10000
#define CDNSI3C_REG_MST_IER_IMM_COMP_SHIFT 16

#define CDNSI3C_REG_MST_IER_MR_DONE_MASK  0x20000
#define CDNSI3C_REG_MST_IER_MR_DONE_SHIFT 17

#define CDNSI3C_REG_MST_IER_HALTED_MASK  0x40000
#define CDNSI3C_REG_MST_IER_HALTED_SHIFT 18

#define CDNSI3C_REG_MST_IER_RSVD1_MASK  0xFFF80000
#define CDNSI3C_REG_MST_IER_RSVD1_SHIFT 19

#define CDNSI3C_REG_MST_IDR_CMDR_OVF_MASK  0x1
#define CDNSI3C_REG_MST_IDR_CMDR_OVF_SHIFT 0

#define CDNSI3C_REG_MST_IDR_CMDR_UNF_MASK  0x2
#define CDNSI3C_REG_MST_IDR_CMDR_UNF_SHIFT 1

#define CDNSI3C_REG_MST_IDR_CMDR_THR_MASK  0x4
#define CDNSI3C_REG_MST_IDR_CMDR_THR_SHIFT 2

#define CDNSI3C_REG_MST_IDR_CMDD_OVF_MASK  0x8
#define CDNSI3C_REG_MST_IDR_CMDD_OVF_SHIFT 3

#define CDNSI3C_REG_MST_IDR_CMDD_THR_MASK  0x10
#define CDNSI3C_REG_MST_IDR_CMDD_THR_SHIFT 4

#define CDNSI3C_REG_MST_IDR_CMDD_EMP_MASK  0x20
#define CDNSI3C_REG_MST_IDR_CMDD_EMP_SHIFT 5

#define CDNSI3C_REG_MST_IDR_RX_UNF_MASK  0x40
#define CDNSI3C_REG_MST_IDR_RX_UNF_SHIFT 6

#define CDNSI3C_REG_MST_IDR_RX_THR_MASK  0x80
#define CDNSI3C_REG_MST_IDR_RX_THR_SHIFT 7

#define CDNSI3C_REG_MST_IDR_IBIR_OVF_MASK  0x100
#define CDNSI3C_REG_MST_IDR_IBIR_OVF_SHIFT 8

#define CDNSI3C_REG_MST_IDR_IBIR_UNF_MASK  0x200
#define CDNSI3C_REG_MST_IDR_IBIR_UNF_SHIFT 9

#define CDNSI3C_REG_MST_IDR_IBIR_THR_MASK  0x400
#define CDNSI3C_REG_MST_IDR_IBIR_THR_SHIFT 10

#define CDNSI3C_REG_MST_IDR_IBID_UNF_MASK  0x800
#define CDNSI3C_REG_MST_IDR_IBID_UNF_SHIFT 11

#define CDNSI3C_REG_MST_IDR_IBID_THR_MASK  0x1000
#define CDNSI3C_REG_MST_IDR_IBID_THR_SHIFT 12

#define CDNSI3C_REG_MST_IDR_C_REF_ROV_MASK  0x2000
#define CDNSI3C_REG_MST_IDR_C_REF_ROV_SHIFT 13

#define CDNSI3C_REG_MST_IDR_TX_OVF_MASK  0x4000
#define CDNSI3C_REG_MST_IDR_TX_OVF_SHIFT 14

#define CDNSI3C_REG_MST_IDR_TX_THR_MASK  0x8000
#define CDNSI3C_REG_MST_IDR_TX_THR_SHIFT 15

#define CDNSI3C_REG_MST_IDR_IMM_COMP_MASK  0x10000
#define CDNSI3C_REG_MST_IDR_IMM_COMP_SHIFT 16

#define CDNSI3C_REG_MST_IDR_MR_DONE_MASK  0x20000
#define CDNSI3C_REG_MST_IDR_MR_DONE_SHIFT 17

#define CDNSI3C_REG_MST_IDR_HALTED_MASK  0x40000
#define CDNSI3C_REG_MST_IDR_HALTED_SHIFT 18

#define CDNSI3C_REG_MST_IDR_RSVD1_MASK  0xFFF80000
#define CDNSI3C_REG_MST_IDR_RSVD1_SHIFT 19

#define CDNSI3C_REG_MST_IMR_CMDR_OVF_MASK  0x1
#define CDNSI3C_REG_MST_IMR_CMDR_OVF_SHIFT 0

#define CDNSI3C_REG_MST_IMR_CMDR_UNF_MASK  0x2
#define CDNSI3C_REG_MST_IMR_CMDR_UNF_SHIFT 1

#define CDNSI3C_REG_MST_IMR_CMDR_THR_MASK  0x4
#define CDNSI3C_REG_MST_IMR_CMDR_THR_SHIFT 2

#define CDNSI3C_REG_MST_IMR_CMDD_OVF_MASK  0x8
#define CDNSI3C_REG_MST_IMR_CMDD_OVF_SHIFT 3

#define CDNSI3C_REG_MST_IMR_CMDD_THR_MASK  0x10
#define CDNSI3C_REG_MST_IMR_CMDD_THR_SHIFT 4

#define CDNSI3C_REG_MST_IMR_CMDD_EMP_MASK  0x20
#define CDNSI3C_REG_MST_IMR_CMDD_EMP_SHIFT 5

#define CDNSI3C_REG_MST_IMR_RX_UNF_MASK  0x40
#define CDNSI3C_REG_MST_IMR_RX_UNF_SHIFT 6

#define CDNSI3C_REG_MST_IMR_RX_THR_MASK  0x80
#define CDNSI3C_REG_MST_IMR_RX_THR_SHIFT 7

#define CDNSI3C_REG_MST_IMR_IBIR_OVF_MASK  0x100
#define CDNSI3C_REG_MST_IMR_IBIR_OVF_SHIFT 8

#define CDNSI3C_REG_MST_IMR_IBIR_UNF_MASK  0x200
#define CDNSI3C_REG_MST_IMR_IBIR_UNF_SHIFT 9

#define CDNSI3C_REG_MST_IMR_IBIR_THR_MASK  0x400
#define CDNSI3C_REG_MST_IMR_IBIR_THR_SHIFT 10

#define CDNSI3C_REG_MST_IMR_IBID_UNF_MASK  0x800
#define CDNSI3C_REG_MST_IMR_IBID_UNF_SHIFT 11

#define CDNSI3C_REG_MST_IMR_IBID_THR_MASK  0x1000
#define CDNSI3C_REG_MST_IMR_IBID_THR_SHIFT 12

#define CDNSI3C_REG_MST_IMR_C_REF_ROV_MASK  0x2000
#define CDNSI3C_REG_MST_IMR_C_REF_ROV_SHIFT 13

#define CDNSI3C_REG_MST_IMR_TX_OVF_MASK  0x4000
#define CDNSI3C_REG_MST_IMR_TX_OVF_SHIFT 14

#define CDNSI3C_REG_MST_IMR_TX_THR_MASK  0x8000
#define CDNSI3C_REG_MST_IMR_TX_THR_SHIFT 15

#define CDNSI3C_REG_MST_IMR_IMM_COMP_MASK  0x10000
#define CDNSI3C_REG_MST_IMR_IMM_COMP_SHIFT 16

#define CDNSI3C_REG_MST_IMR_MR_DONE_MASK  0x20000
#define CDNSI3C_REG_MST_IMR_MR_DONE_SHIFT 17

#define CDNSI3C_REG_MST_IMR_HALTED_MASK  0x40000
#define CDNSI3C_REG_MST_IMR_HALTED_SHIFT 18

#define CDNSI3C_REG_MST_IMR_RSVD1_MASK  0xFFF80000
#define CDNSI3C_REG_MST_IMR_RSVD1_SHIFT 19

#define CDNSI3C_REG_MST_ICR_CMDR_OVF_MASK  0x1
#define CDNSI3C_REG_MST_ICR_CMDR_OVF_SHIFT 0

#define CDNSI3C_REG_MST_ICR_CMDR_UNF_MASK  0x2
#define CDNSI3C_REG_MST_ICR_CMDR_UNF_SHIFT 1

#define CDNSI3C_REG_MST_ICR_CMDR_THR_MASK  0x4
#define CDNSI3C_REG_MST_ICR_CMDR_THR_SHIFT 2

#define CDNSI3C_REG_MST_ICR_CMDD_OVF_MASK  0x8
#define CDNSI3C_REG_MST_ICR_CMDD_OVF_SHIFT 3

#define CDNSI3C_REG_MST_ICR_CMDD_THR_MASK  0x10
#define CDNSI3C_REG_MST_ICR_CMDD_THR_SHIFT 4

#define CDNSI3C_REG_MST_ICR_CMDD_EMP_MASK  0x20
#define CDNSI3C_REG_MST_ICR_CMDD_EMP_SHIFT 5

#define CDNSI3C_REG_MST_ICR_RX_UNF_MASK  0x40
#define CDNSI3C_REG_MST_ICR_RX_UNF_SHIFT 6

#define CDNSI3C_REG_MST_ICR_RX_THR_MASK  0x80
#define CDNSI3C_REG_MST_ICR_RX_THR_SHIFT 7

#define CDNSI3C_REG_MST_ICR_IBIR_OVF_MASK  0x100
#define CDNSI3C_REG_MST_ICR_IBIR_OVF_SHIFT 8

#define CDNSI3C_REG_MST_ICR_IBIR_UNF_MASK  0x200
#define CDNSI3C_REG_MST_ICR_IBIR_UNF_SHIFT 9

#define CDNSI3C_REG_MST_ICR_IBIR_THR_MASK  0x400
#define CDNSI3C_REG_MST_ICR_IBIR_THR_SHIFT 10

#define CDNSI3C_REG_MST_ICR_IBID_UNF_MASK  0x800
#define CDNSI3C_REG_MST_ICR_IBID_UNF_SHIFT 11

#define CDNSI3C_REG_MST_ICR_IBID_THR_MASK  0x1000
#define CDNSI3C_REG_MST_ICR_IBID_THR_SHIFT 12

#define CDNSI3C_REG_MST_ICR_C_REF_ROV_MASK  0x2000
#define CDNSI3C_REG_MST_ICR_C_REF_ROV_SHIFT 13

#define CDNSI3C_REG_MST_ICR_TX_OVF_MASK  0x4000
#define CDNSI3C_REG_MST_ICR_TX_OVF_SHIFT 14

#define CDNSI3C_REG_MST_ICR_TX_THR_MASK  0x8000
#define CDNSI3C_REG_MST_ICR_TX_THR_SHIFT 15

#define CDNSI3C_REG_MST_ICR_IMM_COMP_MASK  0x10000
#define CDNSI3C_REG_MST_ICR_IMM_COMP_SHIFT 16

#define CDNSI3C_REG_MST_ICR_MR_DONE_MASK  0x20000
#define CDNSI3C_REG_MST_ICR_MR_DONE_SHIFT 17

#define CDNSI3C_REG_MST_ICR_HALTED_MASK  0x40000
#define CDNSI3C_REG_MST_ICR_HALTED_SHIFT 18

#define CDNSI3C_REG_MST_ICR_RSVD1_MASK  0xFFF80000
#define CDNSI3C_REG_MST_ICR_RSVD1_SHIFT 19

#define CDNSI3C_REG_MST_ISR_CMDR_OVF_MASK  0x1
#define CDNSI3C_REG_MST_ISR_CMDR_OVF_SHIFT 0

#define CDNSI3C_REG_MST_ISR_CMDR_UNF_MASK  0x2
#define CDNSI3C_REG_MST_ISR_CMDR_UNF_SHIFT 1

#define CDNSI3C_REG_MST_ISR_CMDR_THR_MASK  0x4
#define CDNSI3C_REG_MST_ISR_CMDR_THR_SHIFT 2

#define CDNSI3C_REG_MST_ISR_CMDD_OVF_MASK  0x8
#define CDNSI3C_REG_MST_ISR_CMDD_OVF_SHIFT 3

#define CDNSI3C_REG_MST_ISR_CMDD_THR_MASK  0x10
#define CDNSI3C_REG_MST_ISR_CMDD_THR_SHIFT 4

#define CDNSI3C_REG_MST_ISR_CMDD_EMP_MASK  0x20
#define CDNSI3C_REG_MST_ISR_CMDD_EMP_SHIFT 5

#define CDNSI3C_REG_MST_ISR_RX_UNF_MASK  0x40
#define CDNSI3C_REG_MST_ISR_RX_UNF_SHIFT 6

#define CDNSI3C_REG_MST_ISR_RX_THR_MASK  0x80
#define CDNSI3C_REG_MST_ISR_RX_THR_SHIFT 7

#define CDNSI3C_REG_MST_ISR_IBIR_OVF_MASK  0x100
#define CDNSI3C_REG_MST_ISR_IBIR_OVF_SHIFT 8

#define CDNSI3C_REG_MST_ISR_IBIR_UNF_MASK  0x200
#define CDNSI3C_REG_MST_ISR_IBIR_UNF_SHIFT 9

#define CDNSI3C_REG_MST_ISR_IBIR_THR_MASK  0x400
#define CDNSI3C_REG_MST_ISR_IBIR_THR_SHIFT 10

#define CDNSI3C_REG_MST_ISR_IBID_UNF_MASK  0x800
#define CDNSI3C_REG_MST_ISR_IBID_UNF_SHIFT 11

#define CDNSI3C_REG_MST_ISR_IBID_THR_MASK  0x1000
#define CDNSI3C_REG_MST_ISR_IBID_THR_SHIFT 12

#define CDNSI3C_REG_MST_ISR_C_REF_ROV_MASK  0x2000
#define CDNSI3C_REG_MST_ISR_C_REF_ROV_SHIFT 13

#define CDNSI3C_REG_MST_ISR_TX_OVF_MASK  0x4000
#define CDNSI3C_REG_MST_ISR_TX_OVF_SHIFT 14

#define CDNSI3C_REG_MST_ISR_TX_THR_MASK  0x8000
#define CDNSI3C_REG_MST_ISR_TX_THR_SHIFT 15

#define CDNSI3C_REG_MST_ISR_IMM_COMP_MASK  0x10000
#define CDNSI3C_REG_MST_ISR_IMM_COMP_SHIFT 16

#define CDNSI3C_REG_MST_ISR_MR_DONE_MASK  0x20000
#define CDNSI3C_REG_MST_ISR_MR_DONE_SHIFT 17

#define CDNSI3C_REG_MST_ISR_HALTED_MASK  0x40000
#define CDNSI3C_REG_MST_ISR_HALTED_SHIFT 18

#define CDNSI3C_REG_MST_ISR_RSVD1_MASK  0xFFF80000
#define CDNSI3C_REG_MST_ISR_RSVD1_SHIFT 19

#define CDNSI3C_REG_MST_STATUS0_CMDR_EMP_MASK  0x1
#define CDNSI3C_REG_MST_STATUS0_CMDR_EMP_SHIFT 0

#define CDNSI3C_REG_MST_STATUS0_CMDD_EMP_MASK  0x2
#define CDNSI3C_REG_MST_STATUS0_CMDD_EMP_SHIFT 1

#define CDNSI3C_REG_MST_STATUS0_RX_EMP_MASK  0x4
#define CDNSI3C_REG_MST_STATUS0_RX_EMP_SHIFT 2

#define CDNSI3C_REG_MST_STATUS0_IBIR_EMP_MASK  0x8
#define CDNSI3C_REG_MST_STATUS0_IBIR_EMP_SHIFT 3

#define CDNSI3C_REG_MST_STATUS0_IBID_EMP_MASK  0x10
#define CDNSI3C_REG_MST_STATUS0_IBID_EMP_SHIFT 4

#define CDNSI3C_REG_MST_STATUS0_TX_EMP_MASK  0x20
#define CDNSI3C_REG_MST_STATUS0_TX_EMP_SHIFT 5

#define CDNSI3C_REG_MST_STATUS0_RSVD0_MASK  0xC0
#define CDNSI3C_REG_MST_STATUS0_RSVD0_SHIFT 6

#define CDNSI3C_REG_MST_STATUS0_CMDR_FULL_MASK  0x100
#define CDNSI3C_REG_MST_STATUS0_CMDR_FULL_SHIFT 8

#define CDNSI3C_REG_MST_STATUS0_CMDD_FULL_MASK  0x200
#define CDNSI3C_REG_MST_STATUS0_CMDD_FULL_SHIFT 9

#define CDNSI3C_REG_MST_STATUS0_RX_FULL_MASK  0x400
#define CDNSI3C_REG_MST_STATUS0_RX_FULL_SHIFT 10

#define CDNSI3C_REG_MST_STATUS0_IBIR_FULL_MASK  0x800
#define CDNSI3C_REG_MST_STATUS0_IBIR_FULL_SHIFT 11

#define CDNSI3C_REG_MST_STATUS0_IBID_FULL_MASK  0x1000
#define CDNSI3C_REG_MST_STATUS0_IBID_FULL_SHIFT 12

#define CDNSI3C_REG_MST_STATUS0_TX_FULL_MASK  0x2000
#define CDNSI3C_REG_MST_STATUS0_TX_FULL_SHIFT 13

#define CDNSI3C_REG_MST_STATUS0_RSVD1_MASK  0xC000
#define CDNSI3C_REG_MST_STATUS0_RSVD1_SHIFT 14

#define CDNSI3C_REG_MST_STATUS0_OP_MODE_MASK  0x10000
#define CDNSI3C_REG_MST_STATUS0_OP_MODE_SHIFT 16

#define CDNSI3C_REG_MST_STATUS0_HALTED_MASK  0x20000
#define CDNSI3C_REG_MST_STATUS0_HALTED_SHIFT 17

#define CDNSI3C_REG_MST_STATUS0_IDLE_MASK  0x40000
#define CDNSI3C_REG_MST_STATUS0_IDLE_SHIFT 18

#define CDNSI3C_REG_MST_STATUS0_RSVD2_MASK  0xFFF80000
#define CDNSI3C_REG_MST_STATUS0_RSVD2_SHIFT 19

#define CDNSI3C_REG_CMDR_CMD_ID_MASK  0xFF
#define CDNSI3C_REG_CMDR_CMD_ID_SHIFT 0

#define CDNSI3C_REG_CMDR_XFER_BYTES_MASK  0xFFF00
#define CDNSI3C_REG_CMDR_XFER_BYTES_SHIFT 8

#define CDNSI3C_REG_CMDR_RSVD0_MASK  0xF00000
#define CDNSI3C_REG_CMDR_RSVD0_SHIFT 20

#define CDNSI3C_REG_CMDR_ERROR_MASK  0xF000000
#define CDNSI3C_REG_CMDR_ERROR_SHIFT 24

#define CDNSI3C_REG_CMDR_RSVD1_MASK  0xF0000000
#define CDNSI3C_REG_CMDR_RSVD1_SHIFT 28

#define CDNSI3C_REG_IBIR_IBI_TYPE_MASK  0x3
#define CDNSI3C_REG_IBIR_IBI_TYPE_SHIFT 0

#define CDNSI3C_REG_IBIR_XFER_BYTES_MASK  0x7C
#define CDNSI3C_REG_IBIR_XFER_BYTES_SHIFT 2

#define CDNSI3C_REG_IBIR_ERROR_MASK  0x80
#define CDNSI3C_REG_IBIR_ERROR_SHIFT 7

#define CDNSI3C_REG_IBIR_SLV_ID_MASK  0xF00
#define CDNSI3C_REG_IBIR_SLV_ID_SHIFT 8

#define CDNSI3C_REG_IBIR_RESP_MASK  0x1000
#define CDNSI3C_REG_IBIR_RESP_SHIFT 12

#define CDNSI3C_REG_IBIR_RSVD0_MASK  0xFFFFE000
#define CDNSI3C_REG_IBIR_RSVD0_SHIFT 13

#define CDNSI3C_REG_SLV_IER_SDR_WR_COMP_MASK  0x1
#define CDNSI3C_REG_SLV_IER_SDR_WR_COMP_SHIFT 0

#define CDNSI3C_REG_SLV_IER_SDR_RD_COMP_MASK  0x2
#define CDNSI3C_REG_SLV_IER_SDR_RD_COMP_SHIFT 1

#define CDNSI3C_REG_SLV_IER_DDR_WR_COMP_MASK  0x4
#define CDNSI3C_REG_SLV_IER_DDR_WR_COMP_SHIFT 2

#define CDNSI3C_REG_SLV_IER_DDR_RD_COMP_MASK  0x8
#define CDNSI3C_REG_SLV_IER_DDR_RD_COMP_SHIFT 3

#define CDNSI3C_REG_SLV_IER_SDR_TX_OVF_MASK  0x10
#define CDNSI3C_REG_SLV_IER_SDR_TX_OVF_SHIFT 4

#define CDNSI3C_REG_SLV_IER_SDR_RX_UNF_MASK  0x20
#define CDNSI3C_REG_SLV_IER_SDR_RX_UNF_SHIFT 5

#define CDNSI3C_REG_SLV_IER_DDR_TX_OVF_MASK  0x40
#define CDNSI3C_REG_SLV_IER_DDR_TX_OVF_SHIFT 6

#define CDNSI3C_REG_SLV_IER_DDR_RX_UNF_MASK  0x80
#define CDNSI3C_REG_SLV_IER_DDR_RX_UNF_SHIFT 7

#define CDNSI3C_REG_SLV_IER_SDR_TX_THR_MASK  0x100
#define CDNSI3C_REG_SLV_IER_SDR_TX_THR_SHIFT 8

#define CDNSI3C_REG_SLV_IER_SDR_RX_THR_MASK  0x200
#define CDNSI3C_REG_SLV_IER_SDR_RX_THR_SHIFT 9

#define CDNSI3C_REG_SLV_IER_DDR_TX_THR_MASK  0x400
#define CDNSI3C_REG_SLV_IER_DDR_TX_THR_SHIFT 10

#define CDNSI3C_REG_SLV_IER_DDR_RX_THR_MASK  0x800
#define CDNSI3C_REG_SLV_IER_DDR_RX_THR_SHIFT 11

#define CDNSI3C_REG_SLV_IER_M_RD_ABORT_MASK  0x1000
#define CDNSI3C_REG_SLV_IER_M_RD_ABORT_SHIFT 12

#define CDNSI3C_REG_SLV_IER_DDR_FAIL_MASK  0x2000
#define CDNSI3C_REG_SLV_IER_DDR_FAIL_SHIFT 13

#define CDNSI3C_REG_SLV_IER_SDR_FAIL_MASK  0x4000
#define CDNSI3C_REG_SLV_IER_SDR_FAIL_SHIFT 14

#define CDNSI3C_REG_SLV_IER_DA_UPDATE_MASK  0x8000
#define CDNSI3C_REG_SLV_IER_DA_UPDATE_SHIFT 15

#define CDNSI3C_REG_SLV_IER_MR_DONE_MASK  0x10000
#define CDNSI3C_REG_SLV_IER_MR_DONE_SHIFT 16

#define CDNSI3C_REG_SLV_IER_HJ_DONE_MASK  0x20000
#define CDNSI3C_REG_SLV_IER_HJ_DONE_SHIFT 17

#define CDNSI3C_REG_SLV_IER_EVENT_UP_MASK  0x40000
#define CDNSI3C_REG_SLV_IER_EVENT_UP_SHIFT 18

#define CDNSI3C_REG_SLV_IER_ERROR_MASK  0x80000
#define CDNSI3C_REG_SLV_IER_ERROR_SHIFT 19

#define CDNSI3C_REG_SLV_IER_TM_MASK  0x100000
#define CDNSI3C_REG_SLV_IER_TM_SHIFT 20

#define CDNSI3C_REG_SLV_IER_DEFSLVS_MASK  0x200000
#define CDNSI3C_REG_SLV_IER_DEFSLVS_SHIFT 21

#define CDNSI3C_REG_SLV_IER_IBI_DONE_MASK  0x400000
#define CDNSI3C_REG_SLV_IER_IBI_DONE_SHIFT 22

#define CDNSI3C_REG_SLV_IER_IBID_THR_MASK  0x800000
#define CDNSI3C_REG_SLV_IER_IBID_THR_SHIFT 23

#define CDNSI3C_REG_SLV_IER_MWL_UP_MASK  0x1000000
#define CDNSI3C_REG_SLV_IER_MWL_UP_SHIFT 24

#define CDNSI3C_REG_SLV_IER_MRL_UP_MASK  0x2000000
#define CDNSI3C_REG_SLV_IER_MRL_UP_SHIFT 25

#define CDNSI3C_REG_SLV_IER_BUSCON_UP_MASK  0x4000000
#define CDNSI3C_REG_SLV_IER_BUSCON_UP_SHIFT 26

#define CDNSI3C_REG_SLV_IER_RSVD0_MASK  0x8000000
#define CDNSI3C_REG_SLV_IER_RSVD0_SHIFT 27

#define CDNSI3C_REG_SLV_IER_RSTDAA_MASK  0x10000000
#define CDNSI3C_REG_SLV_IER_RSTDAA_SHIFT 28

#define CDNSI3C_REG_SLV_IER_FLUSH_DONE_MASK  0x20000000
#define CDNSI3C_REG_SLV_IER_FLUSH_DONE_SHIFT 29

#define CDNSI3C_REG_SLV_IER_PERIPH_RST_REQ_MASK  0x40000000
#define CDNSI3C_REG_SLV_IER_PERIPH_RST_REQ_SHIFT 30

#define CDNSI3C_REG_SLV_IER_CHIP_RST_REQ_MASK  0x80000000
#define CDNSI3C_REG_SLV_IER_CHIP_RST_REQ_SHIFT 31

#define CDNSI3C_REG_SLV_IDR_SDR_WR_COMP_MASK  0x1
#define CDNSI3C_REG_SLV_IDR_SDR_WR_COMP_SHIFT 0

#define CDNSI3C_REG_SLV_IDR_SDR_RD_COMP_MASK  0x2
#define CDNSI3C_REG_SLV_IDR_SDR_RD_COMP_SHIFT 1

#define CDNSI3C_REG_SLV_IDR_DDR_WR_COMP_MASK  0x4
#define CDNSI3C_REG_SLV_IDR_DDR_WR_COMP_SHIFT 2

#define CDNSI3C_REG_SLV_IDR_DDR_RD_COMP_MASK  0x8
#define CDNSI3C_REG_SLV_IDR_DDR_RD_COMP_SHIFT 3

#define CDNSI3C_REG_SLV_IDR_SDR_TX_OVF_MASK  0x10
#define CDNSI3C_REG_SLV_IDR_SDR_TX_OVF_SHIFT 4

#define CDNSI3C_REG_SLV_IDR_SDR_RX_UNF_MASK  0x20
#define CDNSI3C_REG_SLV_IDR_SDR_RX_UNF_SHIFT 5

#define CDNSI3C_REG_SLV_IDR_DDR_TX_OVF_MASK  0x40
#define CDNSI3C_REG_SLV_IDR_DDR_TX_OVF_SHIFT 6

#define CDNSI3C_REG_SLV_IDR_DDR_RX_UNF_MASK  0x80
#define CDNSI3C_REG_SLV_IDR_DDR_RX_UNF_SHIFT 7

#define CDNSI3C_REG_SLV_IDR_SDR_TX_THR_MASK  0x100
#define CDNSI3C_REG_SLV_IDR_SDR_TX_THR_SHIFT 8

#define CDNSI3C_REG_SLV_IDR_SDR_RX_THR_MASK  0x200
#define CDNSI3C_REG_SLV_IDR_SDR_RX_THR_SHIFT 9

#define CDNSI3C_REG_SLV_IDR_DDR_TX_THR_MASK  0x400
#define CDNSI3C_REG_SLV_IDR_DDR_TX_THR_SHIFT 10

#define CDNSI3C_REG_SLV_IDR_DDR_RX_THR_MASK  0x800
#define CDNSI3C_REG_SLV_IDR_DDR_RX_THR_SHIFT 11

#define CDNSI3C_REG_SLV_IDR_M_RD_ABORT_MASK  0x1000
#define CDNSI3C_REG_SLV_IDR_M_RD_ABORT_SHIFT 12

#define CDNSI3C_REG_SLV_IDR_DDR_FAIL_MASK  0x2000
#define CDNSI3C_REG_SLV_IDR_DDR_FAIL_SHIFT 13

#define CDNSI3C_REG_SLV_IDR_SDR_FAIL_MASK  0x4000
#define CDNSI3C_REG_SLV_IDR_SDR_FAIL_SHIFT 14

#define CDNSI3C_REG_SLV_IDR_DA_UPDATE_MASK  0x8000
#define CDNSI3C_REG_SLV_IDR_DA_UPDATE_SHIFT 15

#define CDNSI3C_REG_SLV_IDR_MR_DONE_MASK  0x10000
#define CDNSI3C_REG_SLV_IDR_MR_DONE_SHIFT 16

#define CDNSI3C_REG_SLV_IDR_HJ_DONE_MASK  0x20000
#define CDNSI3C_REG_SLV_IDR_HJ_DONE_SHIFT 17

#define CDNSI3C_REG_SLV_IDR_EVENT_UP_MASK  0x40000
#define CDNSI3C_REG_SLV_IDR_EVENT_UP_SHIFT 18

#define CDNSI3C_REG_SLV_IDR_ERROR_MASK  0x80000
#define CDNSI3C_REG_SLV_IDR_ERROR_SHIFT 19

#define CDNSI3C_REG_SLV_IDR_TM_MASK  0x100000
#define CDNSI3C_REG_SLV_IDR_TM_SHIFT 20

#define CDNSI3C_REG_SLV_IDR_DEFSLVS_MASK  0x200000
#define CDNSI3C_REG_SLV_IDR_DEFSLVS_SHIFT 21

#define CDNSI3C_REG_SLV_IDR_IBI_DONE_MASK  0x400000
#define CDNSI3C_REG_SLV_IDR_IBI_DONE_SHIFT 22

#define CDNSI3C_REG_SLV_IDR_IBID_THR_MASK  0x800000
#define CDNSI3C_REG_SLV_IDR_IBID_THR_SHIFT 23

#define CDNSI3C_REG_SLV_IDR_MWL_UP_MASK  0x1000000
#define CDNSI3C_REG_SLV_IDR_MWL_UP_SHIFT 24

#define CDNSI3C_REG_SLV_IDR_MRL_UP_MASK  0x2000000
#define CDNSI3C_REG_SLV_IDR_MRL_UP_SHIFT 25

#define CDNSI3C_REG_SLV_IDR_BUSCON_UP_MASK  0x4000000
#define CDNSI3C_REG_SLV_IDR_BUSCON_UP_SHIFT 26

#define CDNSI3C_REG_SLV_IDR_RSVD0_MASK  0x8000000
#define CDNSI3C_REG_SLV_IDR_RSVD0_SHIFT 27

#define CDNSI3C_REG_SLV_IDR_RSTDAA_MASK  0x10000000
#define CDNSI3C_REG_SLV_IDR_RSTDAA_SHIFT 28

#define CDNSI3C_REG_SLV_IDR_FLUSH_DONE_MASK  0x20000000
#define CDNSI3C_REG_SLV_IDR_FLUSH_DONE_SHIFT 29

#define CDNSI3C_REG_SLV_IDR_PERIPH_RST_REQ_MASK  0x40000000
#define CDNSI3C_REG_SLV_IDR_PERIPH_RST_REQ_SHIFT 30

#define CDNSI3C_REG_SLV_IDR_CHIP_RST_REQ_MASK  0x80000000
#define CDNSI3C_REG_SLV_IDR_CHIP_RST_REQ_SHIFT 31

#define CDNSI3C_REG_SLV_IMR_SDR_WR_COMP_MASK  0x1
#define CDNSI3C_REG_SLV_IMR_SDR_WR_COMP_SHIFT 0

#define CDNSI3C_REG_SLV_IMR_SDR_RD_COMP_MASK  0x2
#define CDNSI3C_REG_SLV_IMR_SDR_RD_COMP_SHIFT 1

#define CDNSI3C_REG_SLV_IMR_DDR_WR_COMP_MASK  0x4
#define CDNSI3C_REG_SLV_IMR_DDR_WR_COMP_SHIFT 2

#define CDNSI3C_REG_SLV_IMR_DDR_RD_COMP_MASK  0x8
#define CDNSI3C_REG_SLV_IMR_DDR_RD_COMP_SHIFT 3

#define CDNSI3C_REG_SLV_IMR_SDR_TX_OVF_MASK  0x10
#define CDNSI3C_REG_SLV_IMR_SDR_TX_OVF_SHIFT 4

#define CDNSI3C_REG_SLV_IMR_SDR_RX_UNF_MASK  0x20
#define CDNSI3C_REG_SLV_IMR_SDR_RX_UNF_SHIFT 5

#define CDNSI3C_REG_SLV_IMR_DDR_TX_OVF_MASK  0x40
#define CDNSI3C_REG_SLV_IMR_DDR_TX_OVF_SHIFT 6

#define CDNSI3C_REG_SLV_IMR_DDR_RX_UNF_MASK  0x80
#define CDNSI3C_REG_SLV_IMR_DDR_RX_UNF_SHIFT 7

#define CDNSI3C_REG_SLV_IMR_SDR_TX_THR_MASK  0x100
#define CDNSI3C_REG_SLV_IMR_SDR_TX_THR_SHIFT 8

#define CDNSI3C_REG_SLV_IMR_SDR_RX_THR_MASK  0x200
#define CDNSI3C_REG_SLV_IMR_SDR_RX_THR_SHIFT 9

#define CDNSI3C_REG_SLV_IMR_DDR_TX_THR_MASK  0x400
#define CDNSI3C_REG_SLV_IMR_DDR_TX_THR_SHIFT 10

#define CDNSI3C_REG_SLV_IMR_DDR_RX_THR_MASK  0x800
#define CDNSI3C_REG_SLV_IMR_DDR_RX_THR_SHIFT 11

#define CDNSI3C_REG_SLV_IMR_M_RD_ABORT_MASK  0x1000
#define CDNSI3C_REG_SLV_IMR_M_RD_ABORT_SHIFT 12

#define CDNSI3C_REG_SLV_IMR_DDR_FAIL_MASK  0x2000
#define CDNSI3C_REG_SLV_IMR_DDR_FAIL_SHIFT 13

#define CDNSI3C_REG_SLV_IMR_SDR_FAIL_MASK  0x4000
#define CDNSI3C_REG_SLV_IMR_SDR_FAIL_SHIFT 14

#define CDNSI3C_REG_SLV_IMR_DA_UPDATE_MASK  0x8000
#define CDNSI3C_REG_SLV_IMR_DA_UPDATE_SHIFT 15

#define CDNSI3C_REG_SLV_IMR_MR_DONE_MASK  0x10000
#define CDNSI3C_REG_SLV_IMR_MR_DONE_SHIFT 16

#define CDNSI3C_REG_SLV_IMR_HJ_DONE_MASK  0x20000
#define CDNSI3C_REG_SLV_IMR_HJ_DONE_SHIFT 17

#define CDNSI3C_REG_SLV_IMR_EVENT_UP_MASK  0x40000
#define CDNSI3C_REG_SLV_IMR_EVENT_UP_SHIFT 18

#define CDNSI3C_REG_SLV_IMR_ERROR_MASK  0x80000
#define CDNSI3C_REG_SLV_IMR_ERROR_SHIFT 19

#define CDNSI3C_REG_SLV_IMR_TM_MASK  0x100000
#define CDNSI3C_REG_SLV_IMR_TM_SHIFT 20

#define CDNSI3C_REG_SLV_IMR_DEFSLVS_MASK  0x200000
#define CDNSI3C_REG_SLV_IMR_DEFSLVS_SHIFT 21

#define CDNSI3C_REG_SLV_IMR_IBI_DONE_MASK  0x400000
#define CDNSI3C_REG_SLV_IMR_IBI_DONE_SHIFT 22

#define CDNSI3C_REG_SLV_IMR_IBID_THR_MASK  0x800000
#define CDNSI3C_REG_SLV_IMR_IBID_THR_SHIFT 23

#define CDNSI3C_REG_SLV_IMR_MWL_UP_MASK  0x1000000
#define CDNSI3C_REG_SLV_IMR_MWL_UP_SHIFT 24

#define CDNSI3C_REG_SLV_IMR_MRL_UP_MASK  0x2000000
#define CDNSI3C_REG_SLV_IMR_MRL_UP_SHIFT 25

#define CDNSI3C_REG_SLV_IMR_BUSCON_UP_MASK  0x4000000
#define CDNSI3C_REG_SLV_IMR_BUSCON_UP_SHIFT 26

#define CDNSI3C_REG_SLV_IMR_RSVD0_MASK  0x8000000
#define CDNSI3C_REG_SLV_IMR_RSVD0_SHIFT 27

#define CDNSI3C_REG_SLV_IMR_RSTDAA_MASK  0x10000000
#define CDNSI3C_REG_SLV_IMR_RSTDAA_SHIFT 28

#define CDNSI3C_REG_SLV_IMR_FLUSH_DONE_MASK  0x20000000
#define CDNSI3C_REG_SLV_IMR_FLUSH_DONE_SHIFT 29

#define CDNSI3C_REG_SLV_IMR_PERIPH_RST_REQ_MASK  0x40000000
#define CDNSI3C_REG_SLV_IMR_PERIPH_RST_REQ_SHIFT 30

#define CDNSI3C_REG_SLV_IMR_CHIP_RST_REQ_MASK  0x80000000
#define CDNSI3C_REG_SLV_IMR_CHIP_RST_REQ_SHIFT 31

#define CDNSI3C_REG_SLV_ICR_SDR_WR_COMP_MASK  0x1
#define CDNSI3C_REG_SLV_ICR_SDR_WR_COMP_SHIFT 0

#define CDNSI3C_REG_SLV_ICR_SDR_RD_COMP_MASK  0x2
#define CDNSI3C_REG_SLV_ICR_SDR_RD_COMP_SHIFT 1

#define CDNSI3C_REG_SLV_ICR_DDR_WR_COMP_MASK  0x4
#define CDNSI3C_REG_SLV_ICR_DDR_WR_COMP_SHIFT 2

#define CDNSI3C_REG_SLV_ICR_DDR_RD_COMP_MASK  0x8
#define CDNSI3C_REG_SLV_ICR_DDR_RD_COMP_SHIFT 3

#define CDNSI3C_REG_SLV_ICR_SDR_TX_OVF_MASK  0x10
#define CDNSI3C_REG_SLV_ICR_SDR_TX_OVF_SHIFT 4

#define CDNSI3C_REG_SLV_ICR_SDR_RX_UNF_MASK  0x20
#define CDNSI3C_REG_SLV_ICR_SDR_RX_UNF_SHIFT 5

#define CDNSI3C_REG_SLV_ICR_DDR_TX_OVF_MASK  0x40
#define CDNSI3C_REG_SLV_ICR_DDR_TX_OVF_SHIFT 6

#define CDNSI3C_REG_SLV_ICR_DDR_RX_UNF_MASK  0x80
#define CDNSI3C_REG_SLV_ICR_DDR_RX_UNF_SHIFT 7

#define CDNSI3C_REG_SLV_ICR_SDR_TX_THR_MASK  0x100
#define CDNSI3C_REG_SLV_ICR_SDR_TX_THR_SHIFT 8

#define CDNSI3C_REG_SLV_ICR_SDR_RX_THR_MASK  0x200
#define CDNSI3C_REG_SLV_ICR_SDR_RX_THR_SHIFT 9

#define CDNSI3C_REG_SLV_ICR_DDR_TX_THR_MASK  0x400
#define CDNSI3C_REG_SLV_ICR_DDR_TX_THR_SHIFT 10

#define CDNSI3C_REG_SLV_ICR_DDR_RX_THR_MASK  0x800
#define CDNSI3C_REG_SLV_ICR_DDR_RX_THR_SHIFT 11

#define CDNSI3C_REG_SLV_ICR_M_RD_ABORT_MASK  0x1000
#define CDNSI3C_REG_SLV_ICR_M_RD_ABORT_SHIFT 12

#define CDNSI3C_REG_SLV_ICR_DDR_FAIL_MASK  0x2000
#define CDNSI3C_REG_SLV_ICR_DDR_FAIL_SHIFT 13

#define CDNSI3C_REG_SLV_ICR_SDR_FAIL_MASK  0x4000
#define CDNSI3C_REG_SLV_ICR_SDR_FAIL_SHIFT 14

#define CDNSI3C_REG_SLV_ICR_DA_UPDATE_MASK  0x8000
#define CDNSI3C_REG_SLV_ICR_DA_UPDATE_SHIFT 15

#define CDNSI3C_REG_SLV_ICR_MR_DONE_MASK  0x10000
#define CDNSI3C_REG_SLV_ICR_MR_DONE_SHIFT 16

#define CDNSI3C_REG_SLV_ICR_HJ_DONE_MASK  0x20000
#define CDNSI3C_REG_SLV_ICR_HJ_DONE_SHIFT 17

#define CDNSI3C_REG_SLV_ICR_EVENT_UP_MASK  0x40000
#define CDNSI3C_REG_SLV_ICR_EVENT_UP_SHIFT 18

#define CDNSI3C_REG_SLV_ICR_ERROR_MASK  0x80000
#define CDNSI3C_REG_SLV_ICR_ERROR_SHIFT 19

#define CDNSI3C_REG_SLV_ICR_TM_MASK  0x100000
#define CDNSI3C_REG_SLV_ICR_TM_SHIFT 20

#define CDNSI3C_REG_SLV_ICR_DEFSLVS_MASK  0x200000
#define CDNSI3C_REG_SLV_ICR_DEFSLVS_SHIFT 21

#define CDNSI3C_REG_SLV_ICR_IBI_DONE_MASK  0x400000
#define CDNSI3C_REG_SLV_ICR_IBI_DONE_SHIFT 22

#define CDNSI3C_REG_SLV_ICR_IBID_THR_MASK  0x800000
#define CDNSI3C_REG_SLV_ICR_IBID_THR_SHIFT 23

#define CDNSI3C_REG_SLV_ICR_MWL_UP_MASK  0x1000000
#define CDNSI3C_REG_SLV_ICR_MWL_UP_SHIFT 24

#define CDNSI3C_REG_SLV_ICR_MRL_UP_MASK  0x2000000
#define CDNSI3C_REG_SLV_ICR_MRL_UP_SHIFT 25

#define CDNSI3C_REG_SLV_ICR_BUSCON_UP_MASK  0x4000000
#define CDNSI3C_REG_SLV_ICR_BUSCON_UP_SHIFT 26

#define CDNSI3C_REG_SLV_ICR_RSVD0_MASK  0x8000000
#define CDNSI3C_REG_SLV_ICR_RSVD0_SHIFT 27

#define CDNSI3C_REG_SLV_ICR_RSTDAA_MASK  0x10000000
#define CDNSI3C_REG_SLV_ICR_RSTDAA_SHIFT 28

#define CDNSI3C_REG_SLV_ICR_FLUSH_DONE_MASK  0x20000000
#define CDNSI3C_REG_SLV_ICR_FLUSH_DONE_SHIFT 29

#define CDNSI3C_REG_SLV_ICR_PERIPH_RST_REQ_MASK  0x40000000
#define CDNSI3C_REG_SLV_ICR_PERIPH_RST_REQ_SHIFT 30

#define CDNSI3C_REG_SLV_ICR_CHIP_RST_REQ_MASK  0x80000000
#define CDNSI3C_REG_SLV_ICR_CHIP_RST_REQ_SHIFT 31

#define CDNSI3C_REG_SLV_ISR_SDR_WR_COMP_MASK  0x1
#define CDNSI3C_REG_SLV_ISR_SDR_WR_COMP_SHIFT 0

#define CDNSI3C_REG_SLV_ISR_SDR_RD_COMP_MASK  0x2
#define CDNSI3C_REG_SLV_ISR_SDR_RD_COMP_SHIFT 1

#define CDNSI3C_REG_SLV_ISR_DDR_WR_COMP_MASK  0x4
#define CDNSI3C_REG_SLV_ISR_DDR_WR_COMP_SHIFT 2

#define CDNSI3C_REG_SLV_ISR_DDR_RD_COMP_MASK  0x8
#define CDNSI3C_REG_SLV_ISR_DDR_RD_COMP_SHIFT 3

#define CDNSI3C_REG_SLV_ISR_SDR_TX_OVF_MASK  0x10
#define CDNSI3C_REG_SLV_ISR_SDR_TX_OVF_SHIFT 4

#define CDNSI3C_REG_SLV_ISR_SDR_RX_UNF_MASK  0x20
#define CDNSI3C_REG_SLV_ISR_SDR_RX_UNF_SHIFT 5

#define CDNSI3C_REG_SLV_ISR_DDR_TX_OVF_MASK  0x40
#define CDNSI3C_REG_SLV_ISR_DDR_TX_OVF_SHIFT 6

#define CDNSI3C_REG_SLV_ISR_DDR_RX_UNF_MASK  0x80
#define CDNSI3C_REG_SLV_ISR_DDR_RX_UNF_SHIFT 7

#define CDNSI3C_REG_SLV_ISR_SDR_TX_THR_MASK  0x100
#define CDNSI3C_REG_SLV_ISR_SDR_TX_THR_SHIFT 8

#define CDNSI3C_REG_SLV_ISR_SDR_RX_THR_MASK  0x200
#define CDNSI3C_REG_SLV_ISR_SDR_RX_THR_SHIFT 9

#define CDNSI3C_REG_SLV_ISR_DDR_TX_THR_MASK  0x400
#define CDNSI3C_REG_SLV_ISR_DDR_TX_THR_SHIFT 10

#define CDNSI3C_REG_SLV_ISR_DDR_RX_THR_MASK  0x800
#define CDNSI3C_REG_SLV_ISR_DDR_RX_THR_SHIFT 11

#define CDNSI3C_REG_SLV_ISR_M_RD_ABORT_MASK  0x1000
#define CDNSI3C_REG_SLV_ISR_M_RD_ABORT_SHIFT 12

#define CDNSI3C_REG_SLV_ISR_DDR_FAIL_MASK  0x2000
#define CDNSI3C_REG_SLV_ISR_DDR_FAIL_SHIFT 13

#define CDNSI3C_REG_SLV_ISR_SDR_FAIL_MASK  0x4000
#define CDNSI3C_REG_SLV_ISR_SDR_FAIL_SHIFT 14

#define CDNSI3C_REG_SLV_ISR_DA_UPDATE_MASK  0x8000
#define CDNSI3C_REG_SLV_ISR_DA_UPDATE_SHIFT 15

#define CDNSI3C_REG_SLV_ISR_MR_DONE_MASK  0x10000
#define CDNSI3C_REG_SLV_ISR_MR_DONE_SHIFT 16

#define CDNSI3C_REG_SLV_ISR_HJ_DONE_MASK  0x20000
#define CDNSI3C_REG_SLV_ISR_HJ_DONE_SHIFT 17

#define CDNSI3C_REG_SLV_ISR_EVENT_UP_MASK  0x40000
#define CDNSI3C_REG_SLV_ISR_EVENT_UP_SHIFT 18

#define CDNSI3C_REG_SLV_ISR_ERROR_MASK  0x80000
#define CDNSI3C_REG_SLV_ISR_ERROR_SHIFT 19

#define CDNSI3C_REG_SLV_ISR_TM_MASK  0x100000
#define CDNSI3C_REG_SLV_ISR_TM_SHIFT 20

#define CDNSI3C_REG_SLV_ISR_DEFSLVS_MASK  0x200000
#define CDNSI3C_REG_SLV_ISR_DEFSLVS_SHIFT 21

#define CDNSI3C_REG_SLV_ISR_IBI_DONE_MASK  0x400000
#define CDNSI3C_REG_SLV_ISR_IBI_DONE_SHIFT 22

#define CDNSI3C_REG_SLV_ISR_IBID_THR_MASK  0x800000
#define CDNSI3C_REG_SLV_ISR_IBID_THR_SHIFT 23

#define CDNSI3C_REG_SLV_ISR_MWL_UP_MASK  0x1000000
#define CDNSI3C_REG_SLV_ISR_MWL_UP_SHIFT 24

#define CDNSI3C_REG_SLV_ISR_MRL_UP_MASK  0x2000000
#define CDNSI3C_REG_SLV_ISR_MRL_UP_SHIFT 25

#define CDNSI3C_REG_SLV_ISR_BUSCON_UP_MASK  0x4000000
#define CDNSI3C_REG_SLV_ISR_BUSCON_UP_SHIFT 26

#define CDNSI3C_REG_SLV_ISR_RSVD0_MASK  0x8000000
#define CDNSI3C_REG_SLV_ISR_RSVD0_SHIFT 27

#define CDNSI3C_REG_SLV_ISR_RSTDAA_MASK  0x10000000
#define CDNSI3C_REG_SLV_ISR_RSTDAA_SHIFT 28

#define CDNSI3C_REG_SLV_ISR_FLUSH_DONE_MASK  0x20000000
#define CDNSI3C_REG_SLV_ISR_FLUSH_DONE_SHIFT 29

#define CDNSI3C_REG_SLV_ISR_PERIPH_RST_REQ_MASK  0x40000000
#define CDNSI3C_REG_SLV_ISR_PERIPH_RST_REQ_SHIFT 30

#define CDNSI3C_REG_SLV_ISR_CHIP_RST_REQ_MASK  0x80000000
#define CDNSI3C_REG_SLV_ISR_CHIP_RST_REQ_SHIFT 31

#define CDNSI3C_REG_SLV_STATUS0_XFERRED_BYTES_MASK  0xFFFF
#define CDNSI3C_REG_SLV_STATUS0_XFERRED_BYTES_SHIFT 0

#define CDNSI3C_REG_SLV_STATUS0_REG_ADDR_MASK  0xFF0000
#define CDNSI3C_REG_SLV_STATUS0_REG_ADDR_SHIFT 16

#define CDNSI3C_REG_SLV_STATUS0_IBI_XFERRED_BYTES_MASK  0xFF000000
#define CDNSI3C_REG_SLV_STATUS0_IBI_XFERRED_BYTES_SHIFT 24

#define CDNSI3C_REG_SLV_STATUS1_SDRTX_EMPTY_MASK  0x1
#define CDNSI3C_REG_SLV_STATUS1_SDRTX_EMPTY_SHIFT 0

#define CDNSI3C_REG_SLV_STATUS1_SDRRX_EMPTY_MASK  0x2
#define CDNSI3C_REG_SLV_STATUS1_SDRRX_EMPTY_SHIFT 1

#define CDNSI3C_REG_SLV_STATUS1_SDRTX_FULL_MASK  0x4
#define CDNSI3C_REG_SLV_STATUS1_SDRTX_FULL_SHIFT 2

#define CDNSI3C_REG_SLV_STATUS1_SDRRX_FULL_MASK  0x8
#define CDNSI3C_REG_SLV_STATUS1_SDRRX_FULL_SHIFT 3

#define CDNSI3C_REG_SLV_STATUS1_DDRTX_EMPTY_MASK  0x10
#define CDNSI3C_REG_SLV_STATUS1_DDRTX_EMPTY_SHIFT 4

#define CDNSI3C_REG_SLV_STATUS1_DDRRX_EMPTY_MASK  0x20
#define CDNSI3C_REG_SLV_STATUS1_DDRRX_EMPTY_SHIFT 5

#define CDNSI3C_REG_SLV_STATUS1_DDRTX_FULL_MASK  0x40
#define CDNSI3C_REG_SLV_STATUS1_DDRTX_FULL_SHIFT 6

#define CDNSI3C_REG_SLV_STATUS1_DDRRX_FULL_MASK  0x80
#define CDNSI3C_REG_SLV_STATUS1_DDRRX_FULL_SHIFT 7

#define CDNSI3C_REG_SLV_STATUS1_HAS_DA_MASK  0x100
#define CDNSI3C_REG_SLV_STATUS1_HAS_DA_SHIFT 8

#define CDNSI3C_REG_SLV_STATUS1_DA_MASK  0xFE00
#define CDNSI3C_REG_SLV_STATUS1_DA_SHIFT 9

#define CDNSI3C_REG_SLV_STATUS1_PROT_ERROR_MASK  0x10000
#define CDNSI3C_REG_SLV_STATUS1_PROT_ERROR_SHIFT 16

#define CDNSI3C_REG_SLV_STATUS1_MR_DIS_MASK  0x20000
#define CDNSI3C_REG_SLV_STATUS1_MR_DIS_SHIFT 17

#define CDNSI3C_REG_SLV_STATUS1_HJ_DIS_MASK  0x40000
#define CDNSI3C_REG_SLV_STATUS1_HJ_DIS_SHIFT 18

#define CDNSI3C_REG_SLV_STATUS1_VEN_TM_MASK  0x80000
#define CDNSI3C_REG_SLV_STATUS1_VEN_TM_SHIFT 19

#define CDNSI3C_REG_SLV_STATUS1_ENTAS_MASK  0x300000
#define CDNSI3C_REG_SLV_STATUS1_ENTAS_SHIFT 20

#define CDNSI3C_REG_SLV_STATUS1_TCAM0_DIS_MASK  0x400000
#define CDNSI3C_REG_SLV_STATUS1_TCAM0_DIS_SHIFT 22

#define CDNSI3C_REG_SLV_STATUS1_BUS_VAR_MASK  0x800000
#define CDNSI3C_REG_SLV_STATUS1_BUS_VAR_SHIFT 23

#define CDNSI3C_REG_SLV_STATUS1_IBI_DIS_MASK  0x1000000
#define CDNSI3C_REG_SLV_STATUS1_IBI_DIS_SHIFT 24

#define CDNSI3C_REG_SLV_STATUS1_IBI_PEND_MASK  0x2000000
#define CDNSI3C_REG_SLV_STATUS1_IBI_PEND_SHIFT 25

#define CDNSI3C_REG_SLV_STATUS1_HJ_PEND_MASK  0x4000000
#define CDNSI3C_REG_SLV_STATUS1_HJ_PEND_SHIFT 26

#define CDNSI3C_REG_SLV_STATUS1_MR_PEND_MASK  0x8000000
#define CDNSI3C_REG_SLV_STATUS1_MR_PEND_SHIFT 27

#define CDNSI3C_REG_SLV_STATUS1_NACK_NXT_PR_MASK  0x10000000
#define CDNSI3C_REG_SLV_STATUS1_NACK_NXT_PR_SHIFT 28

#define CDNSI3C_REG_SLV_STATUS1_NACK_NXT_PW_MASK  0x20000000
#define CDNSI3C_REG_SLV_STATUS1_NACK_NXT_PW_SHIFT 29

#define CDNSI3C_REG_SLV_STATUS1_HJ_IN_USE_MASK  0x40000000
#define CDNSI3C_REG_SLV_STATUS1_HJ_IN_USE_SHIFT 30

#define CDNSI3C_REG_SLV_STATUS1_SCL_IN_RESET_MASK  0x80000000
#define CDNSI3C_REG_SLV_STATUS1_SCL_IN_RESET_SHIFT 31

#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_INT_MASK  0xF
#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_INT_SHIFT 0

#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_INT_CT_MASK  0x30
#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_INT_CT_SHIFT 4

#define CDNSI3C_REG_SLV_IBI_CTRL_RSVD0_MASK  0xC0
#define CDNSI3C_REG_SLV_IBI_CTRL_RSVD0_SHIFT 6

#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_INIT_MASK  0x100
#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_INIT_SHIFT 8

#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_SEL_MASK  0x200
#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_SEL_SHIFT 9

#define CDNSI3C_REG_SLV_IBI_CTRL_RSVD1_MASK  0xFC00
#define CDNSI3C_REG_SLV_IBI_CTRL_RSVD1_SHIFT 10

#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_PL_MASK  0x1FF0000
#define CDNSI3C_REG_SLV_IBI_CTRL_IBI_PL_SHIFT 16

#define CDNSI3C_REG_SLV_IBI_CTRL_RSVD2_MASK  0x6000000
#define CDNSI3C_REG_SLV_IBI_CTRL_RSVD2_SHIFT 25

#define CDNSI3C_REG_SLV_IBI_CTRL_TCAM0_EVENT_MASK  0xF8000000
#define CDNSI3C_REG_SLV_IBI_CTRL_TCAM0_EVENT_SHIFT 27

#define CDNSI3C_REG_CMD0_FIFO_RNW_MASK  0x1
#define CDNSI3C_REG_CMD0_FIFO_RNW_SHIFT 0

#define CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MASK  0xFE
#define CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_SHIFT 1

#define CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MSB_MASK  0x700
#define CDNSI3C_REG_CMD0_FIFO_DEV_ADDR_MSB_SHIFT 8

#define CDNSI3C_REG_CMD0_FIFO_IS_DB_MASK  0x800
#define CDNSI3C_REG_CMD0_FIFO_IS_DB_SHIFT 11

#define CDNSI3C_REG_CMD0_FIFO_PL_LEN_MASK  0xFFF000
#define CDNSI3C_REG_CMD0_FIFO_PL_LEN_SHIFT 12

#define CDNSI3C_REG_CMD0_FIFO_IS10B_MASK  0x1000000
#define CDNSI3C_REG_CMD0_FIFO_IS10B_SHIFT 24

#define CDNSI3C_REG_CMD0_FIFO_RSBC_MASK  0x2000000
#define CDNSI3C_REG_CMD0_FIFO_RSBC_SHIFT 25

#define CDNSI3C_REG_CMD0_FIFO_SBCA_MASK  0x4000000
#define CDNSI3C_REG_CMD0_FIFO_SBCA_SHIFT 26

#define CDNSI3C_REG_CMD0_FIFO_XMIT_MODE_MASK  0x18000000
#define CDNSI3C_REG_CMD0_FIFO_XMIT_MODE_SHIFT 27

#define CDNSI3C_REG_CMD0_FIFO_BCH_MASK  0x20000000
#define CDNSI3C_REG_CMD0_FIFO_BCH_SHIFT 29

#define CDNSI3C_REG_CMD0_FIFO_IS_CCC_MASK  0x40000000
#define CDNSI3C_REG_CMD0_FIFO_IS_CCC_SHIFT 30

#define CDNSI3C_REG_CMD0_FIFO_IS_DDR_MASK  0x80000000
#define CDNSI3C_REG_CMD0_FIFO_IS_DDR_SHIFT 31

#define CDNSI3C_REG_CMD1_FIFO_CCC_CSRADDR0_MASK  0xFF
#define CDNSI3C_REG_CMD1_FIFO_CCC_CSRADDR0_SHIFT 0

#define CDNSI3C_REG_CMD1_FIFO_CSRADDR1_MASK  0xFF00
#define CDNSI3C_REG_CMD1_FIFO_CSRADDR1_SHIFT 8

#define CDNSI3C_REG_CMD1_FIFO_RSVD0_MASK  0xFF0000
#define CDNSI3C_REG_CMD1_FIFO_RSVD0_SHIFT 16

#define CDNSI3C_REG_CMD1_FIFO_CMD_ID_MASK  0xFF000000
#define CDNSI3C_REG_CMD1_FIFO_CMD_ID_SHIFT 24

#define CDNSI3C_REG_TX_FIFO_DATA_MASK  0xFFFFFFFF
#define CDNSI3C_REG_TX_FIFO_DATA_SHIFT 0

#define CDNSI3C_REG_TX_FIFO_STATUS_TX_FIFO_FILL_LVL_MASK  0x1FFFF
#define CDNSI3C_REG_TX_FIFO_STATUS_TX_FIFO_FILL_LVL_SHIFT 0

#define CDNSI3C_REG_TX_FIFO_STATUS_RSVD0_MASK  0xFFFE0000
#define CDNSI3C_REG_TX_FIFO_STATUS_RSVD0_SHIFT 17

#define CDNSI3C_REG_IMD_CMD0_RNW_MASK  0x1
#define CDNSI3C_REG_IMD_CMD0_RNW_SHIFT 0

#define CDNSI3C_REG_IMD_CMD0_DEV_ADDR_MASK  0xFE
#define CDNSI3C_REG_IMD_CMD0_DEV_ADDR_SHIFT 1

#define CDNSI3C_REG_IMD_CMD0_PL_LEN_MASK  0x7000
#define CDNSI3C_REG_IMD_CMD0_PL_LEN_SHIFT 12

#define CDNSI3C_REG_IMD_CMD1_CCC_MASK  0xFF
#define CDNSI3C_REG_IMD_CMD1_CCC_SHIFT 0

#define CDNSI3C_REG_IMD_CMD1_RSVD0_MASK  0xFFFF00
#define CDNSI3C_REG_IMD_CMD1_RSVD0_SHIFT 8

#define CDNSI3C_REG_IMD_CMD1_CMD_ID_MASK  0xFF000000
#define CDNSI3C_REG_IMD_CMD1_CMD_ID_SHIFT 24

#define CDNSI3C_REG_IMD_DATA_DATA_MASK  0xFFFFFFFF
#define CDNSI3C_REG_IMD_DATA_DATA_SHIFT 0

#define CDNSI3C_REG_RX_FIFO_STATUS_RX_FIFO_FILL_LVL_MASK  0x1FFFF
#define CDNSI3C_REG_RX_FIFO_STATUS_RX_FIFO_FILL_LVL_SHIFT 0

#define CDNSI3C_REG_RX_FIFO_STATUS_RSVD0_MASK  0xFFFE0000
#define CDNSI3C_REG_RX_FIFO_STATUS_RSVD0_SHIFT 17

#define CDNSI3C_REG_RX_FIFO_DATA_MASK  0xFFFFFFFF
#define CDNSI3C_REG_RX_FIFO_DATA_SHIFT 0

#define CDNSI3C_REG_IBI_DATA_FIFO_DATA_MASK  0xFFFFFFFF
#define CDNSI3C_REG_IBI_DATA_FIFO_DATA_SHIFT 0

#define CDNSI3C_REG_SLV_DDR_TX_FIFO_DDR_SLAVE_TX_DATA_FIFO_MASK  0xFFFFF
#define CDNSI3C_REG_SLV_DDR_TX_FIFO_DDR_SLAVE_TX_DATA_FIFO_SHIFT 0

#define CDNSI3C_REG_SLV_DDR_RX_FIFO_DDR_SLAVE_RX_DATA_FIFO_MASK  0xFFFFF
#define CDNSI3C_REG_SLV_DDR_RX_FIFO_DDR_SLAVE_RX_DATA_FIFO_SHIFT 0

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDD_THR_MASK  0x1F
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDD_THR_SHIFT 0

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD0_MASK  0xE0
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD0_SHIFT 5

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_IBID_THR_MASK  0x3F00
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_IBID_THR_SHIFT 8

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD1_MASK  0xC000
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD1_SHIFT 14

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDR_THR_MASK  0x1F0000
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_CMDR_THR_SHIFT 16

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD2_MASK  0xE00000
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD2_SHIFT 21

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_IBIR_THR_MASK  0x3F000000
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_IBIR_THR_SHIFT 24

#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD3_MASK  0xC0000000
#define CDNSI3C_REG_CMD_IBI_THR_CTRL_RSVD3_SHIFT 30

#define CDNSI3C_REG_TX_RX_THR_CTRL_TX_THR_MASK  0xFFFF
#define CDNSI3C_REG_TX_RX_THR_CTRL_TX_THR_SHIFT 0

#define CDNSI3C_REG_TX_RX_THR_CTRL_RX_THR_MASK  0xFFFF0000
#define CDNSI3C_REG_TX_RX_THR_CTRL_RX_THR_SHIFT 16

#define CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_TX_THR_MASK  0xFFFF
#define CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_TX_THR_SHIFT 0

#define CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_RX_THR_MASK  0xFFFF0000
#define CDNSI3C_REG_SLV_DDR_TX_RX_THR_CTRL_SLV_DDR_RX_THR_SHIFT 16

#define CDNSI3C_REG_FLUSH_CTRL_CMD_FLUSH_MASK  0x10000
#define CDNSI3C_REG_FLUSH_CTRL_CMD_FLUSH_SHIFT 16

#define CDNSI3C_REG_FLUSH_CTRL_TX_FLUSH_MASK  0x20000
#define CDNSI3C_REG_FLUSH_CTRL_TX_FLUSH_SHIFT 17

#define CDNSI3C_REG_FLUSH_CTRL_RX_FLUSH_MASK  0x40000
#define CDNSI3C_REG_FLUSH_CTRL_RX_FLUSH_SHIFT 18

#define CDNSI3C_REG_FLUSH_CTRL_IBI_FLUSH_MASK  0x80000
#define CDNSI3C_REG_FLUSH_CTRL_IBI_FLUSH_SHIFT 19

#define CDNSI3C_REG_FLUSH_CTRL_IMM_CMD_FLUSH_MASK  0x100000
#define CDNSI3C_REG_FLUSH_CTRL_IMM_CMD_FLUSH_SHIFT 20

#define CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_TX_FLUSH_MASK  0x200000
#define CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_TX_FLUSH_SHIFT 21

#define CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_RX_FLUSH_MASK  0x400000
#define CDNSI3C_REG_FLUSH_CTRL_SLV_DDR_RX_FLUSH_SHIFT 22

#define CDNSI3C_REG_FLUSH_CTRL_CMD_RESP_FLUSH_MASK  0x800000
#define CDNSI3C_REG_FLUSH_CTRL_CMD_RESP_FLUSH_SHIFT 23

#define CDNSI3C_REG_FLUSH_CTRL_IBI_RESP_FLUSH_MASK  0x1000000
#define CDNSI3C_REG_FLUSH_CTRL_IBI_RESP_FLUSH_SHIFT 24

#define CDNSI3C_REG_SLV_CTRL_PR_PL_MASK  0xFFFF
#define CDNSI3C_REG_SLV_CTRL_PR_PL_SHIFT 0

#define CDNSI3C_REG_SLV_CTRL_RSVD0_MASK  0xFFFF0000
#define CDNSI3C_REG_SLV_CTRL_RSVD0_SHIFT 16

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S0_ERROR_MASK  0x1
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S0_ERROR_SHIFT 0

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S1_ERROR_MASK  0x2
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S1_ERROR_SHIFT 1

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S2_ERROR_SETCCC_MASK  0x4
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S2_ERROR_SETCCC_SHIFT 2

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S2_ERROR_PRIVWR_MASK  0x8
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S2_ERROR_PRIVWR_SHIFT 3

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S3_ERROR_MASK  0x10
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S3_ERROR_SHIFT 4

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S4_ERROR_MASK  0x20
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S4_ERROR_SHIFT 5

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S5_ERROR_MASK  0x40
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S5_ERROR_SHIFT 6

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S6_ERROR_GETCCC_MASK  0x80
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S6_ERROR_GETCCC_SHIFT 7

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S6_ERROR_PRIVRD_MASK  0x100
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S6_ERROR_PRIVRD_SHIFT 8

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S6_ERROR_IBI_MASK  0x200
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_S6_ERROR_IBI_SHIFT 9

#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_RSVD0_MASK  0xFFFFFC00
#define CDNSI3C_REG_SLV_PROTOCOL_ERROR_TYPE_RSVD0_SHIFT 10

#define CDNSI3C_REG_SLV_STATUS2_MRL_MASK  0xFFFFFF
#define CDNSI3C_REG_SLV_STATUS2_MRL_SHIFT 0

#define CDNSI3C_REG_SLV_STATUS2_RSVD0_MASK  0xFF000000
#define CDNSI3C_REG_SLV_STATUS2_RSVD0_SHIFT 24

#define CDNSI3C_REG_SLV_STATUS3_MWL_MASK  0xFFFF
#define CDNSI3C_REG_SLV_STATUS3_MWL_SHIFT 0

#define CDNSI3C_REG_SLV_STATUS3_BC_FSM_MASK  0x7FF0000
#define CDNSI3C_REG_SLV_STATUS3_BC_FSM_SHIFT 16

#define CDNSI3C_REG_SLV_STATUS3_RSVD0_MASK  0xF8000000
#define CDNSI3C_REG_SLV_STATUS3_RSVD0_SHIFT 27

#define CDNSI3C_REG_DEVS_CTRL_DEV0_ACTIVE_MASK  0x1
#define CDNSI3C_REG_DEVS_CTRL_DEV0_ACTIVE_SHIFT 0

#define CDNSI3C_REG_DEVS_CTRL_DEV1_ACTIVE_MASK  0x2
#define CDNSI3C_REG_DEVS_CTRL_DEV1_ACTIVE_SHIFT 1

#define CDNSI3C_REG_DEVS_CTRL_DEV2_ACTIVE_MASK  0x4
#define CDNSI3C_REG_DEVS_CTRL_DEV2_ACTIVE_SHIFT 2

#define CDNSI3C_REG_DEVS_CTRL_DEV3_ACTIVE_MASK  0x8
#define CDNSI3C_REG_DEVS_CTRL_DEV3_ACTIVE_SHIFT 3

#define CDNSI3C_REG_DEVS_CTRL_DEV4_ACTIVE_MASK  0x10
#define CDNSI3C_REG_DEVS_CTRL_DEV4_ACTIVE_SHIFT 4

#define CDNSI3C_REG_DEVS_CTRL_DEV5_ACTIVE_MASK  0x20
#define CDNSI3C_REG_DEVS_CTRL_DEV5_ACTIVE_SHIFT 5

#define CDNSI3C_REG_DEVS_CTRL_DEV6_ACTIVE_MASK  0x40
#define CDNSI3C_REG_DEVS_CTRL_DEV6_ACTIVE_SHIFT 6

#define CDNSI3C_REG_DEVS_CTRL_DEV7_ACTIVE_MASK  0x80
#define CDNSI3C_REG_DEVS_CTRL_DEV7_ACTIVE_SHIFT 7

#define CDNSI3C_REG_DEVS_CTRL_DEV8_ACTIVE_MASK  0x100
#define CDNSI3C_REG_DEVS_CTRL_DEV8_ACTIVE_SHIFT 8

#define CDNSI3C_REG_DEVS_CTRL_DEV9_ACTIVE_MASK  0x200
#define CDNSI3C_REG_DEVS_CTRL_DEV9_ACTIVE_SHIFT 9

#define CDNSI3C_REG_DEVS_CTRL_DEV10_ACTIVE_MASK  0x400
#define CDNSI3C_REG_DEVS_CTRL_DEV10_ACTIVE_SHIFT 10

#define CDNSI3C_REG_DEVS_CTRL_DEV11_ACTIVE_MASK  0x800
#define CDNSI3C_REG_DEVS_CTRL_DEV11_ACTIVE_SHIFT 11

#define CDNSI3C_REG_DEVS_CTRL_RSVD0_MASK  0x1F000
#define CDNSI3C_REG_DEVS_CTRL_RSVD0_SHIFT 12

#define CDNSI3C_REG_DEVS_CTRL_DEV1_CLR_MASK  0x20000
#define CDNSI3C_REG_DEVS_CTRL_DEV1_CLR_SHIFT 17

#define CDNSI3C_REG_DEVS_CTRL_DEV2_CLR_MASK  0x40000
#define CDNSI3C_REG_DEVS_CTRL_DEV2_CLR_SHIFT 18

#define CDNSI3C_REG_DEVS_CTRL_DEV3_CLR_MASK  0x80000
#define CDNSI3C_REG_DEVS_CTRL_DEV3_CLR_SHIFT 19

#define CDNSI3C_REG_DEVS_CTRL_DEV4_CLR_MASK  0x100000
#define CDNSI3C_REG_DEVS_CTRL_DEV4_CLR_SHIFT 20

#define CDNSI3C_REG_DEVS_CTRL_DEV5_CLR_MASK  0x200000
#define CDNSI3C_REG_DEVS_CTRL_DEV5_CLR_SHIFT 21

#define CDNSI3C_REG_DEVS_CTRL_DEV6_CLR_MASK  0x400000
#define CDNSI3C_REG_DEVS_CTRL_DEV6_CLR_SHIFT 22

#define CDNSI3C_REG_DEVS_CTRL_DEV7_CLR_MASK  0x800000
#define CDNSI3C_REG_DEVS_CTRL_DEV7_CLR_SHIFT 23

#define CDNSI3C_REG_DEVS_CTRL_DEV8_CLR_MASK  0x1000000
#define CDNSI3C_REG_DEVS_CTRL_DEV8_CLR_SHIFT 24

#define CDNSI3C_REG_DEVS_CTRL_DEV9_CLR_MASK  0x2000000
#define CDNSI3C_REG_DEVS_CTRL_DEV9_CLR_SHIFT 25

#define CDNSI3C_REG_DEVS_CTRL_DEV10_CLR_MASK  0x4000000
#define CDNSI3C_REG_DEVS_CTRL_DEV10_CLR_SHIFT 26

#define CDNSI3C_REG_DEVS_CTRL_DEV11_CLR_MASK  0x8000000
#define CDNSI3C_REG_DEVS_CTRL_DEV11_CLR_SHIFT 27

#define CDNSI3C_REG_DEVS_CTRL_RSVD1_MASK  0xF0000000
#define CDNSI3C_REG_DEVS_CTRL_RSVD1_SHIFT 28

#define CDNSI3C_REG_DEV_ID0_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID0_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID0_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID0_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID0_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID0_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID0_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID0_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID0_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID0_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID0_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID0_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID0_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID0_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID0_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID0_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID0_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID0_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID0_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID0_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID0_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID0_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID1_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID1_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID1_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID1_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID1_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID1_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID1_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID1_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID1_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID1_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID1_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID1_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID1_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID1_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID1_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID1_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID1_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID1_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID1_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID1_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID1_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID1_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID2_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID2_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID2_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID2_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID2_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID2_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID2_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID2_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID2_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID2_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID2_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID2_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID2_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID2_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID2_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID2_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID2_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID2_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID2_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID2_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID2_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID2_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID3_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID3_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID3_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID3_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID3_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID3_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID3_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID3_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID3_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID3_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID3_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID3_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID3_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID3_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID3_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID3_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID3_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID3_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID3_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID3_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID3_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID3_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID4_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID4_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID4_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID4_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID4_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID4_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID4_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID4_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID4_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID4_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID4_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID4_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID4_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID4_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID4_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID4_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID4_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID4_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID4_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID4_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID4_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID4_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID5_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID5_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID5_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID5_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID5_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID5_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID5_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID5_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID5_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID5_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID5_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID5_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID5_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID5_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID5_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID5_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID5_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID5_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID5_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID5_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID5_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID5_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID6_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID6_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID6_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID6_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID6_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID6_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID6_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID6_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID6_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID6_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID6_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID6_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID6_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID6_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID6_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID6_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID6_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID6_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID6_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID6_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID6_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID6_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID7_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID7_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID7_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID7_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID7_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID7_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID7_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID7_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID7_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID7_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID7_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID7_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID7_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID7_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID7_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID7_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID7_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID7_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID7_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID7_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID7_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID7_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID8_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID8_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID8_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID8_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID8_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID8_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID8_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID8_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID8_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID8_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID8_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID8_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID8_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID8_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID8_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID8_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID8_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID8_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID8_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID8_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID8_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID8_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID9_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID9_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID9_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID9_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID9_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID9_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID9_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID9_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID9_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID9_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID9_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID9_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID9_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID9_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID9_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID9_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID9_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID9_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID9_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID9_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID9_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID9_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID10_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID10_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID10_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID10_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID10_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID10_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID10_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID10_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID10_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID10_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID10_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID10_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID10_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID10_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID10_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID10_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID10_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID10_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID10_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID10_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID10_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID10_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_DEV_ID11_RR0_DEV_ADDR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID11_RR0_DEV_ADDR_SHIFT 0

#define CDNSI3C_REG_DEV_ID11_RR0_RSVD0_MASK  0x100
#define CDNSI3C_REG_DEV_ID11_RR0_RSVD0_SHIFT 8

#define CDNSI3C_REG_DEV_ID11_RR0_IS_I3C_MASK  0x200
#define CDNSI3C_REG_DEV_ID11_RR0_IS_I3C_SHIFT 9

#define CDNSI3C_REG_DEV_ID11_RR0_RSVD1_MASK  0x400
#define CDNSI3C_REG_DEV_ID11_RR0_RSVD1_SHIFT 10

#define CDNSI3C_REG_DEV_ID11_RR0_LVR_EXT_ADDR_MASK  0x800
#define CDNSI3C_REG_DEV_ID11_RR0_LVR_EXT_ADDR_SHIFT 11

#define CDNSI3C_REG_DEV_ID11_RR0_RSVD2_MASK  0x1000
#define CDNSI3C_REG_DEV_ID11_RR0_RSVD2_SHIFT 12

#define CDNSI3C_REG_DEV_ID11_RR0_LVR_SA_MSB_MASK  0xE000
#define CDNSI3C_REG_DEV_ID11_RR0_LVR_SA_MSB_SHIFT 13

#define CDNSI3C_REG_DEV_ID11_RR1_PID_MSB_MASK  0xFFFFFFFF
#define CDNSI3C_REG_DEV_ID11_RR1_PID_MSB_SHIFT 0

#define CDNSI3C_REG_DEV_ID11_RR2_DCR_LVR_MASK  0xFF
#define CDNSI3C_REG_DEV_ID11_RR2_DCR_LVR_SHIFT 0

#define CDNSI3C_REG_DEV_ID11_RR2_BCR_MASK  0xFF00
#define CDNSI3C_REG_DEV_ID11_RR2_BCR_SHIFT 8

#define CDNSI3C_REG_DEV_ID11_RR2_PID_LSB_MASK  0xFFFF0000
#define CDNSI3C_REG_DEV_ID11_RR2_PID_LSB_SHIFT 16

#define CDNSI3C_REG_SIR_MAP0_DEVID0_RESP_MASK  0x1
#define CDNSI3C_REG_SIR_MAP0_DEVID0_RESP_SHIFT 0

#define CDNSI3C_REG_SIR_MAP0_DEVID0_DA_MASK  0xFE
#define CDNSI3C_REG_SIR_MAP0_DEVID0_DA_SHIFT 1

#define CDNSI3C_REG_SIR_MAP0_DEVID0_PL_MASK  0x1F00
#define CDNSI3C_REG_SIR_MAP0_DEVID0_PL_SHIFT 8

#define CDNSI3C_REG_SIR_MAP0_DEVID0_SLOW_MASK  0x2000
#define CDNSI3C_REG_SIR_MAP0_DEVID0_SLOW_SHIFT 13

#define CDNSI3C_REG_SIR_MAP0_DEVID0_ROLE_MASK  0xC000
#define CDNSI3C_REG_SIR_MAP0_DEVID0_ROLE_SHIFT 14

#define CDNSI3C_REG_SIR_MAP0_DEVID1_RESP_MASK  0x10000
#define CDNSI3C_REG_SIR_MAP0_DEVID1_RESP_SHIFT 16

#define CDNSI3C_REG_SIR_MAP0_DEVID1_DA_MASK  0xFE0000
#define CDNSI3C_REG_SIR_MAP0_DEVID1_DA_SHIFT 17

#define CDNSI3C_REG_SIR_MAP0_DEVID1_PL_MASK  0x1F000000
#define CDNSI3C_REG_SIR_MAP0_DEVID1_PL_SHIFT 24

#define CDNSI3C_REG_SIR_MAP0_DEVID1_SLOW_MASK  0x20000000
#define CDNSI3C_REG_SIR_MAP0_DEVID1_SLOW_SHIFT 29

#define CDNSI3C_REG_SIR_MAP0_DEVID1_ROLE_MASK  0xC0000000
#define CDNSI3C_REG_SIR_MAP0_DEVID1_ROLE_SHIFT 30

#define CDNSI3C_REG_SIR_MAP1_DEVID2_RESP_MASK  0x1
#define CDNSI3C_REG_SIR_MAP1_DEVID2_RESP_SHIFT 0

#define CDNSI3C_REG_SIR_MAP1_DEVID2_DA_MASK  0xFE
#define CDNSI3C_REG_SIR_MAP1_DEVID2_DA_SHIFT 1

#define CDNSI3C_REG_SIR_MAP1_DEVID2_PL_MASK  0x1F00
#define CDNSI3C_REG_SIR_MAP1_DEVID2_PL_SHIFT 8

#define CDNSI3C_REG_SIR_MAP1_DEVID2_SLOW_MASK  0x2000
#define CDNSI3C_REG_SIR_MAP1_DEVID2_SLOW_SHIFT 13

#define CDNSI3C_REG_SIR_MAP1_DEVID2_ROLE_MASK  0xC000
#define CDNSI3C_REG_SIR_MAP1_DEVID2_ROLE_SHIFT 14

#define CDNSI3C_REG_SIR_MAP1_DEVID3_RESP_MASK  0x10000
#define CDNSI3C_REG_SIR_MAP1_DEVID3_RESP_SHIFT 16

#define CDNSI3C_REG_SIR_MAP1_DEVID3_DA_MASK  0xFE0000
#define CDNSI3C_REG_SIR_MAP1_DEVID3_DA_SHIFT 17

#define CDNSI3C_REG_SIR_MAP1_DEVID3_PL_MASK  0x1F000000
#define CDNSI3C_REG_SIR_MAP1_DEVID3_PL_SHIFT 24

#define CDNSI3C_REG_SIR_MAP1_DEVID3_SLOW_MASK  0x20000000
#define CDNSI3C_REG_SIR_MAP1_DEVID3_SLOW_SHIFT 29

#define CDNSI3C_REG_SIR_MAP1_DEVID3_ROLE_MASK  0xC0000000
#define CDNSI3C_REG_SIR_MAP1_DEVID3_ROLE_SHIFT 30

#define CDNSI3C_REG_SIR_MAP2_DEVID4_RESP_MASK  0x1
#define CDNSI3C_REG_SIR_MAP2_DEVID4_RESP_SHIFT 0

#define CDNSI3C_REG_SIR_MAP2_DEVID4_DA_MASK  0xFE
#define CDNSI3C_REG_SIR_MAP2_DEVID4_DA_SHIFT 1

#define CDNSI3C_REG_SIR_MAP2_DEVID4_PL_MASK  0x1F00
#define CDNSI3C_REG_SIR_MAP2_DEVID4_PL_SHIFT 8

#define CDNSI3C_REG_SIR_MAP2_DEVID4_SLOW_MASK  0x2000
#define CDNSI3C_REG_SIR_MAP2_DEVID4_SLOW_SHIFT 13

#define CDNSI3C_REG_SIR_MAP2_DEVID4_ROLE_MASK  0xC000
#define CDNSI3C_REG_SIR_MAP2_DEVID4_ROLE_SHIFT 14

#define CDNSI3C_REG_SIR_MAP2_DEVID5_RESP_MASK  0x10000
#define CDNSI3C_REG_SIR_MAP2_DEVID5_RESP_SHIFT 16

#define CDNSI3C_REG_SIR_MAP2_DEVID5_DA_MASK  0xFE0000
#define CDNSI3C_REG_SIR_MAP2_DEVID5_DA_SHIFT 17

#define CDNSI3C_REG_SIR_MAP2_DEVID5_PL_MASK  0x1F000000
#define CDNSI3C_REG_SIR_MAP2_DEVID5_PL_SHIFT 24

#define CDNSI3C_REG_SIR_MAP2_DEVID5_SLOW_MASK  0x20000000
#define CDNSI3C_REG_SIR_MAP2_DEVID5_SLOW_SHIFT 29

#define CDNSI3C_REG_SIR_MAP2_DEVID5_ROLE_MASK  0xC0000000
#define CDNSI3C_REG_SIR_MAP2_DEVID5_ROLE_SHIFT 30

#define CDNSI3C_REG_SIR_MAP3_DEVID6_RESP_MASK  0x1
#define CDNSI3C_REG_SIR_MAP3_DEVID6_RESP_SHIFT 0

#define CDNSI3C_REG_SIR_MAP3_DEVID6_DA_MASK  0xFE
#define CDNSI3C_REG_SIR_MAP3_DEVID6_DA_SHIFT 1

#define CDNSI3C_REG_SIR_MAP3_DEVID6_PL_MASK  0x1F00
#define CDNSI3C_REG_SIR_MAP3_DEVID6_PL_SHIFT 8

#define CDNSI3C_REG_SIR_MAP3_DEVID6_SLOW_MASK  0x2000
#define CDNSI3C_REG_SIR_MAP3_DEVID6_SLOW_SHIFT 13

#define CDNSI3C_REG_SIR_MAP3_DEVID6_ROLE_MASK  0xC000
#define CDNSI3C_REG_SIR_MAP3_DEVID6_ROLE_SHIFT 14

#define CDNSI3C_REG_SIR_MAP3_DEVID7_RESP_MASK  0x10000
#define CDNSI3C_REG_SIR_MAP3_DEVID7_RESP_SHIFT 16

#define CDNSI3C_REG_SIR_MAP3_DEVID7_DA_MASK  0xFE0000
#define CDNSI3C_REG_SIR_MAP3_DEVID7_DA_SHIFT 17

#define CDNSI3C_REG_SIR_MAP3_DEVID7_PL_MASK  0x1F000000
#define CDNSI3C_REG_SIR_MAP3_DEVID7_PL_SHIFT 24

#define CDNSI3C_REG_SIR_MAP3_DEVID7_SLOW_MASK  0x20000000
#define CDNSI3C_REG_SIR_MAP3_DEVID7_SLOW_SHIFT 29

#define CDNSI3C_REG_SIR_MAP3_DEVID7_ROLE_MASK  0xC0000000
#define CDNSI3C_REG_SIR_MAP3_DEVID7_ROLE_SHIFT 30

#define CDNSI3C_REG_SIR_MAP4_DEVID8_RESP_MASK  0x1
#define CDNSI3C_REG_SIR_MAP4_DEVID8_RESP_SHIFT 0

#define CDNSI3C_REG_SIR_MAP4_DEVID8_DA_MASK  0xFE
#define CDNSI3C_REG_SIR_MAP4_DEVID8_DA_SHIFT 1

#define CDNSI3C_REG_SIR_MAP4_DEVID8_PL_MASK  0x1F00
#define CDNSI3C_REG_SIR_MAP4_DEVID8_PL_SHIFT 8

#define CDNSI3C_REG_SIR_MAP4_DEVID8_SLOW_MASK  0x2000
#define CDNSI3C_REG_SIR_MAP4_DEVID8_SLOW_SHIFT 13

#define CDNSI3C_REG_SIR_MAP4_DEVID8_ROLE_MASK  0xC000
#define CDNSI3C_REG_SIR_MAP4_DEVID8_ROLE_SHIFT 14

#define CDNSI3C_REG_SIR_MAP4_DEVID9_RESP_MASK  0x10000
#define CDNSI3C_REG_SIR_MAP4_DEVID9_RESP_SHIFT 16

#define CDNSI3C_REG_SIR_MAP4_DEVID9_DA_MASK  0xFE0000
#define CDNSI3C_REG_SIR_MAP4_DEVID9_DA_SHIFT 17

#define CDNSI3C_REG_SIR_MAP4_DEVID9_PL_MASK  0x1F000000
#define CDNSI3C_REG_SIR_MAP4_DEVID9_PL_SHIFT 24

#define CDNSI3C_REG_SIR_MAP4_DEVID9_SLOW_MASK  0x20000000
#define CDNSI3C_REG_SIR_MAP4_DEVID9_SLOW_SHIFT 29

#define CDNSI3C_REG_SIR_MAP4_DEVID9_ROLE_MASK  0xC0000000
#define CDNSI3C_REG_SIR_MAP4_DEVID9_ROLE_SHIFT 30

#define CDNSI3C_REG_SIR_MAP5_DEVID10_RESP_MASK  0x1
#define CDNSI3C_REG_SIR_MAP5_DEVID10_RESP_SHIFT 0

#define CDNSI3C_REG_SIR_MAP5_DEVID10_DA_MASK  0xFE
#define CDNSI3C_REG_SIR_MAP5_DEVID10_DA_SHIFT 1

#define CDNSI3C_REG_SIR_MAP5_DEVID10_PL_MASK  0x1F00
#define CDNSI3C_REG_SIR_MAP5_DEVID10_PL_SHIFT 8

#define CDNSI3C_REG_SIR_MAP5_DEVID10_SLOW_MASK  0x2000
#define CDNSI3C_REG_SIR_MAP5_DEVID10_SLOW_SHIFT 13

#define CDNSI3C_REG_SIR_MAP5_DEVID10_ROLE_MASK  0xC000
#define CDNSI3C_REG_SIR_MAP5_DEVID10_ROLE_SHIFT 14

#define CDNSI3C_REG_GRPADDR_LIST_GRPA0_MASK  0xFF
#define CDNSI3C_REG_GRPADDR_LIST_GRPA0_SHIFT 0

#define CDNSI3C_REG_GRPADDR_LIST_GRPA1_MASK  0xFF00
#define CDNSI3C_REG_GRPADDR_LIST_GRPA1_SHIFT 8

#define CDNSI3C_REG_GRPADDR_LIST_RSVD0_MASK  0xFFFF0000
#define CDNSI3C_REG_GRPADDR_LIST_RSVD0_SHIFT 16

#define CDNSI3C_REG_GRPADDR_CS_GRPA0_FILL_LVL_MASK  0x1F
#define CDNSI3C_REG_GRPADDR_CS_GRPA0_FILL_LVL_SHIFT 0

#define CDNSI3C_REG_GRPADDR_CS_GRPA0_EMPTY_MASK  0x20
#define CDNSI3C_REG_GRPADDR_CS_GRPA0_EMPTY_SHIFT 5

#define CDNSI3C_REG_GRPADDR_CS_RSVD0_MASK  0x40
#define CDNSI3C_REG_GRPADDR_CS_RSVD0_SHIFT 6

#define CDNSI3C_REG_GRPADDR_CS_GRPA0_FLUSH_MASK  0x80
#define CDNSI3C_REG_GRPADDR_CS_GRPA0_FLUSH_SHIFT 7

#define CDNSI3C_REG_GRPADDR_CS_GRPA1_FILL_LVL_MASK  0x1F00
#define CDNSI3C_REG_GRPADDR_CS_GRPA1_FILL_LVL_SHIFT 8

#define CDNSI3C_REG_GRPADDR_CS_GRPA1_EMPTY_MASK  0x2000
#define CDNSI3C_REG_GRPADDR_CS_GRPA1_EMPTY_SHIFT 13

#define CDNSI3C_REG_GRPADDR_CS_RSVD1_MASK  0x4000
#define CDNSI3C_REG_GRPADDR_CS_RSVD1_SHIFT 14

#define CDNSI3C_REG_GRPADDR_CS_GRPA1_FLUSH_MASK  0x8000
#define CDNSI3C_REG_GRPADDR_CS_GRPA1_FLUSH_SHIFT 15

#define CDNSI3C_REG_GRPADDR_CS_RSVD2_MASK  0xFFFF0000
#define CDNSI3C_REG_GRPADDR_CS_RSVD2_SHIFT 16

#define CDNSI3C_REG_GPIR_WORD0_GPI0_MASK  0xFF
#define CDNSI3C_REG_GPIR_WORD0_GPI0_SHIFT 0

#define CDNSI3C_REG_GPIR_WORD0_RSVD0_MASK  0xFF00
#define CDNSI3C_REG_GPIR_WORD0_RSVD0_SHIFT 8

#define CDNSI3C_REG_GPIR_WORD0_RSVD1_MASK  0xFF0000
#define CDNSI3C_REG_GPIR_WORD0_RSVD1_SHIFT 16

#define CDNSI3C_REG_GPIR_WORD0_RSVD2_MASK  0xFF000000
#define CDNSI3C_REG_GPIR_WORD0_RSVD2_SHIFT 24

#define CDNSI3C_REG_GPOR_WORD0_GPO0_MASK  0xFF
#define CDNSI3C_REG_GPOR_WORD0_GPO0_SHIFT 0

#define CDNSI3C_REG_GPOR_WORD0_RSVD0_MASK  0xFF00
#define CDNSI3C_REG_GPOR_WORD0_RSVD0_SHIFT 8

#define CDNSI3C_REG_GPOR_WORD0_RSVD1_MASK  0xFF0000
#define CDNSI3C_REG_GPOR_WORD0_RSVD1_SHIFT 16

#define CDNSI3C_REG_GPOR_WORD0_RSVD2_MASK  0xFF000000
#define CDNSI3C_REG_GPOR_WORD0_RSVD2_SHIFT 24

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_I3C_RESET_N_N0_SCAN_MASK  0x1
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_I3C_RESET_N_N0_SCAN_SHIFT 0

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_RESET_N_N0_SCAN_MASK  0x2
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_REG_RESET_N_N0_SCAN_SHIFT 1

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_CLK_STOP_REQ_N0_SCAN_MASK  0x4
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_CLK_STOP_REQ_N0_SCAN_SHIFT 2

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_I3C_ENABLE_N0_SCAN_MASK  0x100
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_I3C_ENABLE_N0_SCAN_SHIFT 8

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_CLK_STOP_ACK_MASK  0x10000
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_CLK_STOP_ACK_SHIFT 16

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_WAKEUP_MASK  0x20000
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_WAKEUP_SHIFT 17

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_IDLE_MASK  0x40000
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_IDLE_SHIFT 18

#define I3C_CTRL_I3C_RESET_CTRL_STATUS_IRQ_MASK  0x1000000
#define I3C_CTRL_I3C_RESET_CTRL_STATUS_IRQ_SHIFT 24

#define I3C_CTRL_PINSTRAPS_GROUP_1A_DEVICE_ROLE_MASK  0x3
#define I3C_CTRL_PINSTRAPS_GROUP_1A_DEVICE_ROLE_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_1A_DCR_MASK  0xFF00
#define I3C_CTRL_PINSTRAPS_GROUP_1A_DCR_SHIFT 8

#define I3C_CTRL_PINSTRAPS_GROUP_1B_MRL_MASK  0xFFFFFF
#define I3C_CTRL_PINSTRAPS_GROUP_1B_MRL_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_2A_MWL_MASK  0xFFFF
#define I3C_CTRL_PINSTRAPS_GROUP_2A_MWL_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_2A_MXDS_LIMITED_MASK  0x10000
#define I3C_CTRL_PINSTRAPS_GROUP_2A_MXDS_LIMITED_SHIFT 16

#define I3C_CTRL_PINSTRAPS_GROUP_2A_MXDS_MAXWR_MASK  0x1FE0000
#define I3C_CTRL_PINSTRAPS_GROUP_2A_MXDS_MAXWR_SHIFT 17

#define I3C_CTRL_PINSTRAPS_GROUP_2B_MXDS_MAXRD_MASK  0xFF
#define I3C_CTRL_PINSTRAPS_GROUP_2B_MXDS_MAXRD_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_3_PID_MFR_ID_MASK  0x7FFF
#define I3C_CTRL_PINSTRAPS_GROUP_3_PID_MFR_ID_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_3_PID_INSTANCE_ID_MASK  0xF0000
#define I3C_CTRL_PINSTRAPS_GROUP_3_PID_INSTANCE_ID_SHIFT 16

#define I3C_CTRL_PINSTRAPS_GROUP_3_BUS_AVAIL_TIMER_MASK  0xFF000000
#define I3C_CTRL_PINSTRAPS_GROUP_3_BUS_AVAIL_TIMER_SHIFT 24

#define I3C_CTRL_PINSTRAPS_GROUP_4_BUS_IDLE_TIMER_MASK  0x3FFFF
#define I3C_CTRL_PINSTRAPS_GROUP_4_BUS_IDLE_TIMER_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_4_STAT_ADDR_MASK  0x7F000000
#define I3C_CTRL_PINSTRAPS_GROUP_4_STAT_ADDR_SHIFT 24

#define I3C_CTRL_PINSTRAPS_GROUP_5_FLOW_CTRL_PR_DIS_MASK  0x1
#define I3C_CTRL_PINSTRAPS_GROUP_5_FLOW_CTRL_PR_DIS_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_5_FLOW_CTRL_PW_DIS_MASK  0x2
#define I3C_CTRL_PINSTRAPS_GROUP_5_FLOW_CTRL_PW_DIS_SHIFT 1

#define I3C_CTRL_PINSTRAPS_GROUP_5_FPF_PW_SEL_MASK  0x4
#define I3C_CTRL_PINSTRAPS_GROUP_5_FPF_PW_SEL_SHIFT 2

#define I3C_CTRL_PINSTRAPS_GROUP_5_ALT_MODE_EN_MASK  0x8
#define I3C_CTRL_PINSTRAPS_GROUP_5_ALT_MODE_EN_SHIFT 3

#define I3C_CTRL_PINSTRAPS_GROUP_5_HJ_IN_USE_MASK  0x10
#define I3C_CTRL_PINSTRAPS_GROUP_5_HJ_IN_USE_SHIFT 4

#define I3C_CTRL_PINSTRAPS_GROUP_5_PERIPH_RST_RET_TIME_MASK  0xFF00
#define I3C_CTRL_PINSTRAPS_GROUP_5_PERIPH_RST_RET_TIME_SHIFT 8

#define I3C_CTRL_PINSTRAPS_GROUP_5_CHIP_RST_RET_TIME_MASK  0xFF0000
#define I3C_CTRL_PINSTRAPS_GROUP_5_CHIP_RST_RET_TIME_SHIFT 16

#define I3C_CTRL_PINSTRAPS_GROUP_6_IBI_MDB_PRN_MASK  0x1
#define I3C_CTRL_PINSTRAPS_GROUP_6_IBI_MDB_PRN_SHIFT 0

#define I3C_CTRL_PINSTRAPS_GROUP_6_RX_DATA_FIFO_MODE_MASK  0x2
#define I3C_CTRL_PINSTRAPS_GROUP_6_RX_DATA_FIFO_MODE_SHIFT 1

#define I3C_CTRL_PINSTRAPS_GROUP_6_XTIME_FREQ_BYTE_MASK  0xFF00
#define I3C_CTRL_PINSTRAPS_GROUP_6_XTIME_FREQ_BYTE_SHIFT 8

#define I3C_CTRL_PINSTRAPS_GROUP_6_XTIME_INACC_BYTE_MASK  0xFF0000
#define I3C_CTRL_PINSTRAPS_GROUP_6_XTIME_INACC_BYTE_SHIFT 16

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_WR_MASK  0x1
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_WR_SHIFT 0

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_RD_MASK  0x2
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_RD_SHIFT 1

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_FLUSH_MASK  0x4
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_FLUSH_SHIFT 2

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_FILL_LVL_MASK  0x1F8
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD0_DMA_STAMP_FILL_LVL_SHIFT 3

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_WR_MASK  0x200
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_WR_SHIFT 9

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_RD_MASK  0x400
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_RD_SHIFT 10

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_FLUSH_MASK  0x800
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_FLUSH_SHIFT 11

#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_FILL_LVL_MASK  0x3F000
#define I3C_CTRL_DMA_STAMP_0_CMD_WRD1_DMA_STAMP_FILL_LVL_SHIFT 12

#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_WR_MASK  0x80000
#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_WR_SHIFT 19

#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_RD_MASK  0x100000
#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_RD_SHIFT 20

#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_FLUSH_MASK  0x200000
#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_FLUSH_SHIFT 21

#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_FILL_LVL_MASK  0xFC00000
#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_FILL_LVL_SHIFT 22

#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_BYTE_CNT_MASK  0x70000000
#define I3C_CTRL_DMA_STAMP_0_IBI_DMA_STAMP_BYTE_CNT_SHIFT 28

#define I3C_CTRL_DMA_STAMP_1_IBI_DMA_STAMP_EOC_MASK  0x1
#define I3C_CTRL_DMA_STAMP_1_IBI_DMA_STAMP_EOC_SHIFT 0

#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_WR_MASK  0x2
#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_WR_SHIFT 1

#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_RD_MASK  0x4
#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_RD_SHIFT 2

#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_FLUSH_MASK  0x8
#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_FLUSH_SHIFT 3

#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_FILL_LVL_MASK  0x7F0
#define I3C_CTRL_DMA_STAMP_1_TX_DATA_DMA_STAMP_FILL_LVL_SHIFT 4

#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_WR_MASK  0x1000
#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_WR_SHIFT 12

#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_RD_MASK  0x2000
#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_RD_SHIFT 13

#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_FLUSH_MASK  0x4000
#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_FLUSH_SHIFT 14

#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_FILL_LVL_MASK  0x3F8000
#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_FILL_LVL_SHIFT 15

#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_BYTE_CNT_MASK  0x7000000
#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_BYTE_CNT_SHIFT 24

#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_EOC_MASK  0x8000000
#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_EOC_SHIFT 27

#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_EXCP_MASK  0x10000000
#define I3C_CTRL_DMA_STAMP_1_RX_DATA_DMA_STAMP_EXCP_SHIFT 28

#define I3C_CTRL_DMA_STAMP_1_SLV_DDR_TX_DMA_STAMP_WR_MASK  0x20000000
#define I3C_CTRL_DMA_STAMP_1_SLV_DDR_TX_DMA_STAMP_WR_SHIFT 29

#define I3C_CTRL_DMA_STAMP_1_SLV_DDR_TX_DMA_STAMP_RD_MASK  0x40000000
#define I3C_CTRL_DMA_STAMP_1_SLV_DDR_TX_DMA_STAMP_RD_SHIFT 30

#define I3C_CTRL_DMA_STAMP_1_SLV_DDR_TX_DMA_STAMP_FLUSH_MASK  0x80000000
#define I3C_CTRL_DMA_STAMP_1_SLV_DDR_TX_DMA_STAMP_FLUSH_SHIFT 31

#define I3C_CTRL_DMA_STAMP_2_RX_DATA_DMA_STAMP_CMD_ID_MASK  0xFF
#define I3C_CTRL_DMA_STAMP_2_RX_DATA_DMA_STAMP_CMD_ID_SHIFT 0

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_TX_DMA_STAMP_FILL_LVL_MASK  0x7F00
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_TX_DMA_STAMP_FILL_LVL_SHIFT 8

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_WR_MASK  0x10000
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_WR_SHIFT 16

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_RD_MASK  0x20000
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_RD_SHIFT 17

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_FLUSH_MASK  0x40000
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_FLUSH_SHIFT 18

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_FILL_LVL_MASK  0x3F80000
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_FILL_LVL_SHIFT 19

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_BYTE_CNT_MASK  0x38000000
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_BYTE_CNT_SHIFT 27

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_EOC_MASK  0x40000000
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_EOC_SHIFT 30

#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_EXCP_MASK  0x80000000
#define I3C_CTRL_DMA_STAMP_2_SLV_DDR_RX_DMA_STAMP_EXCP_SHIFT 31

#define I3C_CTRL_TCAM0_T_C1_EXT_DELAY_TCAM_DELAY_MASK  0xFFFF
#define I3C_CTRL_TCAM0_T_C1_EXT_DELAY_TCAM_DELAY_SHIFT 0

#define I3C_CTRL_ASF_STATUS_SRAM_CORR_ERR_MASK  0x1
#define I3C_CTRL_ASF_STATUS_SRAM_CORR_ERR_SHIFT 0

#define I3C_CTRL_ASF_STATUS_SRAM_UNCORR_ERR_MASK  0x2
#define I3C_CTRL_ASF_STATUS_SRAM_UNCORR_ERR_SHIFT 1

#define I3C_CTRL_ASF_STATUS_DAP_ERR_MASK  0x4
#define I3C_CTRL_ASF_STATUS_DAP_ERR_SHIFT 2

#define I3C_CTRL_ASF_STATUS_CSR_ERR_MASK  0x8
#define I3C_CTRL_ASF_STATUS_CSR_ERR_SHIFT 3

#define I3C_CTRL_ASF_STATUS_TRANS_TO_ERR_MASK  0x10
#define I3C_CTRL_ASF_STATUS_TRANS_TO_ERR_SHIFT 4

#define I3C_CTRL_ASF_STATUS_PROTOCOL_ERR_MASK  0x20
#define I3C_CTRL_ASF_STATUS_PROTOCOL_ERR_SHIFT 5

#define I3C_CTRL_ASF_STATUS_INTEGRITY_ERR_MASK  0x40
#define I3C_CTRL_ASF_STATUS_INTEGRITY_ERR_SHIFT 6

#define I3C_CTRL_ASF_STATUS_INT_NONFATAL_MASK  0x80
#define I3C_CTRL_ASF_STATUS_INT_NONFATAL_SHIFT 7

#define I3C_CTRL_ASF_STATUS_INT_FATAL_MASK  0x100
#define I3C_CTRL_ASF_STATUS_INT_FATAL_SHIFT 8

#define I3C_CTRL_RESET_REQ_MASKS_MASK_I3C_RESET_REQ_MASK  0x1
#define I3C_CTRL_RESET_REQ_MASKS_MASK_I3C_RESET_REQ_SHIFT 0

#define I3C_CTRL_RESET_REQ_MASKS_MASK_CHIP_RESET_REQ_MASK  0x2
#define I3C_CTRL_RESET_REQ_MASKS_MASK_CHIP_RESET_REQ_SHIFT 1

#define I3C_CTRL_GPI_GPI_MASK  0xFFFFFFFF
#define I3C_CTRL_GPI_GPI_SHIFT 0

#define I3C_CTRL_GPO_GPO_MASK  0xFFFFFFFF
#define I3C_CTRL_GPO_GPO_SHIFT 0

#define COMBINED_PVT_CTRL_PROCESS_CTRL_PROCESS_ENABLE_MASK  0x1
#define COMBINED_PVT_CTRL_PROCESS_CTRL_PROCESS_ENABLE_SHIFT 0

#define COMBINED_PVT_CTRL_PROCESS_CTRL_PROCESS_SENSOR_SEL_MASK  0x3F0
#define COMBINED_PVT_CTRL_PROCESS_CTRL_PROCESS_SENSOR_SEL_SHIFT 4

#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_CLOCK_ENABLE_MASK  0x1
#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_CLOCK_ENABLE_SHIFT 0

#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_CLK_SEL_MASK  0x2
#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_CLK_SEL_SHIFT 1

#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_POSTDIV_DIVIDER_MASK  0xFF0
#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_POSTDIV_DIVIDER_SHIFT 4

#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_POSTDIV_USE_POSTDIV_MASK  0x1000
#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_POSTDIV_USE_POSTDIV_SHIFT 12

#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_POSTDIV_UPDATE_DIV_MASK  0x10000
#define COMBINED_PVT_CTRL_PROCESS_CLK_OBS_CTRL_POSTDIV_UPDATE_DIV_SHIFT 16

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_RESET_N_N0_SCAN_MASK  0x1
#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_RESET_N_N0_SCAN_SHIFT 0

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_READY_MASK  0x10
#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_READY_SHIFT 4

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_UNDERFLOW_MASK  0x100
#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_UNDERFLOW_SHIFT 8

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_OVERFLOW_MASK  0x1000
#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_OVERFLOW_SHIFT 12

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_CODE_MASK  0x70000
#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_CODE_SHIFT 16

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_MONITOR_MASK  0x3F00000
#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_MONITOR_SHIFT 20

#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_CODE_OUT_EN_MASK  0x10000000
#define COMBINED_PVT_CTRL_DROOP_CTRL_STATUS_DROOP_CODE_OUT_EN_SHIFT 28

#define COMBINED_PVT_CTRL_TILE_EVENT_DATA0_MASK  0xFF
#define COMBINED_PVT_CTRL_TILE_EVENT_DATA0_SHIFT 0

#define COMBINED_PVT_CTRL_TILE_EVENT_DATA1_MASK  0xFF00
#define COMBINED_PVT_CTRL_TILE_EVENT_DATA1_SHIFT 8

#define COMBINED_PVT_CTRL_TILE_EVENT_DATA2_MASK  0xFF0000
#define COMBINED_PVT_CTRL_TILE_EVENT_DATA2_SHIFT 16

#define COMBINED_PVT_CTRL_TILE_EVENT_DATA3_MASK  0xFF000000
#define COMBINED_PVT_CTRL_TILE_EVENT_DATA3_SHIFT 24

#define COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_PM_CLK_COUNT_EN_MASK  0x1
#define COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_PM_CLK_COUNT_EN_SHIFT 0

#define COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_PM_CLK_COUNT_VALID_MASK  0x10
#define COMBINED_PVT_CTRL_CLOCK_COUNTER_CTRL_PM_CLK_COUNT_VALID_SHIFT 4

#define COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_REFCLK_COUNT_PERIOD_LO_MASK  0xFFFFFFFF
#define COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_LO_REFCLK_COUNT_PERIOD_LO_SHIFT 0

#define COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_REFCLK_COUNT_PERIOD_HI_MASK  0xFFFFFFFF
#define COMBINED_PVT_CTRL_REF_CLK_COUNT_PERIOD_HI_REFCLK_COUNT_PERIOD_HI_SHIFT 0

#define COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_LO_CLOCK_COUNT_LO_MASK  0xFFFFFFFF
#define COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_LO_CLOCK_COUNT_LO_SHIFT 0

#define COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_HI_CLOCK_COUNT_HI_MASK  0xFFFFFFFF
#define COMBINED_PVT_CTRL_PM_CLOCK_COUNTER_HI_CLOCK_COUNT_HI_SHIFT 0

#define COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_INTERRUPT_MASK  0x7
#define COMBINED_PVT_CTRL_TEMP_SENSOR_INTERRUPT_INTERRUPT_SHIFT 0

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_PSYSCRIT_MASK_MASK  0x1
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_PSYSCRIT_MASK_SHIFT 0

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_VRHOT_MASK_MASK  0x10
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_MASK_VRHOT_MASK_SHIFT 4

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_PSYSCRIT_VAL_MASK  0x1
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_PSYSCRIT_VAL_SHIFT 0

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_VRHOT_VAL_MASK  0x10
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_VALUE_VRHOT_VAL_SHIFT 4

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_PSYSCRIT_ACTIVE_MASK  0x1
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_PSYSCRIT_ACTIVE_SHIFT 0

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_VRHOT_ACTIVE_MASK  0x10
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_ACTIVE_VRHOT_ACTIVE_SHIFT 4

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_PSYSCRIT_IRQ_ACTIVE_HIGH_MASK  0x1
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_PSYSCRIT_IRQ_ACTIVE_HIGH_SHIFT 0

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_PSYSCRIT_IRQ_POSEDGE_MASK  0x10
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_PSYSCRIT_IRQ_POSEDGE_SHIFT 4

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_PSYSCRIT_IRQ_NEGEDGE_MASK  0x100
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_PSYSCRIT_IRQ_NEGEDGE_SHIFT 8

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_VRHOT_IRQ_ACTIVE_HIGH_MASK  0x1000
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_VRHOT_IRQ_ACTIVE_HIGH_SHIFT 12

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_VRHOT_IRQ_POSEDGE_MASK  0x10000
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_VRHOT_IRQ_POSEDGE_SHIFT 16

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_VRHOT_IRQ_NEGEDGE_MASK  0x100000
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INTERRUPT_VRHOT_IRQ_NEGEDGE_SHIFT 20

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_PSYSCRIT_INVERT_MASK  0x1
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_PSYSCRIT_INVERT_SHIFT 0

#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_VRHOT_INVERT_MASK  0x10
#define COMBINED_PVT_CTRL_PSYSCRIT_VRHOT_INVERT_VRHOT_INVERT_SHIFT 4

#define COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_SMC_SYNC_INTERRUPT_MUX_MASK  0x1
#define COMBINED_PVT_CTRL_SMC_SYNC_INTERRUPT_MUX_SMC_SYNC_INTERRUPT_MUX_SHIFT 0

#define DROOP_ENABLES_ENABLE_MASK  0x1
#define DROOP_ENABLES_ENABLE_SHIFT 0

#define DROOP_ENABLES_STICKY_DROOP_ENABLE_MASK  0x2
#define DROOP_ENABLES_STICKY_DROOP_ENABLE_SHIFT 1

#define DROOP_ENABLES_STICKY_DROOP_DURATION_MASK  0x1C
#define DROOP_ENABLES_STICKY_DROOP_DURATION_SHIFT 2

#define DROOP_ENABLES_OPERATING_MODE_MASK  0x40
#define DROOP_ENABLES_OPERATING_MODE_SHIFT 6

#define DROOP_ENABLES_CONFIG_SELECT_MASK  0xF00
#define DROOP_ENABLES_CONFIG_SELECT_SHIFT 8

#define DROOP_ENABLES_CONFIG_SELECT_UPDATE_MASK  0x1000
#define DROOP_ENABLES_CONFIG_SELECT_UPDATE_SHIFT 12

#define DROOP_SAMPLE_STROBE_SAMPLE_STROBE_MASK  0x1
#define DROOP_SAMPLE_STROBE_SAMPLE_STROBE_SHIFT 0

#define DROOP_SAMPLE_STROBE_AVG_SAMPLES_NUM_MASK  0x1E0
#define DROOP_SAMPLE_STROBE_AVG_SAMPLES_NUM_SHIFT 5

#define DROOP_SAMPLE_STROBE_AVG_CODE_SAMPLE_STROBE_MASK  0x4000
#define DROOP_SAMPLE_STROBE_AVG_CODE_SAMPLE_STROBE_SHIFT 14

#define DROOP_TARGET_MONITOR_CODE_TARGET_MONITOR_CODE_MASK  0xFF
#define DROOP_TARGET_MONITOR_CODE_TARGET_MONITOR_CODE_SHIFT 0

#define DROOP_CONFIG_RUN_DCDL_INIT_MASK  0x20
#define DROOP_CONFIG_RUN_DCDL_INIT_SHIFT 5

#define DROOP_CONFIG_EXT_MEAS_MODE_MASK  0xC0
#define DROOP_CONFIG_EXT_MEAS_MODE_SHIFT 6

#define DROOP_CONFIG_EXT_START_TRIGGER_MASK  0x100
#define DROOP_CONFIG_EXT_START_TRIGGER_SHIFT 8

#define DROOP_CONFIG_EXT_SINGLE_CONFIG_MASK  0x1E00
#define DROOP_CONFIG_EXT_SINGLE_CONFIG_SHIFT 9

#define DROOP_CONFIG_EXT_LTM_ENABLE_MASK  0x2000
#define DROOP_CONFIG_EXT_LTM_ENABLE_SHIFT 13

#define DROOP_CONFIG_EXT_MEAS_DONE_MASK  0x8000
#define DROOP_CONFIG_EXT_MEAS_DONE_SHIFT 15

#define DROOP_MEAS_DURATION0_EXT_DURATION0_MASK  0xFFFF
#define DROOP_MEAS_DURATION0_EXT_DURATION0_SHIFT 0

#define DROOP_MEAS_DURATION1_EXT_DURATION1_MASK  0xFFFF
#define DROOP_MEAS_DURATION1_EXT_DURATION1_SHIFT 0

#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_MAX_CODE_MASK  0x3F
#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_MAX_CODE_SHIFT 0

#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_OVERFLOW_MASK  0x100
#define DROOP_LONG_TERM_MAX_CODE_EXT_LTM_OVERFLOW_SHIFT 8

#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_MIN_CODE_MASK  0x3F
#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_MIN_CODE_SHIFT 0

#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_UNDERFLOW_MASK  0x100
#define DROOP_LONG_TERM_MIN_CODE_EXT_LTM_UNDERFLOW_SHIFT 8

#define DROOP_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_MASK  0xFFFF
#define DROOP_EXT_DROOP_DUR0_EXT_DROOP_DURATION0_SHIFT 0

#define DROOP_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_MASK  0xFFFF
#define DROOP_EXT_DROOP_DUR1_EXT_DROOP_DURATION1_SHIFT 0

#define DROOP_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_MASK  0xFFFF
#define DROOP_EXT_DROOP_DUR2_EXT_DROOP_DURATION2_SHIFT 0

#define DROOP_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_MASK  0xFFFF
#define DROOP_EXT_DROOP_DUR3_EXT_DROOP_DURATION3_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION0_MASK  0xFF
#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION0_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION1_MASK  0xFF00
#define DROOP_EXT_DROOP_TRAN_01_EXT_DROOP_TRANSITION1_SHIFT 8

#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION2_MASK  0xFF
#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION2_SHIFT 0

#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION3_MASK  0xFF00
#define DROOP_EXT_DROOP_TRAN_23_EXT_DROOP_TRANSITION3_SHIFT 8

#define DROOP_FORCE_FORCE_DROOP_ENABLE_MASK  0x1
#define DROOP_FORCE_FORCE_DROOP_ENABLE_SHIFT 0

#define DROOP_FORCE_FORCE_MONITOR_ENABLE_MASK  0x2
#define DROOP_FORCE_FORCE_MONITOR_ENABLE_SHIFT 1

#define DROOP_FORCE_FORCE_DROOP_MASK  0x1C
#define DROOP_FORCE_FORCE_DROOP_SHIFT 2

#define DROOP_FORCE_FORCE_MONITOR_MASK  0x7E0
#define DROOP_FORCE_FORCE_MONITOR_SHIFT 5

#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_MASK  0xFF
#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_SHIFT 0

#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_VALID_MASK  0x100
#define DROOP_SAMPLED_AVG_MONITOR_SAMPLED_AVG_MONITOR_VALID_SHIFT 8

#define DROOP_SAMPLED_AVG_MONITOR_MULTIPLE_EDGES_MASK  0x1000
#define DROOP_SAMPLED_AVG_MONITOR_MULTIPLE_EDGES_SHIFT 12

#define DROOP_SAMPLED_AVG_MONITOR_THRESHOLD_ERROR_MASK  0xE000
#define DROOP_SAMPLED_AVG_MONITOR_THRESHOLD_ERROR_SHIFT 13

#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_MASK  0xFF
#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_SHIFT 0

#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_VALID_MASK  0x100
#define DROOP_SAMPLED_DROOP_SAMPLED_DROOP_VALID_SHIFT 8

#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_MASK  0xFF
#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_SHIFT 0

#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_VALID_MASK  0x100
#define DROOP_SAMPLED_MONITOR_SAMPLED_MONITOR_VALID_SHIFT 8

#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_MASK  0xFF
#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_SHIFT 0

#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_VALID_MASK  0x100
#define DROOP_SAMPLED_DELAY_SAMPLED_DELAY_VALID_SHIFT 8

#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_0_LW_CONFIG_SETTING_0_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_0_HW_CONFIG_SETTING_0_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_1_LW_CONFIG_SETTING_1_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_1_HW_CONFIG_SETTING_1_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_2_LW_CONFIG_SETTING_2_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_2_HW_CONFIG_SETTING_2_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_3_LW_CONFIG_SETTING_3_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_3_HW_CONFIG_SETTING_3_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_4_LW_CONFIG_SETTING_4_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_4_HW_CONFIG_SETTING_4_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_5_LW_CONFIG_SETTING_5_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_5_HW_CONFIG_SETTING_5_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_6_LW_CONFIG_SETTING_6_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_6_HW_CONFIG_SETTING_6_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_7_LW_CONFIG_SETTING_7_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_7_HW_CONFIG_SETTING_7_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_8_LW_CONFIG_SETTING_8_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_8_HW_CONFIG_SETTING_8_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_9_LW_CONFIG_SETTING_9_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_9_HW_CONFIG_SETTING_9_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_10_LW_CONFIG_SETTING_10_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_10_HW_CONFIG_SETTING_10_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_11_LW_CONFIG_SETTING_11_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_11_HW_CONFIG_SETTING_11_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_12_LW_CONFIG_SETTING_12_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_12_HW_CONFIG_SETTING_12_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_13_LW_CONFIG_SETTING_13_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_13_HW_CONFIG_SETTING_13_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_14_LW_CONFIG_SETTING_14_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_14_HW_CONFIG_SETTING_14_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_DELAY_CODE_MASK  0xFF
#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_DELAY_CODE_SHIFT 0

#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_T0_MASK  0xFF00
#define DROOP_CONFIG_SETTING_15_LW_CONFIG_SETTING_15_T0_SHIFT 8

#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T1_MASK  0xFF
#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T1_SHIFT 0

#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_15_HW_CONFIG_SETTING_15_T2_SHIFT 8

#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_0_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_0_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_1_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_01_K2_CONFIG_SETTING_1_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_2_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_2_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_3_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_23_K2_CONFIG_SETTING_3_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_4_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_4_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_5_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_45_K2_CONFIG_SETTING_5_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_6_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_6_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_7_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_67_K2_CONFIG_SETTING_7_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_8_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_8_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_9_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_89_K2_CONFIG_SETTING_9_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_10_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_10_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_11_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_1011_K2_CONFIG_SETTING_11_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_12_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_12_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_13_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_1213_K2_CONFIG_SETTING_13_K2_SHIFT 8

#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_14_K2_MASK  0xFF
#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_14_K2_SHIFT 0

#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_15_K2_MASK  0xFF00
#define DROOP_CONFIG_SETTING_1415_K2_CONFIG_SETTING_15_K2_SHIFT 8

#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T0_MASK  0xFF
#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T0_SHIFT 0

#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T1_MASK  0xFF00
#define DROOP_PERCENT_DELAY_TH0_PERCENT_DELAY_T1_SHIFT 8

#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_T2_MASK  0xFF
#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_T2_SHIFT 0

#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_TH_VALID_MASK  0x100
#define DROOP_PERCENT_DELAY_TH1_PERCENT_DELAY_TH_VALID_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_TS_EN_MASK  0x1
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_TS_EN_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_RAW_ADC_EN_MASK  0x4
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_RAW_ADC_EN_SHIFT 2

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REMOTE_NUM_MASK  0xF8
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_REMOTE_NUM_SHIFT 3

#define TEMP_SENSOR_TEMP_SENSOR_CTRL_BURST_MODE_EN_MASK  0x100
#define TEMP_SENSOR_TEMP_SENSOR_CTRL_BURST_MODE_EN_SHIFT 8

#define TEMP_SENSOR_BYPASS_ID_LO_ID_LO_MASK  0xFF
#define TEMP_SENSOR_BYPASS_ID_LO_ID_LO_SHIFT 0

#define TEMP_SENSOR_BYPASS_ID_LO_OSCAL_EN_MASK  0x100
#define TEMP_SENSOR_BYPASS_ID_LO_OSCAL_EN_SHIFT 8

#define TEMP_SENSOR_BYPASS_ID_HI_ID_HI_MASK  0xFF
#define TEMP_SENSOR_BYPASS_ID_HI_ID_HI_SHIFT 0

#define TEMP_SENSOR_BYPASS_ID_HI_CLK_INV_MASK  0x100
#define TEMP_SENSOR_BYPASS_ID_HI_CLK_INV_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK1_MASK  0x7
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK1_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK3_MASK  0x70
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_TSR_N_CK3_SHIFT 4

#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_CDC_STAGE_EN_MASK  0x100
#define TEMP_SENSOR_TEMP_SENSOR_CFG_0_CDC_STAGE_EN_SHIFT 8

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TS_COA0_MASK  0xF
#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TS_COA0_SHIFT 0

#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TSR_N_CK2_MASK  0x1F0
#define TEMP_SENSOR_TEMP_SENSOR_CFG_1_TSR_N_CK2_SHIFT 4

#define TEMP_SENSOR_TEMP_COEFF_B_TS_COB0_MASK  0x7F
#define TEMP_SENSOR_TEMP_COEFF_B_TS_COB0_SHIFT 0

#define TEMP_SENSOR_TEMP_COEFF_B_TS_COC0_HI_MASK  0x100
#define TEMP_SENSOR_TEMP_COEFF_B_TS_COC0_HI_SHIFT 8

#define TEMP_SENSOR_TEMP_COEFF_C_TS_COC0_MASK  0x1FF
#define TEMP_SENSOR_TEMP_COEFF_C_TS_COC0_SHIFT 0

#define TEMP_SENSOR_ADC_TARGET_ADC_TARGET_MASK  0x1FF
#define TEMP_SENSOR_ADC_TARGET_ADC_TARGET_SHIFT 0

#define TEMP_SENSOR_CONV_AVG_SEL_NUM_CONV_AVG_SEL_NUM_MASK  0x3
#define TEMP_SENSOR_CONV_AVG_SEL_NUM_CONV_AVG_SEL_NUM_SHIFT 0

#define TEMP_SENSOR_DAC_GAIN_ADC_CAP_SELECT_MASK  0x3F
#define TEMP_SENSOR_DAC_GAIN_ADC_CAP_SELECT_SHIFT 0

#define TEMP_SENSOR_DAC_GAIN_ADC_GAIN_MODE_MASK  0x40
#define TEMP_SENSOR_DAC_GAIN_ADC_GAIN_MODE_SHIFT 6

#define TEMP_SENSOR_DAC_GAIN_FSMP_EN_MASK  0x80
#define TEMP_SENSOR_DAC_GAIN_FSMP_EN_SHIFT 7

#define TEMP_SENSOR_DAC_GAIN_FAST_MODE_MASK  0x100
#define TEMP_SENSOR_DAC_GAIN_FAST_MODE_SHIFT 8

#define TEMP_SENSOR_REMOTE_CALIBRATION_TS_CO_MASK  0x3F
#define TEMP_SENSOR_REMOTE_CALIBRATION_TS_CO_SHIFT 0

#define TEMP_SENSOR_ATE_CTRL_ATE_RO_MUX_MASK  0x7
#define TEMP_SENSOR_ATE_CTRL_ATE_RO_MUX_SHIFT 0

#define TEMP_SENSOR_ATE_CTRL_ATE_AVG_EN_MASK  0x8
#define TEMP_SENSOR_ATE_CTRL_ATE_AVG_EN_SHIFT 3

#define TEMP_SENSOR_ATE_CTRL_AVG_MUX_SEL_MASK  0xF0
#define TEMP_SENSOR_ATE_CTRL_AVG_MUX_SEL_SHIFT 4

#define TEMP_SENSOR_ATE_CTRL_ATE_EN_MASK  0x100
#define TEMP_SENSOR_ATE_CTRL_ATE_EN_SHIFT 8

#define TEMP_SENSOR_TEST_LMT_MAX_TEST_LMT_MAX_MASK  0x1FF
#define TEMP_SENSOR_TEST_LMT_MAX_TEST_LMT_MAX_SHIFT 0

#define TEMP_SENSOR_TEST_LMT_MIN_TEST_LMT_MIN_MASK  0x1FF
#define TEMP_SENSOR_TEST_LMT_MIN_TEST_LMT_MIN_SHIFT 0

#define TEMP_SENSOR_START_TEMP_SENSE_START_TEMP_SENSE_MASK  0x1
#define TEMP_SENSOR_START_TEMP_SENSE_START_TEMP_SENSE_SHIFT 0

#define TEMP_SENSOR_REMOTE_SENSOR_DATA_TS_OUT_MASK  0x1FF
#define TEMP_SENSOR_REMOTE_SENSOR_DATA_TS_OUT_SHIFT 0

#define TEMP_SENSOR_CTRL_TEMP_CONTROL_ENABLE_MASK  0x1
#define TEMP_SENSOR_CTRL_TEMP_CONTROL_ENABLE_SHIFT 0

#define TEMP_SENSOR_CTRL_INTERRUPT_INTERRUPT_STATE_MASK  0x7
#define TEMP_SENSOR_CTRL_INTERRUPT_INTERRUPT_STATE_SHIFT 0

#define TEMP_SENSOR_CTRL_TS_POLL_STATE_TS_POLL_STATE_MASK  0x7
#define TEMP_SENSOR_CTRL_TS_POLL_STATE_TS_POLL_STATE_SHIFT 0

#define TEMP_SENSOR_CTRL_LAST_TEMP_DATA_LAST_TEMP_DATA_MASK  0x1FF
#define TEMP_SENSOR_CTRL_LAST_TEMP_DATA_LAST_TEMP_DATA_SHIFT 0

#define TEMP_SENSOR_CTRL_TEMP_THRESHOLD_INTERRUPT_OR_0_MASK  0xFF
#define TEMP_SENSOR_CTRL_TEMP_THRESHOLD_INTERRUPT_OR_0_SHIFT 0

#define TEMP_SENSOR_CTRL_TEMP_THRESHOLD_INTERRUPT_OR_1_MASK  0xFF00
#define TEMP_SENSOR_CTRL_TEMP_THRESHOLD_INTERRUPT_OR_1_SHIFT 8

#define TEMP_SENSOR_CTRL_TEMP_THRESHOLD_INTERRUPT_OR_2_MASK  0xFF0000
#define TEMP_SENSOR_CTRL_TEMP_THRESHOLD_INTERRUPT_OR_2_SHIFT 16

#define TEMP_SENSOR_CTRL_TS_STATUS_UPDATE_READY_MASK  0x1
#define TEMP_SENSOR_CTRL_TS_STATUS_UPDATE_READY_SHIFT 0

#define APB2AVSBUS_AVS_CMD_CMD_DATA_MASK  0x7FFF8
#define APB2AVSBUS_AVS_CMD_CMD_DATA_SHIFT 3

#define APB2AVSBUS_AVS_CMD_RAIL_SEL_MASK  0x780000
#define APB2AVSBUS_AVS_CMD_RAIL_SEL_SHIFT 19

#define APB2AVSBUS_AVS_CMD_CMD_CODE_MASK  0x7800000
#define APB2AVSBUS_AVS_CMD_CMD_CODE_SHIFT 23

#define APB2AVSBUS_AVS_CMD_CMD_GRP_MASK  0x8000000
#define APB2AVSBUS_AVS_CMD_CMD_GRP_SHIFT 27

#define APB2AVSBUS_AVS_CMD_R_OR_W_MASK  0x30000000
#define APB2AVSBUS_AVS_CMD_R_OR_W_SHIFT 28

#define APB2AVSBUS_AVS_READBACK_CRC_MASK  0x7
#define APB2AVSBUS_AVS_READBACK_CRC_SHIFT 0

#define APB2AVSBUS_AVS_READBACK_CMD_DATA_MASK  0xFFFF00
#define APB2AVSBUS_AVS_READBACK_CMD_DATA_SHIFT 8

#define APB2AVSBUS_AVS_READBACK_STATUS_RESPONSE_MASK  0x1F000000
#define APB2AVSBUS_AVS_READBACK_STATUS_RESPONSE_SHIFT 24

#define APB2AVSBUS_AVS_READBACK_CONST0_MASK  0x20000000
#define APB2AVSBUS_AVS_READBACK_CONST0_SHIFT 29

#define APB2AVSBUS_AVS_READBACK_SLAVE_ACK_MASK  0xC0000000
#define APB2AVSBUS_AVS_READBACK_SLAVE_ACK_SHIFT 30

#define APB2AVSBUS_AVS_DEBUG_READBACK_AVS_SLAVE_SUBFRAME_MASK  0xFFFFFFFF
#define APB2AVSBUS_AVS_DEBUG_READBACK_AVS_SLAVE_SUBFRAME_SHIFT 0

#define APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_AVS_SLAVE_SUBFRAME_MASK  0xFFFFFFFF
#define APB2AVSBUS_AVS_LATEST_SLAVE_SUBFRAME_AVS_SLAVE_SUBFRAME_SHIFT 0

#define APB2AVSBUS_AVS_NORMAL_STATUS_TOTAL_RETRIES_MASK  0xFFFF
#define APB2AVSBUS_AVS_NORMAL_STATUS_TOTAL_RETRIES_SHIFT 0

#define APB2AVSBUS_AVS_NORMAL_STATUS_AVS_MASTER_IS_RETRYING_MASK  0x10000
#define APB2AVSBUS_AVS_NORMAL_STATUS_AVS_MASTER_IS_RETRYING_SHIFT 16

#define APB2AVSBUS_AVS_NORMAL_STATUS_CMD_FIFO_EMPTY_MASK  0x20000
#define APB2AVSBUS_AVS_NORMAL_STATUS_CMD_FIFO_EMPTY_SHIFT 17

#define APB2AVSBUS_AVS_NORMAL_STATUS_CMD_FIFO_FULL_MASK  0x40000
#define APB2AVSBUS_AVS_NORMAL_STATUS_CMD_FIFO_FULL_SHIFT 18

#define APB2AVSBUS_AVS_NORMAL_STATUS_READBACK_FIFO_FULL_MASK  0x80000
#define APB2AVSBUS_AVS_NORMAL_STATUS_READBACK_FIFO_FULL_SHIFT 19

#define APB2AVSBUS_AVS_NORMAL_STATUS_READBACK_HAS_DATA_MASK  0x100000
#define APB2AVSBUS_AVS_NORMAL_STATUS_READBACK_HAS_DATA_SHIFT 20

#define APB2AVSBUS_AVS_NORMAL_STATUS_AVS_BUS_IS_IDLE_MASK  0x200000
#define APB2AVSBUS_AVS_NORMAL_STATUS_AVS_BUS_IS_IDLE_SHIFT 21

#define APB2AVSBUS_AVS_NORMAL_STATUS_AVS_SLAVE_IS_IN_RESYNC_MASK  0x400000
#define APB2AVSBUS_AVS_NORMAL_STATUS_AVS_SLAVE_IS_IN_RESYNC_SHIFT 22

#define APB2AVSBUS_AVS_SLAVE_STATUS_AVS_SLAVE_STATUS_RESPONSE_MASK  0x1F
#define APB2AVSBUS_AVS_SLAVE_STATUS_AVS_SLAVE_STATUS_RESPONSE_SHIFT 0

#define APB2AVSBUS_AVS_SLAVE_STATUS_AVS_SLAVE_ACK_MASK  0x30000
#define APB2AVSBUS_AVS_SLAVE_STATUS_AVS_SLAVE_ACK_SHIFT 16

#define APB2AVSBUS_AVS_FIFOS_STATUS_CMD_FIFO_OCCUPIED_SLOTS_MASK  0xF
#define APB2AVSBUS_AVS_FIFOS_STATUS_CMD_FIFO_OCCUPIED_SLOTS_SHIFT 0

#define APB2AVSBUS_AVS_FIFOS_STATUS_CMD_FIFO_VACANT_SLOTS_MASK  0xF00
#define APB2AVSBUS_AVS_FIFOS_STATUS_CMD_FIFO_VACANT_SLOTS_SHIFT 8

#define APB2AVSBUS_AVS_FIFOS_STATUS_READBACK_FIFO_OCCUPIED_SLOTS_MASK  0xF0000
#define APB2AVSBUS_AVS_FIFOS_STATUS_READBACK_FIFO_OCCUPIED_SLOTS_SHIFT 16

#define APB2AVSBUS_AVS_FIFOS_STATUS_READBACK_FIFO_VACANT_SLOTS_MASK  0xF000000
#define APB2AVSBUS_AVS_FIFOS_STATUS_READBACK_FIFO_VACANT_SLOTS_SHIFT 24

#define APB2AVSBUS_AVS_INTERRUPT_AVS_SLAVE_ISSUED_INTERRUPT_MASK  0x1
#define APB2AVSBUS_AVS_INTERRUPT_AVS_SLAVE_ISSUED_INTERRUPT_SHIFT 0

#define APB2AVSBUS_AVS_INTERRUPT_CMD_FIFO_FULL_INT_MASK  0x2
#define APB2AVSBUS_AVS_INTERRUPT_CMD_FIFO_FULL_INT_SHIFT 1

#define APB2AVSBUS_AVS_INTERRUPT_READBACK_FIFO_FULL_INT_MASK  0x4
#define APB2AVSBUS_AVS_INTERRUPT_READBACK_FIFO_FULL_INT_SHIFT 2

#define APB2AVSBUS_AVS_INTERRUPT_READBACK_HAS_DATA_INT_MASK  0x8
#define APB2AVSBUS_AVS_INTERRUPT_READBACK_HAS_DATA_INT_SHIFT 3

#define APB2AVSBUS_AVS_INTERRUPT_SLAVE_UNRESPONSIVE_INT_MASK  0x10
#define APB2AVSBUS_AVS_INTERRUPT_SLAVE_UNRESPONSIVE_INT_SHIFT 4

#define APB2AVSBUS_AVS_INTERRUPT_MAX_RETRIES_ATTEMPTED_INT_MASK  0x20
#define APB2AVSBUS_AVS_INTERRUPT_MAX_RETRIES_ATTEMPTED_INT_SHIFT 5

#define APB2AVSBUS_AVS_INTERRUPT_CMD_FIFO_OVERFLOW_INT_MASK  0x40
#define APB2AVSBUS_AVS_INTERRUPT_CMD_FIFO_OVERFLOW_INT_SHIFT 6

#define APB2AVSBUS_AVS_INTERRUPT_READBACK_UNDERFLOW_INT_MASK  0x80
#define APB2AVSBUS_AVS_INTERRUPT_READBACK_UNDERFLOW_INT_SHIFT 7

#define APB2AVSBUS_AVS_INTERRUPT_READBACK_OVERFLOW_INT_MASK  0x100
#define APB2AVSBUS_AVS_INTERRUPT_READBACK_OVERFLOW_INT_SHIFT 8

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_AVS_SLAVE_ISSUED_INTERRUPT_MASK  0x1
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_AVS_SLAVE_ISSUED_INTERRUPT_SHIFT 0

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_CMD_FIFO_FULL_INT_MASK  0x2
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_CMD_FIFO_FULL_INT_SHIFT 1

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_FIFO_FULL_INT_MASK  0x4
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_FIFO_FULL_INT_SHIFT 2

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_HAS_DATA_INT_MASK  0x8
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_HAS_DATA_INT_SHIFT 3

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_SLAVE_UNRESPONSIVE_INT_MASK  0x10
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_SLAVE_UNRESPONSIVE_INT_SHIFT 4

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_MAX_RETRIES_ATTEMPTED_INT_MASK  0x20
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_MAX_RETRIES_ATTEMPTED_INT_SHIFT 5

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_CMD_FIFO_OVERFLOW_INT_MASK  0x40
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_CMD_FIFO_OVERFLOW_INT_SHIFT 6

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_UNDERFLOW_INT_MASK  0x80
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_UNDERFLOW_INT_SHIFT 7

#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_OVERFLOW_INT_MASK  0x100
#define APB2AVSBUS_AVS_INTERRUPT_MASK_DISABLE_READBACK_OVERFLOW_INT_SHIFT 8

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_AVS_SLAVE_ISSUED_INTERRUPT_MASK  0x1
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_AVS_SLAVE_ISSUED_INTERRUPT_SHIFT 0

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_CMD_FIFO_FULL_INT_MASK  0x2
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_CMD_FIFO_FULL_INT_SHIFT 1

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_FIFO_FULL_INT_MASK  0x4
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_FIFO_FULL_INT_SHIFT 2

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_HAS_DATA_INT_MASK  0x8
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_HAS_DATA_INT_SHIFT 3

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_SLAVE_UNRESPONSIVE_INT_MASK  0x10
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_SLAVE_UNRESPONSIVE_INT_SHIFT 4

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_MAX_RETRIES_ATTEMPTED_INT_MASK  0x20
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_MAX_RETRIES_ATTEMPTED_INT_SHIFT 5

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_CMD_FIFO_OVERFLOW_INT_MASK  0x40
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_CMD_FIFO_OVERFLOW_INT_SHIFT 6

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_UNDERFLOW_INT_MASK  0x80
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_UNDERFLOW_INT_SHIFT 7

#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_OVERFLOW_INT_MASK  0x100
#define APB2AVSBUS_AVS_INTERRUPT_CLEAR_CLEAR_READBACK_OVERFLOW_INT_SHIFT 8

#define APB2AVSBUS_AVS_CFG_0_RESYNC_INTERVAL_MASK  0xFFFF
#define APB2AVSBUS_AVS_CFG_0_RESYNC_INTERVAL_SHIFT 0

#define APB2AVSBUS_AVS_CFG_0_MAX_RETRIES_MASK  0xFF0000
#define APB2AVSBUS_AVS_CFG_0_MAX_RETRIES_SHIFT 16

#define APB2AVSBUS_AVS_CFG_1_AVS_CLOCK_SELECT_MASK  0x3
#define APB2AVSBUS_AVS_CFG_1_AVS_CLOCK_SELECT_SHIFT 0

#define APB2AVSBUS_AVS_CFG_1_STOP_AVS_CLOCK_ON_IDLE_MASK  0x100
#define APB2AVSBUS_AVS_CFG_1_STOP_AVS_CLOCK_ON_IDLE_SHIFT 8

#define APB2AVSBUS_AVS_CFG_1_FORCE_SLAVE_RESYNC_OPERATION_MASK  0x200
#define APB2AVSBUS_AVS_CFG_1_FORCE_SLAVE_RESYNC_OPERATION_SHIFT 9

#define APB2AVSBUS_AVS_CFG_1_TURN_OFF_ALL_PREMUX_CLOCKS_MASK  0x400
#define APB2AVSBUS_AVS_CFG_1_TURN_OFF_ALL_PREMUX_CLOCKS_SHIFT 10

#define APB2AVSBUS_AVS_CFG_1_CLK_DIVIDER_VALUE_MASK  0xFF0000
#define APB2AVSBUS_AVS_CFG_1_CLK_DIVIDER_VALUE_SHIFT 16

#define APB2AVSBUS_AVS_CFG_1_CLK_DIVIDER_DUTY_CYCLE_NUMERATOR_MASK  0xFF000000
#define APB2AVSBUS_AVS_CFG_1_CLK_DIVIDER_DUTY_CYCLE_NUMERATOR_SHIFT 24

#define APB2AVSBUS_AVS_ENABLE_AVS_ENABLE_N0_SCAN_MASK  0x1
#define APB2AVSBUS_AVS_ENABLE_AVS_ENABLE_N0_SCAN_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_HCI_VERSION_HCI_VERSION_MASK  0xFFFFFFFF
#define DWC_I2C_OPERATIONAL_BLOCK_IC_HCI_VERSION_HCI_VERSION_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_ENABLE_MASK  0x1
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_ENABLE_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_TERMINATE_MASK  0x2
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_TERMINATE_SHIFT 1

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_TX_CMD_BLOCK_MASK  0x4
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_TX_CMD_BLOCK_SHIFT 2

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_SDA_STUCK_RECOVERY_ENABLE_MASK  0x8
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_SDA_STUCK_RECOVERY_ENABLE_SHIFT 3

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_RSVD_IC_ENABLE_15TO4_MASK  0xFFF0
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_RSVD_IC_ENABLE_15TO4_SHIFT 4

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR_EN_MASK  0x10000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR_EN_SHIFT 16

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR2_EN_MASK  0x20000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR2_EN_SHIFT 17

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR3_EN_MASK  0x40000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR3_EN_SHIFT 18

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR4_EN_MASK  0x80000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_IC_DAR4_EN_SHIFT 19

#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_RSVD_IC_ENABLE_MASK  0xFFF00000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_ENABLE_RSVD_IC_ENABLE_SHIFT 20

#define DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_SOFT_RESET_MASK  0x1
#define DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_SOFT_RESET_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_RSVD_IC_RESET_CTRL_MASK  0xFFFFFFFE
#define DWC_I2C_OPERATIONAL_BLOCK_IC_RESET_CTRL_RSVD_IC_RESET_CTRL_SHIFT 1

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_RSVD_IC_CAPABILITIES_7TO0_MASK  0xFF
#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_RSVD_IC_CAPABILITIES_7TO0_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_HAS_DMA_MASK  0x100
#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_HAS_DMA_SHIFT 8

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_CLK_TYPE_MASK  0x200
#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_CLK_TYPE_SHIFT 9

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_SMBUS_MASK  0x400
#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_SMBUS_SHIFT 10

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_MULTI_VIRTUAL_DAR_EN_MASK  0x800
#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_MULTI_VIRTUAL_DAR_EN_SHIFT 11

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_NUM_DARS_MASK  0x7000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_IC_NUM_DARS_SHIFT 12

#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_RSVD_IC_CAPABILITIES_MASK  0xFFFF8000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_CAPABILITIES_RSVD_IC_CAPABILITIES_SHIFT 15

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_ULTRA_FAST_MODE_MASK  0x1
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_ULTRA_FAST_MODE_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_10BITADDR_TGT_MASK  0x2
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_10BITADDR_TGT_SHIFT 1

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_10BITADDR_CTRLR_MASK  0x4
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_10BITADDR_CTRLR_SHIFT 2

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_CAP_LOADING_MASK  0x8
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_CAP_LOADING_SHIFT 3

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_BUS_CLEAR_FEATURE_MASK  0x10
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_BUS_CLEAR_FEATURE_SHIFT 4

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_DEVICE_ID_MASK  0x20
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_IC_DEVICE_ID_SHIFT 5

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_RSVD_IC_I2C_CAPABILITIES_MASK  0xFFFFFFC0
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_CAPABILITIES_RSVD_IC_I2C_CAPABILITIES_SHIFT 6

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_I2C_BLOCK_OFFSET_MASK  0xFFF
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_I2C_BLOCK_OFFSET_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_RSVD_I2C_BLOCK_OFFSET_MASK  0xFFFFF000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_I2C_BLOCK_OFFSET_RSVD_I2C_BLOCK_OFFSET_SHIFT 12

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_SMBUS_SUSPEND_ALERT_MASK  0x1
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_SMBUS_SUSPEND_ALERT_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_OPTIONAL_DAR_MASK  0x2
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_OPTIONAL_DAR_SHIFT 1

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_SMBUS_ARP_MASK  0x4
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_SMBUS_ARP_SHIFT 2

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_SMBUS_CC_DEC_EN_MASK  0x8
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_SMBUS_CC_DEC_EN_SHIFT 3

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_ADV_BLKRW_EN_MASK  0x10
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_IC_ADV_BLKRW_EN_SHIFT 4

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_RSVD_SMBUS_CAPABILITIES_MASK  0xFFFFFFE0
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_CAPABILITIES_RSVD_SMBUS_CAPABILITIES_SHIFT 5

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_SMBUS_BLOCK_OFFSET_MASK  0xFFF
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_SMBUS_BLOCK_OFFSET_SHIFT 0

#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_RSVD_SMBUS_BLOCK_OFFSET_MASK  0xFFFFF000
#define DWC_I2C_OPERATIONAL_BLOCK_IC_SMBUS_BLOCK_OFFSET_RSVD_SMBUS_BLOCK_OFFSET_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_ID_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_ID_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_RSVD_IC_I2C_CORE_HEADER_MASK  0xFF000000
#define DWC_I2C_I2C_BLOCK_IC_I2C_CORE_HEADER_RSVD_IC_I2C_CORE_HEADER_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_CTRL_IC_OP_MODE_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_CTRL_IC_OP_MODE_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_CTRL_3TO1_MASK  0xE
#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_CTRL_3TO1_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_CTRL_SPEED_MASK  0x30
#define DWC_I2C_I2C_BLOCK_IC_CTRL_SPEED_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_CTRL_7TO6_MASK  0xC0
#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_CTRL_7TO6_SHIFT 6

#define DWC_I2C_I2C_BLOCK_IC_CTRL_IC_10BITADDR_TGT_MASK  0x100
#define DWC_I2C_I2C_BLOCK_IC_CTRL_IC_10BITADDR_TGT_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_10BITADDR_CTRLR_MASK  0x200
#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_10BITADDR_CTRLR_SHIFT 9

#define DWC_I2C_I2C_BLOCK_IC_CTRL_STOP_DET_IFADDRESSED_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_CTRL_STOP_DET_IFADDRESSED_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_CTRL_TX_EMPTY_CTRL_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_CTRL_TX_EMPTY_CTRL_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_CTRL_RX_FIFO_FULL_HLD_CTRL_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_CTRL_RX_FIFO_FULL_HLD_CTRL_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_CTRL_STOP_DET_IF_CTRLR_ACTIVE_MASK  0x2000
#define DWC_I2C_I2C_BLOCK_IC_CTRL_STOP_DET_IF_CTRLR_ACTIVE_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_CTRL_BUS_CLEAR_FEATURE_CTRL_MASK  0x4000
#define DWC_I2C_I2C_BLOCK_IC_CTRL_BUS_CLEAR_FEATURE_CTRL_SHIFT 14

#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_CTRL_MASK  0xFFFF8000
#define DWC_I2C_I2C_BLOCK_IC_CTRL_RSVD_IC_CTRL_SHIFT 15

#define DWC_I2C_I2C_BLOCK_IC_TAR_IC_TAR_MASK  0x3FF
#define DWC_I2C_I2C_BLOCK_IC_TAR_IC_TAR_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_TAR_GC_OR_START_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_TAR_GC_OR_START_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_TAR_SPECIAL_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_TAR_SPECIAL_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_TAR_IC_10BITADDR_CTRLR_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_TAR_IC_10BITADDR_CTRLR_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_TAR_RSVD_DEVICE_ID_MASK  0x2000
#define DWC_I2C_I2C_BLOCK_IC_TAR_RSVD_DEVICE_ID_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_TAR_RSVD_IC_TAR_15TO14_MASK  0xC000
#define DWC_I2C_I2C_BLOCK_IC_TAR_RSVD_IC_TAR_15TO14_SHIFT 14

#define DWC_I2C_I2C_BLOCK_IC_TAR_SMBUS_QUICK_CMD_MASK  0x10000
#define DWC_I2C_I2C_BLOCK_IC_TAR_SMBUS_QUICK_CMD_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_TAR_RSVD_IC_TAR_MASK  0xFFFE0000
#define DWC_I2C_I2C_BLOCK_IC_TAR_RSVD_IC_TAR_SHIFT 17

#define DWC_I2C_I2C_BLOCK_IC_DAR_IC_DAR_MASK  0x3FF
#define DWC_I2C_I2C_BLOCK_IC_DAR_IC_DAR_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DAR_RSVD_IC_DAR_MASK  0xFFFFFC00
#define DWC_I2C_I2C_BLOCK_IC_DAR_RSVD_IC_DAR_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_ACK_GEN_CALL_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_RSVD_IC_ACK_GEN_MASK  0xFFFFFFFE
#define DWC_I2C_I2C_BLOCK_IC_ACK_GENERAL_CALL_RSVD_IC_ACK_GEN_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_ID_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_ID_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_RSVD_IC_TIMING_CTRL_HEADER_MASK  0xFF000000
#define DWC_I2C_I2C_BLOCK_IC_TIMING_CTRL_HEADER_RSVD_IC_TIMING_CTRL_HEADER_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_IC_SCL_HCNT_MASK  0xFFFF
#define DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_IC_SCL_HCNT_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_RSVD_IC_SCL_HCNT_MASK  0xFFFF0000
#define DWC_I2C_I2C_BLOCK_IC_SCL_HCNT_RSVD_IC_SCL_HCNT_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_IC_SCL_LCNT_MASK  0xFFFF
#define DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_IC_SCL_LCNT_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_RSVD_IC_SCL_LCNT_MASK  0xFFFF0000
#define DWC_I2C_I2C_BLOCK_IC_SCL_LCNT_RSVD_IC_SCL_LCNT_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_IC_SDA_TX_HOLD_MASK  0xFFFF
#define DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_IC_SDA_TX_HOLD_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_IC_SDA_RX_HOLD_MASK  0xFF0000
#define DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_IC_SDA_RX_HOLD_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_RSVD_IC_SDA_HOLD_MASK  0xFF000000
#define DWC_I2C_I2C_BLOCK_IC_SDA_HOLD_RSVD_IC_SDA_HOLD_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_SDA_SETUP_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_SDA_SETUP_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_RSVD_IC_SDA_SETUP_MASK  0xFFFFFF00
#define DWC_I2C_I2C_BLOCK_IC_SDA_SETUP_RSVD_IC_SDA_SETUP_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_SPKLEN_IC_SPKLEN_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_SPKLEN_IC_SPKLEN_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_SPKLEN_RSVD_IC_SPKLEN_MASK  0xFFFFFF00
#define DWC_I2C_I2C_BLOCK_IC_SPKLEN_RSVD_IC_SPKLEN_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_IC_SCL_STUCK_LOW_TIMEOUT_MASK  0xFFFFFFFF
#define DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_IC_SCL_STUCK_LOW_TIMEOUT_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_IC_SCL_STUCK_LOW_TIMEOUT_MAX_MASK  0xFFFFFFFF
#define DWC_I2C_I2C_BLOCK_IC_SCL_STUCK_AT_LOW_TIMEOUT_MAX_IC_SCL_STUCK_LOW_TIMEOUT_MAX_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_SDA_STUCK_AT_LOW_TIMEOUT_IC_SDA_STUCK_LOW_TIMEOUT_MASK  0xFFFFFFFF
#define DWC_I2C_I2C_BLOCK_IC_SDA_STUCK_AT_LOW_TIMEOUT_IC_SDA_STUCK_LOW_TIMEOUT_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_REG_TIMEOUT_RST_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_REG_TIMEOUT_RST_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_MASK  0xFFFFFF00
#define DWC_I2C_I2C_BLOCK_IC_REG_TIMEOUT_RST_RSVD_REG_TIMEOUT_RST_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_ID_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_ID_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_RSVD_IC_FIFO_CTRL_HEADER_MASK  0xFF000000
#define DWC_I2C_I2C_BLOCK_IC_FIFO_CTRL_HEADER_RSVD_IC_FIFO_CTRL_HEADER_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_DAT_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_DAT_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_CMD_MASK  0x100
#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_CMD_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_STOP_MASK  0x200
#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_STOP_SHIFT 9

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_RESTART_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_RESTART_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_FIRST_DATA_BYTE_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_FIRST_DATA_BYTE_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_SMBUS_CMD_STATUS_BYTE_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_SMBUS_CMD_STATUS_BYTE_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_RSVD_IC_DATA_CMD_MASK  0xFFFFE000
#define DWC_I2C_I2C_BLOCK_IC_DATA_CMD_RSVD_IC_DATA_CMD_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_RX_TL_RX_TL_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_RX_TL_RX_TL_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_RX_TL_RSVD_IC_RX_TL_MASK  0xFFFFFF00
#define DWC_I2C_I2C_BLOCK_IC_RX_TL_RSVD_IC_RX_TL_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_TX_TL_TX_TL_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_TX_TL_TX_TL_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_TX_TL_RSVD_IC_TX_TL_MASK  0xFFFFFF00
#define DWC_I2C_I2C_BLOCK_IC_TX_TL_RSVD_IC_TX_TL_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_DMA_CR_RDMAE_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_DMA_CR_RDMAE_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DMA_CR_TDMAE_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_DMA_CR_TDMAE_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_DMA_CR_RSVD_IC_DMA_CR_2_31_MASK  0xFFFFFFFC
#define DWC_I2C_I2C_BLOCK_IC_DMA_CR_RSVD_IC_DMA_CR_2_31_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_DMATDL_MASK  0x7
#define DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_DMATDL_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_RSVD_DMA_TDLR_MASK  0xFFFFFFF8
#define DWC_I2C_I2C_BLOCK_IC_DMA_TDLR_RSVD_DMA_TDLR_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_DMARDL_MASK  0x7
#define DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_DMARDL_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_RSVD_DMA_RDLR_MASK  0xFFFFFFF8
#define DWC_I2C_I2C_BLOCK_IC_DMA_RDLR_RSVD_DMA_RDLR_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_ID_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_ID_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_RSVD_IC_INTR_DEBUG_HEADER_MASK  0xFF000000
#define DWC_I2C_I2C_BLOCK_IC_INTR_DEBUG_HEADER_RSVD_IC_INTR_DEBUG_HEADER_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_UNDER_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_UNDER_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_OVER_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_OVER_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_FULL_MASK  0x4
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_FULL_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TX_OVER_MASK  0x8
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TX_OVER_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TX_EMPTY_MASK  0x10
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TX_EMPTY_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RD_REQ_MASK  0x20
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RD_REQ_SHIFT 5

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TX_TRMNT_MASK  0x40
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TX_TRMNT_SHIFT 6

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_DONE_MASK  0x80
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RX_DONE_SHIFT 7

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_ACTIVITY_MASK  0x100
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_ACTIVITY_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_STOP_DET_MASK  0x200
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_STOP_DET_SHIFT 9

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_START_DET_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_START_DET_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_GEN_CALL_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_GEN_CALL_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RESTART_DET_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_RESTART_DET_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_CTRLR_ON_HOLD_MASK  0x2000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_CTRLR_ON_HOLD_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_SCL_STUCK_AT_LOW_MASK  0x4000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_SCL_STUCK_AT_LOW_SHIFT 14

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_WR_REQ_MASK  0x8000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_WR_REQ_SHIFT 15

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR1_TAG_MASK  0x10000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR1_TAG_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR2_TAG_MASK  0x20000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR2_TAG_SHIFT 17

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR3_TAG_MASK  0x40000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR3_TAG_SHIFT 18

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR4_TAG_MASK  0x80000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_TGT_ADDR4_TAG_SHIFT 19

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_RSVD_23TO20_IC_INTR_STAT_MASK  0xF00000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_RSVD_23TO20_IC_INTR_STAT_SHIFT 20

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_SCL_STUCK_AT_LOW_MAX_MASK  0x1000000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_R_SCL_STUCK_AT_LOW_MAX_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_RSVD_IC_INTR_STAT_MASK  0xFE000000
#define DWC_I2C_I2C_BLOCK_IC_INTR_STAT_RSVD_IC_INTR_STAT_SHIFT 25

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_UNDER_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_UNDER_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_OVER_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_OVER_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_FULL_MASK  0x4
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_FULL_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TX_OVER_MASK  0x8
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TX_OVER_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TX_EMPTY_MASK  0x10
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TX_EMPTY_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RD_REQ_MASK  0x20
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RD_REQ_SHIFT 5

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TX_TRMNT_MASK  0x40
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TX_TRMNT_SHIFT 6

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_DONE_MASK  0x80
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RX_DONE_SHIFT 7

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_ACTIVITY_MASK  0x100
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_ACTIVITY_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_STOP_DET_MASK  0x200
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_STOP_DET_SHIFT 9

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_START_DET_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_START_DET_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_GEN_CALL_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_GEN_CALL_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RESTART_DET_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_RESTART_DET_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_CTRLR_ON_HOLD_MASK  0x2000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_CTRLR_ON_HOLD_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_SCL_STUCK_AT_LOW_MASK  0x4000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_SCL_STUCK_AT_LOW_SHIFT 14

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_WR_REQ_MASK  0x8000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_WR_REQ_SHIFT 15

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR1_TAG_MASK  0x10000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR1_TAG_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR2_TAG_MASK  0x20000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR2_TAG_SHIFT 17

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR3_TAG_MASK  0x40000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR3_TAG_SHIFT 18

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR4_TAG_MASK  0x80000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_TGT_ADDR4_TAG_SHIFT 19

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_RSVD_23TO20_IC_INTR_MASK_MASK  0xF00000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_RSVD_23TO20_IC_INTR_MASK_SHIFT 20

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_SCL_STUCK_AT_LOW_MAX_MASK  0x1000000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_M_SCL_STUCK_AT_LOW_MAX_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_RSVD_IC_INTR_MASK_MASK  0xFE000000
#define DWC_I2C_I2C_BLOCK_IC_INTR_MASK_RSVD_IC_INTR_MASK_SHIFT 25

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_UNDER_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_UNDER_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_OVER_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_OVER_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_FULL_MASK  0x4
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_FULL_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TX_OVER_MASK  0x8
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TX_OVER_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TX_EMPTY_MASK  0x10
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TX_EMPTY_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RD_REQ_MASK  0x20
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RD_REQ_SHIFT 5

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TX_TRMNT_MASK  0x40
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TX_TRMNT_SHIFT 6

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_DONE_MASK  0x80
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RX_DONE_SHIFT 7

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_ACTIVITY_MASK  0x100
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_ACTIVITY_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_STOP_DET_MASK  0x200
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_STOP_DET_SHIFT 9

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_START_DET_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_START_DET_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_GEN_CALL_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_GEN_CALL_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RESTART_DET_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RESTART_DET_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_CTRLR_ON_HOLD_MASK  0x2000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_CTRLR_ON_HOLD_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_SCL_STUCK_AT_LOW_MASK  0x4000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_SCL_STUCK_AT_LOW_SHIFT 14

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_WR_REQ_MASK  0x8000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_WR_REQ_SHIFT 15

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR1_TAG_MASK  0x10000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR1_TAG_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR2_TAG_MASK  0x20000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR2_TAG_SHIFT 17

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR3_TAG_MASK  0x40000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR3_TAG_SHIFT 18

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR4_TAG_MASK  0x80000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_TGT_ADDR4_TAG_SHIFT 19

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RSVD_23TO20_IC_RAW_INTR_STAT_MASK  0xF00000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RSVD_23TO20_IC_RAW_INTR_STAT_SHIFT 20

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_SCL_STUCK_AT_LOW_MAX_MASK  0x1000000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_SCL_STUCK_AT_LOW_MAX_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RSVD_IC_RAW_INTR_STAT_MASK  0xFE000000
#define DWC_I2C_I2C_BLOCK_IC_INTR_RAW_STAT_RSVD_IC_RAW_INTR_STAT_SHIFT 25

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_INTR_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_INTR_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RX_UNDER_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RX_UNDER_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RX_OVER_MASK  0x4
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RX_OVER_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_TX_OVER_MASK  0x8
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_TX_OVER_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RD_REQ_MASK  0x10
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RD_REQ_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_TX_TRMNT_MASK  0x20
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_TX_TRMNT_SHIFT 5

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RX_DONE_MASK  0x40
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RX_DONE_SHIFT 6

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_ACTIVITY_MASK  0x80
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_ACTIVITY_SHIFT 7

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_STOP_DET_MASK  0x100
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_STOP_DET_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_START_DET_MASK  0x200
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_START_DET_SHIFT 9

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_GEN_CALL_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_GEN_CALL_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RESTART_DET_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_RESTART_DET_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_SCL_STUCK_DET_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_SCL_STUCK_DET_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_WR_REQ_MASK  0x2000
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_WR_REQ_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_TGT_ADDR_TAG_MASK  0x4000
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_CLR_TGT_ADDR_TAG_SHIFT 14

#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_RSVD_IC_CLR_INTR_MASK  0xFFFF8000
#define DWC_I2C_I2C_BLOCK_IC_INTR_CLR_RSVD_IC_CLR_INTR_SHIFT 15

#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_IC_EN_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_IC_EN_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_TGT_DISABLED_WHILE_BUSY_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_TGT_DISABLED_WHILE_BUSY_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_TGT_RX_DATA_LOST_MASK  0x4
#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_TGT_RX_DATA_LOST_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_RSVD_IC_ENABLE_STATUS_MASK  0xFFFFFFF8
#define DWC_I2C_I2C_BLOCK_IC_ENABLE_STATUS_RSVD_IC_ENABLE_STATUS_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_7B_ADDR_NOACK_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_7B_ADDR_NOACK_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_10ADDR1_NOACK_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_10ADDR1_NOACK_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_10ADDR2_NOACK_MASK  0x4
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_10ADDR2_NOACK_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TXDATA_NOACK_MASK  0x8
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TXDATA_NOACK_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_GCALL_NOACK_MASK  0x10
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_GCALL_NOACK_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_GCALL_READ_MASK  0x20
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_GCALL_READ_SHIFT 5

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_HS_ACKDET_MASK  0x40
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_HS_ACKDET_SHIFT 6

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_SBYTE_ACKDET_MASK  0x80
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_SBYTE_ACKDET_SHIFT 7

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_IC_TX_TRMNT_SOURCE_10TO8_MASK  0x700
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_IC_TX_TRMNT_SOURCE_10TO8_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_CTRLR_DIS_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_CTRLR_DIS_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_ARB_LOST_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_ARB_LOST_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TGTFLUSH_TXFIFO_MASK  0x2000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TGTFLUSH_TXFIFO_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TGT_ARBLOST_MASK  0x4000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TGT_ARBLOST_SHIFT 14

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TGTRD_INTX_MASK  0x8000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_TGTRD_INTX_SHIFT 15

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_USER_TRMNT_MASK  0x10000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_USER_TRMNT_SHIFT 16

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_SDA_STUCK_AT_LOW_MASK  0x20000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TRMNT_SDA_STUCK_AT_LOW_SHIFT 17

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_TRMNT_DEVICE_NOACK_MASK  0x40000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_TRMNT_DEVICE_NOACK_SHIFT 18

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_TRMNT_DEVICE_TGTADDR_NOACK_MASK  0x80000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_TRMNT_DEVICE_TGTADDR_NOACK_SHIFT 19

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_TRMNT_DEVICE_WRITE_MASK  0x100000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_TRMNT_DEVICE_WRITE_SHIFT 20

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_IC_TX_TRMNT_SOURCE_MASK  0x600000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_RSVD_IC_TX_TRMNT_SOURCE_SHIFT 21

#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TX_FLUSH_CNT_MASK  0xFF800000
#define DWC_I2C_I2C_BLOCK_IC_TX_TRMNT_SOURCE_TX_FLUSH_CNT_SHIFT 23

#define DWC_I2C_I2C_BLOCK_IC_STATUS_ACTIVITY_MASK  0x1
#define DWC_I2C_I2C_BLOCK_IC_STATUS_ACTIVITY_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_STATUS_TFNF_MASK  0x2
#define DWC_I2C_I2C_BLOCK_IC_STATUS_TFNF_SHIFT 1

#define DWC_I2C_I2C_BLOCK_IC_STATUS_TFE_MASK  0x4
#define DWC_I2C_I2C_BLOCK_IC_STATUS_TFE_SHIFT 2

#define DWC_I2C_I2C_BLOCK_IC_STATUS_RFNE_MASK  0x8
#define DWC_I2C_I2C_BLOCK_IC_STATUS_RFNE_SHIFT 3

#define DWC_I2C_I2C_BLOCK_IC_STATUS_RFF_MASK  0x10
#define DWC_I2C_I2C_BLOCK_IC_STATUS_RFF_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_STATUS_CTRLR_ACTIVITY_MASK  0x20
#define DWC_I2C_I2C_BLOCK_IC_STATUS_CTRLR_ACTIVITY_SHIFT 5

#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_ACTIVITY_MASK  0x40
#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_ACTIVITY_SHIFT 6

#define DWC_I2C_I2C_BLOCK_IC_STATUS_CTRLR_HOLD_TX_FIFO_EMPTY_MASK  0x80
#define DWC_I2C_I2C_BLOCK_IC_STATUS_CTRLR_HOLD_TX_FIFO_EMPTY_SHIFT 7

#define DWC_I2C_I2C_BLOCK_IC_STATUS_CTRLR_HOLD_RX_FIFO_FULL_MASK  0x100
#define DWC_I2C_I2C_BLOCK_IC_STATUS_CTRLR_HOLD_RX_FIFO_FULL_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_HOLD_TX_FIFO_EMPTY_MASK  0x200
#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_HOLD_TX_FIFO_EMPTY_SHIFT 9

#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_HOLD_RX_FIFO_FULL_MASK  0x400
#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_HOLD_RX_FIFO_FULL_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_STATUS_SDA_STUCK_NOT_RECOVERED_MASK  0x800
#define DWC_I2C_I2C_BLOCK_IC_STATUS_SDA_STUCK_NOT_RECOVERED_SHIFT 11

#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_ISO_DAR_DATA_CLK_STRETCH_MASK  0x1000
#define DWC_I2C_I2C_BLOCK_IC_STATUS_TGT_ISO_DAR_DATA_CLK_STRETCH_SHIFT 12

#define DWC_I2C_I2C_BLOCK_IC_STATUS_RSVD_IC_STATUS_MASK  0xFFFFE000
#define DWC_I2C_I2C_BLOCK_IC_STATUS_RSVD_IC_STATUS_SHIFT 13

#define DWC_I2C_I2C_BLOCK_IC_TXFLR_TXFLR_MASK  0xF
#define DWC_I2C_I2C_BLOCK_IC_TXFLR_TXFLR_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_TXFLR_RSVD_TXFLR_MASK  0xFFFFFFF0
#define DWC_I2C_I2C_BLOCK_IC_TXFLR_RSVD_TXFLR_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_RXFLR_RXFLR_MASK  0xF
#define DWC_I2C_I2C_BLOCK_IC_RXFLR_RXFLR_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_RXFLR_RSVD_RXFLR_MASK  0xFFFFFFF0
#define DWC_I2C_I2C_BLOCK_IC_RXFLR_RSVD_RXFLR_SHIFT 4

#define DWC_I2C_I2C_BLOCK_IC_SCR_SCR_MASK  0xFFFFFFFF
#define DWC_I2C_I2C_BLOCK_IC_SCR_SCR_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_ID_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_ID_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_RSVD_IC_HWID_HEADER_MASK  0xFF000000
#define DWC_I2C_I2C_BLOCK_IC_HWID_HEADER_RSVD_IC_HWID_HEADER_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_COMP_VERSION_IC_COMP_VERSION_MASK  0xFFFFFFFF
#define DWC_I2C_I2C_BLOCK_IC_COMP_VERSION_IC_COMP_VERSION_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_COMP_TYPE_IC_COMP_TYPE_MASK  0xFFFFFFFF
#define DWC_I2C_I2C_BLOCK_IC_COMP_TYPE_IC_COMP_TYPE_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_ID_MASK  0xFF
#define DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_ID_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_RSVD_IC_I2C_MDAR_HEADER_MASK  0xFF000000
#define DWC_I2C_I2C_BLOCK_IC_I2C_MDAR_HEADER_RSVD_IC_I2C_MDAR_HEADER_SHIFT 24

#define DWC_I2C_I2C_BLOCK_IC_DAR2_IC_DAR2_MASK  0x3FF
#define DWC_I2C_I2C_BLOCK_IC_DAR2_IC_DAR2_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DAR2_RSVD_IC_DAR2_MASK  0xFFFFFC00
#define DWC_I2C_I2C_BLOCK_IC_DAR2_RSVD_IC_DAR2_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_DAR3_IC_DAR3_MASK  0x3FF
#define DWC_I2C_I2C_BLOCK_IC_DAR3_IC_DAR3_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DAR3_RSVD_IC_DAR3_MASK  0xFFFFFC00
#define DWC_I2C_I2C_BLOCK_IC_DAR3_RSVD_IC_DAR3_SHIFT 10

#define DWC_I2C_I2C_BLOCK_IC_DAR4_IC_DAR4_MASK  0x3FF
#define DWC_I2C_I2C_BLOCK_IC_DAR4_IC_DAR4_SHIFT 0

#define DWC_I2C_I2C_BLOCK_IC_DAR4_RSVD_IC_DAR4_MASK  0xFFFFFC00
#define DWC_I2C_I2C_BLOCK_IC_DAR4_RSVD_IC_DAR4_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_ID_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_ID_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_RSVD_IC_SMBUS_CORE_HEADER_MASK  0xFF000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CORE_HEADER_RSVD_IC_SMBUS_CORE_HEADER_SHIFT 24

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_IC_SMBUS_CTRL_1_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_IC_SMBUS_CTRL_1_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_SMBUS_TGT_QUICK_EN_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_SMBUS_TGT_QUICK_EN_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_OPTIONAL_DAR_CTRL_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_OPTIONAL_DAR_CTRL_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_IC_SMBUS_CTRL_7TO3_MASK  0xF8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_IC_SMBUS_CTRL_7TO3_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_SMBUS_CLK_RESET_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_SMBUS_CLK_RESET_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_SMBUS_SUSPEND_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_SMBUS_SUSPEND_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR_SMBUS_ALERT_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR_SMBUS_ALERT_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR2_SMBUS_ALERT_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR2_SMBUS_ALERT_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR3_SMBUS_ALERT_EN_MASK  0x1000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR3_SMBUS_ALERT_EN_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR4_SMBUS_ALERT_EN_MASK  0x2000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_IC_DAR4_SMBUS_ALERT_EN_SHIFT 13

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_IC_SMBUS_CTRL_MASK  0xFFFFC000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CTRL_RSVD_IC_SMBUS_CTRL_SHIFT 14

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR_SMBUS_DEVICE_TYPE_MASK  0x3
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR_SMBUS_DEVICE_TYPE_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR2_SMBUS_DEVICE_TYPE_MASK  0xC
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR2_SMBUS_DEVICE_TYPE_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR3_SMBUS_DEVICE_TYPE_MASK  0x30
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR3_SMBUS_DEVICE_TYPE_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR4_SMBUS_DEVICE_TYPE_MASK  0xC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR4_SMBUS_DEVICE_TYPE_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_RSVD_IC_SMBUS_ARP_CTRL_8_MASK  0xFF00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_RSVD_IC_SMBUS_ARP_CTRL_8_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR_SMBUS_ARP_TYPE_MASK  0x30000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR_SMBUS_ARP_TYPE_SHIFT 16

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR2_SMBUS_ARP_TYPE_MASK  0xC0000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR2_SMBUS_ARP_TYPE_SHIFT 18

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR3_SMBUS_ARP_TYPE_MASK  0x300000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR3_SMBUS_ARP_TYPE_SHIFT 20

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR4_SMBUS_ARP_TYPE_MASK  0xC00000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_IC_DAR4_SMBUS_ARP_TYPE_SHIFT 22

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_RSVD_IC_SMBUS_ARP_CTRL_MASK  0xFF000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL_RSVD_IC_SMBUS_ARP_CTRL_SHIFT 24

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_FW_ARP_EN_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_FW_ARP_EN_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_RSVD_7_1_BITS_MASK  0xFE
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_RSVD_7_1_BITS_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR_AV_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR_AV_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR_AR_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR_AR_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR2_AV_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR2_AV_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR2_AR_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR2_AR_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR3_AV_MASK  0x1000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR3_AV_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR3_AR_MASK  0x2000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR3_AR_SHIFT 13

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR4_AV_MASK  0x4000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR4_AV_SHIFT 14

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR4_AR_MASK  0x8000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_DAR4_AR_SHIFT 15

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_SMBUS_ARP_CTRL2_RSVD_MASK  0xFFFF0000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_ARP_CTRL2_IC_SMBUS_ARP_CTRL2_RSVD_SHIFT 16

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_ID_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_ID_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_RSVD_IC_SMBUS_TIMING_HEADER_MASK  0xFF000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_TIMING_HEADER_RSVD_IC_SMBUS_TIMING_HEADER_SHIFT 24

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_TEXT_SMBUS_CLK_LOW_TEXT_TIMEOUT_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_TEXT_SMBUS_CLK_LOW_TEXT_TIMEOUT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_CEXT_SMBUS_CLK_LOW_CEXT_TIMEOUT_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CLK_LOW_CEXT_SMBUS_CLK_LOW_CEXT_TIMEOUT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_SMBUS_THIGH_MAX_BUS_IDLE_CNT_MASK  0xFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_SMBUS_THIGH_MAX_BUS_IDLE_CNT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_RSVD_SMBUS_THIGH_MAX_BUS_IDLE_CNT_MASK  0xFFFF0000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_THIGH_MAX_IDLE_COUNT_RSVD_SMBUS_THIGH_MAX_BUS_IDLE_CNT_SHIFT 16

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_ID_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_ID_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_RSVD_IC_SMBUS_INTR_DEBUG_HEADER_MASK  0xFF000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_DEBUG_HEADER_RSVD_IC_SMBUS_INTR_DEBUG_HEADER_SHIFT 24

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_TGT_CLOCK_EXTND_TIMEOUT_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_TGT_CLOCK_EXTND_TIMEOUT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_CTRLR_CLOCK_EXTND_TIMEOUT_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_CTRLR_CLOCK_EXTND_TIMEOUT_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_QUICK_CMD_DET_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_QUICK_CMD_DET_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_HOST_NOTIFY_CTRLR_DET_MASK  0x8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_HOST_NOTIFY_CTRLR_DET_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_PREPARE_CMD_DET_MASK  0x10
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_PREPARE_CMD_DET_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_RST_CMD_DET_MASK  0x20
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_RST_CMD_DET_SHIFT 5

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_GET_UDID_CMD_DET_MASK  0x40
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_GET_UDID_CMD_DET_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_ASSGN_ADDR_CMD_DET_MASK  0x80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_ARP_ASSGN_ADDR_CMD_DET_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_TGT_RX_PEC_NACK_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_TGT_RX_PEC_NACK_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_SUSPEND_DET_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_SUSPEND_DET_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_ALERT_DET_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_ALERT_DET_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_NARP_CC_ERR_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_NARP_CC_ERR_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_NARP_CMD_FRAME_ERR_MASK  0x1000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_R_SMBUS_NARP_CMD_FRAME_ERR_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_RSVD_IC_SMBUS_INTR_STAT_MASK  0xFFFFE000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_STAT_RSVD_IC_SMBUS_INTR_STAT_SHIFT 13

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_TGT_CLOCK_EXTND_TIMEOUT_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_TGT_CLOCK_EXTND_TIMEOUT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_CTRLR_CLOCK_EXTND_TIMEOUT_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_CTRLR_CLOCK_EXTND_TIMEOUT_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_QUICK_CMD_DET_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_QUICK_CMD_DET_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_HOST_NOTIFY_CTRLR_DET_MASK  0x8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_HOST_NOTIFY_CTRLR_DET_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_PREPARE_CMD_DET_MASK  0x10
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_PREPARE_CMD_DET_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_RST_CMD_DET_MASK  0x20
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_RST_CMD_DET_SHIFT 5

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_GET_UDID_CMD_DET_MASK  0x40
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_GET_UDID_CMD_DET_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_ASSGN_ADDR_CMD_DET_MASK  0x80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_ARP_ASSGN_ADDR_CMD_DET_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_TGT_RX_PEC_NACK_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_TGT_RX_PEC_NACK_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_SUSPEND_DET_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_SUSPEND_DET_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_ALERT_DET_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_ALERT_DET_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_NARP_CC_ERR_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_NARP_CC_ERR_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_NARP_CMD_FRAME_ERR_MASK  0x1000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_M_SMBUS_NARP_CMD_FRAME_ERR_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_RSVD_IC_SMBUS_INTR_MASK_MASK  0xFFFFE000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_MASK_RSVD_IC_SMBUS_INTR_MASK_SHIFT 13

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_TGT_CLOCK_EXTND_TIMEOUT_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_TGT_CLOCK_EXTND_TIMEOUT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_CTRLR_CLOCK_EXTND_TIMEOUT_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_CTRLR_CLOCK_EXTND_TIMEOUT_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_QUICK_CMD_DET_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_QUICK_CMD_DET_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_HOST_NTFY_CTRLR_DET_MASK  0x8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_HOST_NTFY_CTRLR_DET_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_PREPARE_CMD_DET_MASK  0x10
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_PREPARE_CMD_DET_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_RST_CMD_DET_MASK  0x20
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_RST_CMD_DET_SHIFT 5

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_GET_UDID_CMD_DET_MASK  0x40
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_GET_UDID_CMD_DET_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_ASSGN_ADDR_CMD_DET_MASK  0x80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_ARP_ASSGN_ADDR_CMD_DET_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_TGT_RX_PEC_NACK_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_TGT_RX_PEC_NACK_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_SUSPEND_DET_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_SUSPEND_DET_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_ALERT_DET_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_ALERT_DET_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_NARP_CC_ERR_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_NARP_CC_ERR_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_NARP_CMD_FRAME_ERR_MASK  0x1000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_SMBUS_NARP_CMD_FRAME_ERR_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_RSVD_IC_SMBUS_RAW_INTR_STAT_MASK  0xFFFFE000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_RAW_STAT_RSVD_IC_SMBUS_RAW_INTR_STAT_SHIFT 13

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_TGT_CLOCK_EXTND_TIMEOUT_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_TGT_CLOCK_EXTND_TIMEOUT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_CTRLR_CLOCK_EXTND_TIMEOUT_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_CTRLR_CLOCK_EXTND_TIMEOUT_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_QUICK_CMD_DET_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_QUICK_CMD_DET_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_HOST_NOTIFY_CTRLR_DET_MASK  0x8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_HOST_NOTIFY_CTRLR_DET_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_PREPARE_CMD_DET_MASK  0x10
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_PREPARE_CMD_DET_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_RST_CMD_DET_MASK  0x20
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_RST_CMD_DET_SHIFT 5

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_GET_UDID_CMD_DET_MASK  0x40
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_GET_UDID_CMD_DET_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_ASSGN_ADDR_CMD_DET_MASK  0x80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_ARP_ASSGN_ADDR_CMD_DET_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_TGT_RX_PEC_NACK_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_TGT_RX_PEC_NACK_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_SUSPEND_DET_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_SUSPEND_DET_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_ALERT_DET_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_ALERT_DET_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_NARP_CC_ERR_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_NARP_CC_ERR_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_NARP_CMD_FRAME_ERR_MASK  0x1000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_CLR_SMBUS_NARP_CMD_FRAME_ERR_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_RSVD_IC_CLR_SMBUS_INTR_MASK  0xFFFFE000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_INTR_CLR_RSVD_IC_CLR_SMBUS_INTR_SHIFT 13

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_QUICK_CMD_BIT_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_QUICK_CMD_BIT_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR_VALID_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR_VALID_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR_RESOLVED_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR_RESOLVED_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_SUSPEND_STATUS_MASK  0x8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_SUSPEND_STATUS_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_ALERT_STATUS_MASK  0x10
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_ALERT_STATUS_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR2_VALID_MASK  0x20
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR2_VALID_SHIFT 5

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR2_RESOLVED_MASK  0x40
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR2_RESOLVED_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR3_VALID_MASK  0x80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR3_VALID_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR3_RESOLVED_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR3_RESOLVED_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR4_VALID_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR4_VALID_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR4_RESOLVED_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_SMBUS_TGT_ADDR4_RESOLVED_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_RSVD_IC_SMBUS_STATUS_MASK  0xFFFFF800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_STATUS_RSVD_IC_SMBUS_STATUS_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_ID_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_ID_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_RSVD_IC_SMBUS_UDID_HEADER_MASK  0xFF000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_UDID_HEADER_RSVD_IC_SMBUS_UDID_HEADER_SHIFT 24

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD0_SMBUS_UDID_WORD0_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD0_SMBUS_UDID_WORD0_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD1_SMBUS_UDID_WORD1_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD1_SMBUS_UDID_WORD1_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD2_SMBUS_UDID_WORD2_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD2_SMBUS_UDID_WORD2_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD3_SMBUS_UDID_WORD3_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR_SMBUS_UDID_WORD3_SMBUS_UDID_WORD3_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD0_DAR2_SMBUS_UDID_WORD0_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD0_DAR2_SMBUS_UDID_WORD0_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD1_DAR2_SMBUS_UDID_WORD1_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD1_DAR2_SMBUS_UDID_WORD1_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD2_DAR2_SMBUS_UDID_WORD2_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD2_DAR2_SMBUS_UDID_WORD2_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD3_DAR2_SMBUS_UDID_WORD3_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR2_SMBUS_UDID_WORD3_DAR2_SMBUS_UDID_WORD3_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD0_DAR3_SMBUS_UDID_WORD0_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD0_DAR3_SMBUS_UDID_WORD0_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD1_DAR3_SMBUS_UDID_WORD1_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD1_DAR3_SMBUS_UDID_WORD1_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD2_DAR3_SMBUS_UDID_WORD2_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD2_DAR3_SMBUS_UDID_WORD2_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD3_DAR3_SMBUS_UDID_WORD3_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR3_SMBUS_UDID_WORD3_DAR3_SMBUS_UDID_WORD3_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD0_DAR4_SMBUS_UDID_WORD0_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD0_DAR4_SMBUS_UDID_WORD0_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD1_DAR4_SMBUS_UDID_WORD1_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD1_DAR4_SMBUS_UDID_WORD1_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD2_DAR4_SMBUS_UDID_WORD2_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD2_DAR4_SMBUS_UDID_WORD2_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD3_DAR4_SMBUS_UDID_WORD3_MASK  0xFFFFFFFF
#define DWC_I2C_SMBUS_BLOCK_IC_DAR4_SMBUS_UDID_WORD3_DAR4_SMBUS_UDID_WORD3_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_ID_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_ID_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_LENGTH_MASK  0xFFFF00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_LENGTH_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_RSVD_IC_SMBUS_CCDEC_HEADER_MASK  0xFF000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CCDEC_HEADER_RSVD_IC_SMBUS_CCDEC_HEADER_SHIFT 24

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_CC_DEC_CTRL_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_CC_DEC_CTRL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_CMD_PEC_CTRL_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_CMD_PEC_CTRL_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_ADV_BLKRW_CTRL_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_ADV_BLKRW_CTRL_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_PEC_GEN_CTRL_MASK  0x8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_PEC_GEN_CTRL_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_CC_DEC_ERR_BYPASS_MASK  0x10
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_NARP_CC_DEC_ERR_BYPASS_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_ADV_NARP_CMD_PACK_EN_MASK  0x20
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_ADV_NARP_CMD_PACK_EN_SHIFT 5

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_SMBUS_CTRL_RSVD_6_7_MASK  0xC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_SMBUS_CTRL_RSVD_6_7_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR_SMBUS_NARP_PEC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR_SMBUS_NARP_PEC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR2_SMBUS_NARP_PEC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR2_SMBUS_NARP_PEC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR3_SMBUS_NARP_PEC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR3_SMBUS_NARP_PEC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR4_SMBUS_NARP_PEC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_DAR4_SMBUS_NARP_PEC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_SMBUS_CTRL_RSVD_12_15_MASK  0xF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_IC_SMBUS_CTRL_RSVD_12_15_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_SEND_BYTE_PEC_EN_MASK  0x10000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_SEND_BYTE_PEC_EN_SHIFT 16

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RX_BYTE_PEC_EN_MASK  0x20000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RX_BYTE_PEC_EN_SHIFT 17

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD_BYTE_PEC_EN_MASK  0x40000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD_BYTE_PEC_EN_SHIFT 18

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR_BYTE_PEC_EN_MASK  0x80000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR_BYTE_PEC_EN_SHIFT 19

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD_WORD_PEC_EN_MASK  0x100000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD_WORD_PEC_EN_SHIFT 20

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR_WORD_PEC_EN_MASK  0x200000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR_WORD_PEC_EN_SHIFT 21

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_BLK_RD_PEC_EN_MASK  0x400000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_BLK_RD_PEC_EN_SHIFT 22

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_BLK_WR_PEC_EN_MASK  0x800000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_BLK_WR_PEC_EN_SHIFT 23

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_PROCALL_PEC_EN_MASK  0x1000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_PROCALL_PEC_EN_SHIFT 24

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_BLKRW_PROCALL_PEC_EN_MASK  0x2000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_BLKRW_PROCALL_PEC_EN_SHIFT 25

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD32_PEC_EN_MASK  0x4000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD32_PEC_EN_SHIFT 26

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR32_PEC_EN_MASK  0x8000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR32_PEC_EN_SHIFT 27

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD64_PEC_EN_MASK  0x10000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_RD64_PEC_EN_SHIFT 28

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR64_PEC_EN_MASK  0x20000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_SMBUS_WR64_PEC_EN_SHIFT 29

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_RSVD_IC_SMBUS_CC_CTRL_MASK  0xC0000000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_CTRL_RSVD_IC_SMBUS_CC_CTRL_SHIFT 30

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_SEND_BYTE_CC_RST_MASK  0x1
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_SEND_BYTE_CC_RST_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR_BYTE_CC_RST_MASK  0x2
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR_BYTE_CC_RST_SHIFT 1

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR_WORD_CC_RST_MASK  0x4
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR_WORD_CC_RST_SHIFT 2

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_BLK_RD_WR_CC_RST_MASK  0x8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_BLK_RD_WR_CC_RST_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_PROCALL_CC_RST_MASK  0x10
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_PROCALL_CC_RST_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_BLKRW_PROCALL_CC_RST_MASK  0x20
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_BLKRW_PROCALL_CC_RST_SHIFT 5

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR32_CC_RST_MASK  0x40
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR32_CC_RST_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR64_CC_RST_MASK  0x80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_RD_WR64_CC_RST_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_ADV_BLKRW_CC_RST_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_SMBUS_ADV_BLKRW_CC_RST_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_RSVD_IC_SMBUS_CC_RST_MASK  0xFFFFFE00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RST_RSVD_IC_SMBUS_CC_RST_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_SMBUS_NUM_CC_SEND_BYTE_MASK  0x3F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_SMBUS_NUM_CC_SEND_BYTE_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_RSVD_IC_NUM_CC_SEND_BYTE_MASK  0xFFFFFFC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_SEND_BYTE_REG_RSVD_IC_NUM_CC_SEND_BYTE_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_SMBUS_CC_SEND_BYTE_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_SMBUS_CC_SEND_BYTE_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR_SEND_BYTE_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR_SEND_BYTE_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR2_SEND_BYTE_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR2_SEND_BYTE_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR3_SEND_BYTE_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR3_SEND_BYTE_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR4_SEND_BYTE_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_IC_DAR4_SEND_BYTE_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_RSVD_IC_SMBUS_CC_SEND_BYTE_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_RSVD_IC_SMBUS_CC_SEND_BYTE_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_SMBUS_CC_SEND_BYTE_LVL_MASK  0x3F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_SMBUS_CC_SEND_BYTE_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_RSVD_IC_SMBUS_CC_SEND_BYTE_LVL_MASK  0xFFFFFFC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_SEND_BYTE_LVL_RSVD_IC_SMBUS_CC_SEND_BYTE_LVL_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_SMBUS_NUM_CC_RD_WR_BYTE_MASK  0x7F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_SMBUS_NUM_CC_RD_WR_BYTE_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_RSVD_IC_NUM_CC_RD_WR_BYTE_MASK  0xFFFFFF80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_BYTE_REG_RSVD_IC_NUM_CC_RD_WR_BYTE_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_SMBUS_CC_RD_WR_BYTE_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_SMBUS_CC_RD_WR_BYTE_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR_RD_WR_BYTE_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR_RD_WR_BYTE_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR2_RD_WR_BYTE_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR2_RD_WR_BYTE_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR3_RD_WR_BYTE_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR3_RD_WR_BYTE_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR4_RD_WR_BYTE_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_IC_DAR4_RD_WR_BYTE_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_RSVD_IC_SMBUS_CC_RD_WR_BYTE_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_RSVD_IC_SMBUS_CC_RD_WR_BYTE_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_SMBUS_CC_RD_WR_BYTE_LVL_MASK  0x7F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_SMBUS_CC_RD_WR_BYTE_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_RSVD_IC_SMBUS_CC_RD_WR_BYTE_LVL_MASK  0xFFFFFF80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_BYTE_LVL_RSVD_IC_SMBUS_CC_RD_WR_BYTE_LVL_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_SMBUS_NUM_CC_RD_WR_WORD_MASK  0x7F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_SMBUS_NUM_CC_RD_WR_WORD_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_RSVD_IC_NUM_CC_RD_WR_WORD_MASK  0xFFFFFF80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR_WORD_REG_RSVD_IC_NUM_CC_RD_WR_WORD_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_SMBUS_CC_RD_WR_WORD_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_SMBUS_CC_RD_WR_WORD_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR_RD_WR_WORD_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR_RD_WR_WORD_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR2_RD_WR_WORD_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR2_RD_WR_WORD_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR3_RD_WR_WORD_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR3_RD_WR_WORD_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR4_RD_WR_WORD_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_IC_DAR4_RD_WR_WORD_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_RSVD_IC_SMBUS_CC_RD_WR_WORD_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_RSVD_IC_SMBUS_CC_RD_WR_WORD_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_SMBUS_CC_RD_WR_WORD_LVL_MASK  0x7F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_SMBUS_CC_RD_WR_WORD_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_RSVD_IC_SMBUS_CC_RD_WR_WORD_LVL_MASK  0xFFFFFF80
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR_WORD_LVL_RSVD_IC_SMBUS_CC_RD_WR_WORD_LVL_SHIFT 7

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_SMBUS_NUM_CC_BLK_RD_WR_MASK  0x3F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_SMBUS_NUM_CC_BLK_RD_WR_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_RSVD_IC_NUM_CC_BLK_RD_WR_MASK  0xFFFFFFC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLK_RD_WR_REG_RSVD_IC_NUM_CC_BLK_RD_WR_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_SMBUS_CC_BLK_RD_WR_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_SMBUS_CC_BLK_RD_WR_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR_BLK_RD_WR_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR_BLK_RD_WR_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR2_BLK_RD_WR_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR2_BLK_RD_WR_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR3_BLK_RD_WR_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR3_BLK_RD_WR_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR4_BLK_RD_WR_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_IC_DAR4_BLK_RD_WR_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_RSVD_IC_SMBUS_CC_BLK_RD_WR_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_RSVD_IC_SMBUS_CC_BLK_RD_WR_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_SMBUS_CC_BLK_RD_WR_LVL_MASK  0x3F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_SMBUS_CC_BLK_RD_WR_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_RSVD_IC_SMBUS_CC_BLK_RD_WR_LVL_MASK  0xFFFFFFC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLK_RD_WR_LVL_RSVD_IC_SMBUS_CC_BLK_RD_WR_LVL_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_SMBUS_NUM_CC_PROCALL_MASK  0x7
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_SMBUS_NUM_CC_PROCALL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_RSVD_IC_NUM_CC_PROCALL_MASK  0xFFFFFFF8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_PROCALL_REG_RSVD_IC_NUM_CC_PROCALL_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_SMBUS_CC_PROCALL_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_SMBUS_CC_PROCALL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR_PROCALL_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR_PROCALL_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR2_PROCALL_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR2_PROCALL_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR3_PROCALL_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR3_PROCALL_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR4_PROCALL_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_IC_DAR4_PROCALL_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_RSVD_IC_SMBUS_CC_PROCALL_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_RSVD_IC_SMBUS_CC_PROCALL_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_SMBUS_CC_PROCALL_LVL_MASK  0x7
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_SMBUS_CC_PROCALL_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_RSVD_IC_SMBUS_CC_PROCALL_LVL_MASK  0xFFFFFFF8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_PROCALL_LVL_RSVD_IC_SMBUS_CC_PROCALL_LVL_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_SMBUS_NUM_CC_BLKRW_PROCALL_MASK  0xF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_SMBUS_NUM_CC_BLKRW_PROCALL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_RSVD_IC_NUM_CC_BLKRW_PROCALL_MASK  0xFFFFFFF0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_BLKRW_PROCALL_REG_RSVD_IC_NUM_CC_BLKRW_PROCALL_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_SMBUS_CC_BLKRW_PROCALL_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_SMBUS_CC_BLKRW_PROCALL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR_BLKRW_PROCALL_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR_BLKRW_PROCALL_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR2_BLKRW_PROCALL_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR2_BLKRW_PROCALL_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR3_BLKRW_PROCALL_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR3_BLKRW_PROCALL_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR4_BLKRW_PROCALL_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_IC_DAR4_BLKRW_PROCALL_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_RSVD_IC_SMBUS_CC_BLKRW_PROCALL_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_RSVD_IC_SMBUS_CC_BLKRW_PROCALL_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_SMBUS_CC_BLKRW_PROCALL_LVL_MASK  0xF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_SMBUS_CC_BLKRW_PROCALL_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_RSVD_IC_SMBUS_CC_BLKRW_PROCALL_LVL_MASK  0xFFFFFFF0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_BLKRW_PROCALL_LVL_RSVD_IC_SMBUS_CC_BLKRW_PROCALL_LVL_SHIFT 4

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_SMBUS_NUM_CC_RD_WR32_MASK  0x7
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_SMBUS_NUM_CC_RD_WR32_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_RSVD_IC_NUM_CC_RD_WR32_MASK  0xFFFFFFF8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR32_REG_RSVD_IC_NUM_CC_RD_WR32_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_SMBUS_CC_RD_WR32_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_SMBUS_CC_RD_WR32_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR_RD_WR32_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR_RD_WR32_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR2_RD_WR32_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR2_RD_WR32_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR3_RD_WR32_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR3_RD_WR32_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR4_RD_WR32_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_IC_DAR4_RD_WR32_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_RSVD_IC_SMBUS_CC_RD_WR32_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_RSVD_IC_SMBUS_CC_RD_WR32_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_SMBUS_CC_RD_WR32_LVL_MASK  0x7
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_SMBUS_CC_RD_WR32_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_RSVD_IC_SMBUS_CC_RD_WR32_LVL_MASK  0xFFFFFFF8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR32_LVL_RSVD_IC_SMBUS_CC_RD_WR32_LVL_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_SMBUS_NUM_CC_RD_WR64_MASK  0x7
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_SMBUS_NUM_CC_RD_WR64_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_RSVD_IC_NUM_CC_RD_WR64_MASK  0xFFFFFFF8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_RD_WR64_REG_RSVD_IC_NUM_CC_RD_WR64_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_SMBUS_CC_RD_WR64_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_SMBUS_CC_RD_WR64_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR_RD_WR64_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR_RD_WR64_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR2_RD_WR64_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR2_RD_WR64_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR3_RD_WR64_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR3_RD_WR64_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR4_RD_WR64_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_IC_DAR4_RD_WR64_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_RSVD_IC_SMBUS_CC_RD_WR64_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_RSVD_IC_SMBUS_CC_RD_WR64_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_SMBUS_CC_RD_WR64_LVL_MASK  0x7
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_SMBUS_CC_RD_WR64_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_RSVD_IC_SMBUS_CC_RD_WR64_LVL_MASK  0xFFFFFFF8
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_RD_WR64_LVL_RSVD_IC_SMBUS_CC_RD_WR64_LVL_SHIFT 3

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_SMBUS_NUM_CC_ADV_BLKRW_MASK  0x3F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_SMBUS_NUM_CC_ADV_BLKRW_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_RSVD_IC_NUM_CC_ADV_BLKRW_MASK  0xFFFFFFC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_NUM_CC_ADV_BLKRW_REG_RSVD_IC_NUM_CC_ADV_BLKRW_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_SMBUS_CC_ADV_BLKRW_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_SMBUS_CC_ADV_BLKRW_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR_ADV_BLKRW_CC_EN_MASK  0x100
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR_ADV_BLKRW_CC_EN_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR2_ADV_BLKRW_CC_EN_MASK  0x200
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR2_ADV_BLKRW_CC_EN_SHIFT 9

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR3_ADV_BLKRW_CC_EN_MASK  0x400
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR3_ADV_BLKRW_CC_EN_SHIFT 10

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR4_ADV_BLKRW_CC_EN_MASK  0x800
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_IC_DAR4_ADV_BLKRW_CC_EN_SHIFT 11

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_RSVD_IC_SMBUS_CC_ADV_BLKRW_MASK  0xFFFFF000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_RSVD_IC_SMBUS_CC_ADV_BLKRW_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_SMBUS_CC_ADV_BLKRW_LVL_MASK  0x3F
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_SMBUS_CC_ADV_BLKRW_LVL_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_RSVD_IC_SMBUS_CC_ADV_BLKRW_LVL_MASK  0xFFFFFFC0
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_ADV_BLKRW_LVL_RSVD_IC_SMBUS_CC_ADV_BLKRW_LVL_SHIFT 6

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_NARP_CMD_CODE_MASK  0xFF
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_NARP_CMD_CODE_SHIFT 0

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_NARP_CMD_MASK  0xF00
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_NARP_CMD_SHIFT 8

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_CMD_STATUS_MASK  0x1000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_CMD_STATUS_SHIFT 12

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_NARP_CMD_TYPE_MASK  0x2000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_SMBUS_NARP_CMD_TYPE_SHIFT 13

#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_IC_SMBUS_STATUS_RSVD_MASK  0xFFFFC000
#define DWC_I2C_SMBUS_BLOCK_IC_SMBUS_CC_STATUS_IC_SMBUS_STATUS_RSVD_SHIFT 14

#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_RESET_N_N0_SCAN_MASK  0x1
#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_RESET_N_N0_SCAN_SHIFT 0

#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_REG_RESET_N_N0_SCAN_MASK  0x2
#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_REG_RESET_N_N0_SCAN_SHIFT 1

#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_MASTER_MODE_MASK  0x20000
#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_MASTER_MODE_SHIFT 17

#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_INTR_STATUS_MASK  0x1000000
#define I2C_CTRL_STATUS_I2C_CTRL_STATUS_I2C_INTR_STATUS_SHIFT 24

#define I2C_CTRL_STATUS_I2C_CONFIG_INFO_I2C_TXFIFO_DEPTH_MASK  0xFFFF
#define I2C_CTRL_STATUS_I2C_CONFIG_INFO_I2C_TXFIFO_DEPTH_SHIFT 0

#define I2C_CTRL_STATUS_I2C_CONFIG_INFO_I2C_RXFIFO_DEPTH_MASK  0xFFFF0000
#define I2C_CTRL_STATUS_I2C_CONFIG_INFO_I2C_RXFIFO_DEPTH_SHIFT 16

#define SYNOPSYS_UART_CTRL_RBR_RBR_MASK  0xFF
#define SYNOPSYS_UART_CTRL_RBR_RBR_SHIFT 0

#define SYNOPSYS_UART_CTRL_RBR_RSVD_RBR_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_RBR_RSVD_RBR_SHIFT 8

#define SYNOPSYS_UART_CTRL_IER_ERBFI_MASK  0x1
#define SYNOPSYS_UART_CTRL_IER_ERBFI_SHIFT 0

#define SYNOPSYS_UART_CTRL_IER_ETBEI_MASK  0x2
#define SYNOPSYS_UART_CTRL_IER_ETBEI_SHIFT 1

#define SYNOPSYS_UART_CTRL_IER_ELSI_MASK  0x4
#define SYNOPSYS_UART_CTRL_IER_ELSI_SHIFT 2

#define SYNOPSYS_UART_CTRL_IER_EDSSI_MASK  0x8
#define SYNOPSYS_UART_CTRL_IER_EDSSI_SHIFT 3

#define SYNOPSYS_UART_CTRL_IER_ELCOLR_MASK  0x10
#define SYNOPSYS_UART_CTRL_IER_ELCOLR_SHIFT 4

#define SYNOPSYS_UART_CTRL_IER_RSVD_IER_6TO5_MASK  0x60
#define SYNOPSYS_UART_CTRL_IER_RSVD_IER_6TO5_SHIFT 5

#define SYNOPSYS_UART_CTRL_IER_PTIME_MASK  0x80
#define SYNOPSYS_UART_CTRL_IER_PTIME_SHIFT 7

#define SYNOPSYS_UART_CTRL_IER_RSVD_IER_31TO8_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_IER_RSVD_IER_31TO8_SHIFT 8

#define SYNOPSYS_UART_CTRL_IIR_IID_MASK  0xF
#define SYNOPSYS_UART_CTRL_IIR_IID_SHIFT 0

#define SYNOPSYS_UART_CTRL_IIR_RSVD_IIR_5TO4_MASK  0x30
#define SYNOPSYS_UART_CTRL_IIR_RSVD_IIR_5TO4_SHIFT 4

#define SYNOPSYS_UART_CTRL_IIR_FIFOSE_MASK  0xC0
#define SYNOPSYS_UART_CTRL_IIR_FIFOSE_SHIFT 6

#define SYNOPSYS_UART_CTRL_IIR_RSVD_IIR_31TO8_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_IIR_RSVD_IIR_31TO8_SHIFT 8

#define SYNOPSYS_UART_CTRL_LCR_DLS_MASK  0x3
#define SYNOPSYS_UART_CTRL_LCR_DLS_SHIFT 0

#define SYNOPSYS_UART_CTRL_LCR_STOP_MASK  0x4
#define SYNOPSYS_UART_CTRL_LCR_STOP_SHIFT 2

#define SYNOPSYS_UART_CTRL_LCR_PEN_MASK  0x8
#define SYNOPSYS_UART_CTRL_LCR_PEN_SHIFT 3

#define SYNOPSYS_UART_CTRL_LCR_EPS_MASK  0x10
#define SYNOPSYS_UART_CTRL_LCR_EPS_SHIFT 4

#define SYNOPSYS_UART_CTRL_LCR_SP_MASK  0x20
#define SYNOPSYS_UART_CTRL_LCR_SP_SHIFT 5

#define SYNOPSYS_UART_CTRL_LCR_BC_MASK  0x40
#define SYNOPSYS_UART_CTRL_LCR_BC_SHIFT 6

#define SYNOPSYS_UART_CTRL_LCR_DLAB_MASK  0x80
#define SYNOPSYS_UART_CTRL_LCR_DLAB_SHIFT 7

#define SYNOPSYS_UART_CTRL_LCR_RSVD_LCR_31TO8_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_LCR_RSVD_LCR_31TO8_SHIFT 8

#define SYNOPSYS_UART_CTRL_MCR_DTR_MASK  0x1
#define SYNOPSYS_UART_CTRL_MCR_DTR_SHIFT 0

#define SYNOPSYS_UART_CTRL_MCR_RTS_MASK  0x2
#define SYNOPSYS_UART_CTRL_MCR_RTS_SHIFT 1

#define SYNOPSYS_UART_CTRL_MCR_OUT1_MASK  0x4
#define SYNOPSYS_UART_CTRL_MCR_OUT1_SHIFT 2

#define SYNOPSYS_UART_CTRL_MCR_OUT2_MASK  0x8
#define SYNOPSYS_UART_CTRL_MCR_OUT2_SHIFT 3

#define SYNOPSYS_UART_CTRL_MCR_LOOPBACK_MASK  0x10
#define SYNOPSYS_UART_CTRL_MCR_LOOPBACK_SHIFT 4

#define SYNOPSYS_UART_CTRL_MCR_AFCE_MASK  0x20
#define SYNOPSYS_UART_CTRL_MCR_AFCE_SHIFT 5

#define SYNOPSYS_UART_CTRL_MCR_SIRE_MASK  0x40
#define SYNOPSYS_UART_CTRL_MCR_SIRE_SHIFT 6

#define SYNOPSYS_UART_CTRL_MCR_RSVD_MCR_31TO7_MASK  0xFFFFFF80
#define SYNOPSYS_UART_CTRL_MCR_RSVD_MCR_31TO7_SHIFT 7

#define SYNOPSYS_UART_CTRL_LSR_DR_MASK  0x1
#define SYNOPSYS_UART_CTRL_LSR_DR_SHIFT 0

#define SYNOPSYS_UART_CTRL_LSR_OE_MASK  0x2
#define SYNOPSYS_UART_CTRL_LSR_OE_SHIFT 1

#define SYNOPSYS_UART_CTRL_LSR_PE_MASK  0x4
#define SYNOPSYS_UART_CTRL_LSR_PE_SHIFT 2

#define SYNOPSYS_UART_CTRL_LSR_FE_MASK  0x8
#define SYNOPSYS_UART_CTRL_LSR_FE_SHIFT 3

#define SYNOPSYS_UART_CTRL_LSR_BI_MASK  0x10
#define SYNOPSYS_UART_CTRL_LSR_BI_SHIFT 4

#define SYNOPSYS_UART_CTRL_LSR_THRE_MASK  0x20
#define SYNOPSYS_UART_CTRL_LSR_THRE_SHIFT 5

#define SYNOPSYS_UART_CTRL_LSR_TEMT_MASK  0x40
#define SYNOPSYS_UART_CTRL_LSR_TEMT_SHIFT 6

#define SYNOPSYS_UART_CTRL_LSR_RFE_MASK  0x80
#define SYNOPSYS_UART_CTRL_LSR_RFE_SHIFT 7

#define SYNOPSYS_UART_CTRL_LSR_RSVD_ADDR_RCVD_MASK  0x100
#define SYNOPSYS_UART_CTRL_LSR_RSVD_ADDR_RCVD_SHIFT 8

#define SYNOPSYS_UART_CTRL_LSR_RSVD_LSR_31TO9_MASK  0xFFFFFE00
#define SYNOPSYS_UART_CTRL_LSR_RSVD_LSR_31TO9_SHIFT 9

#define SYNOPSYS_UART_CTRL_MSR_DCTS_MASK  0x1
#define SYNOPSYS_UART_CTRL_MSR_DCTS_SHIFT 0

#define SYNOPSYS_UART_CTRL_MSR_DDSR_MASK  0x2
#define SYNOPSYS_UART_CTRL_MSR_DDSR_SHIFT 1

#define SYNOPSYS_UART_CTRL_MSR_TERI_MASK  0x4
#define SYNOPSYS_UART_CTRL_MSR_TERI_SHIFT 2

#define SYNOPSYS_UART_CTRL_MSR_DDCD_MASK  0x8
#define SYNOPSYS_UART_CTRL_MSR_DDCD_SHIFT 3

#define SYNOPSYS_UART_CTRL_MSR_CTS_MASK  0x10
#define SYNOPSYS_UART_CTRL_MSR_CTS_SHIFT 4

#define SYNOPSYS_UART_CTRL_MSR_DSR_MASK  0x20
#define SYNOPSYS_UART_CTRL_MSR_DSR_SHIFT 5

#define SYNOPSYS_UART_CTRL_MSR_RI_MASK  0x40
#define SYNOPSYS_UART_CTRL_MSR_RI_SHIFT 6

#define SYNOPSYS_UART_CTRL_MSR_DCD_MASK  0x80
#define SYNOPSYS_UART_CTRL_MSR_DCD_SHIFT 7

#define SYNOPSYS_UART_CTRL_MSR_RSVD_MSR_31TO8_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_MSR_RSVD_MSR_31TO8_SHIFT 8

#define SYNOPSYS_UART_CTRL_SCR_SCR_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SCR_SCR_SHIFT 0

#define SYNOPSYS_UART_CTRL_SCR_RSVD_SCR_31TO8_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SCR_RSVD_SCR_31TO8_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR0_SRBRN_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR0_SRBRN_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR0_RSVD_SRBRN_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR0_RSVD_SRBRN_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR1_SRBR1_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR1_SRBR1_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR1_RSVD_SRBR1_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR1_RSVD_SRBR1_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR2_SRBR2_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR2_SRBR2_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR2_RSVD_SRBR2_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR2_RSVD_SRBR2_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR3_SRBR3_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR3_SRBR3_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR3_RSVD_SRBR3_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR3_RSVD_SRBR3_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR4_SRBR4_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR4_SRBR4_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR4_RSVD_SRBR4_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR4_RSVD_SRBR4_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR5_SRBR5_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR5_SRBR5_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR5_RSVD_SRBR5_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR5_RSVD_SRBR5_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR6_SRBR6_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR6_SRBR6_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR6_RSVD_SRBR6_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR6_RSVD_SRBR6_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR7_SRBR7_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR7_SRBR7_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR7_RSVD_SRBR7_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR7_RSVD_SRBR7_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR8_SRBR8_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR8_SRBR8_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR8_RSVD_SRBR8_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR8_RSVD_SRBR8_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR9_SRBR9_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR9_SRBR9_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR9_RSVD_SRBR9_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR9_RSVD_SRBR9_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR10_SRBR10_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR10_SRBR10_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR10_RSVD_SRBR10_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR10_RSVD_SRBR10_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR11_SRBR11_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR11_SRBR11_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR11_RSVD_SRBR11_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR11_RSVD_SRBR11_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR12_SRBR12_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR12_SRBR12_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR12_RSVD_SRBR12_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR12_RSVD_SRBR12_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR13_SRBR13_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR13_SRBR13_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR13_RSVD_SRBR13_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR13_RSVD_SRBR13_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR14_SRBR14_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR14_SRBR14_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR14_RSVD_SRBR14_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR14_RSVD_SRBR14_SHIFT 8

#define SYNOPSYS_UART_CTRL_SRBR15_SRBR15_MASK  0xFF
#define SYNOPSYS_UART_CTRL_SRBR15_SRBR15_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRBR15_RSVD_SRBR15_MASK  0xFFFFFF00
#define SYNOPSYS_UART_CTRL_SRBR15_RSVD_SRBR15_SHIFT 8

#define SYNOPSYS_UART_CTRL_FAR_FAR_MASK  0x1
#define SYNOPSYS_UART_CTRL_FAR_FAR_SHIFT 0

#define SYNOPSYS_UART_CTRL_FAR_RSVD_FAR_31TO1_MASK  0xFFFFFFFE
#define SYNOPSYS_UART_CTRL_FAR_RSVD_FAR_31TO1_SHIFT 1

#define SYNOPSYS_UART_CTRL_USR_RSVD_BUSY_MASK  0x1
#define SYNOPSYS_UART_CTRL_USR_RSVD_BUSY_SHIFT 0

#define SYNOPSYS_UART_CTRL_USR_TFNF_MASK  0x2
#define SYNOPSYS_UART_CTRL_USR_TFNF_SHIFT 1

#define SYNOPSYS_UART_CTRL_USR_TFE_MASK  0x4
#define SYNOPSYS_UART_CTRL_USR_TFE_SHIFT 2

#define SYNOPSYS_UART_CTRL_USR_RFNE_MASK  0x8
#define SYNOPSYS_UART_CTRL_USR_RFNE_SHIFT 3

#define SYNOPSYS_UART_CTRL_USR_RFF_MASK  0x10
#define SYNOPSYS_UART_CTRL_USR_RFF_SHIFT 4

#define SYNOPSYS_UART_CTRL_USR_RSVD_USR_31TO5_MASK  0xFFFFFFE0
#define SYNOPSYS_UART_CTRL_USR_RSVD_USR_31TO5_SHIFT 5

#define SYNOPSYS_UART_CTRL_TFL_TFL_MASK  0x1F
#define SYNOPSYS_UART_CTRL_TFL_TFL_SHIFT 0

#define SYNOPSYS_UART_CTRL_TFL_RSVD_TFL_31TOADDR_WIDTH_MASK  0xFFFFFFE0
#define SYNOPSYS_UART_CTRL_TFL_RSVD_TFL_31TOADDR_WIDTH_SHIFT 5

#define SYNOPSYS_UART_CTRL_RFL_RFL_MASK  0x1F
#define SYNOPSYS_UART_CTRL_RFL_RFL_SHIFT 0

#define SYNOPSYS_UART_CTRL_RFL_RSVD_RFL_31TOADDR_WIDTH_MASK  0xFFFFFFE0
#define SYNOPSYS_UART_CTRL_RFL_RSVD_RFL_31TOADDR_WIDTH_SHIFT 5

#define SYNOPSYS_UART_CTRL_SRR_UR_MASK  0x1
#define SYNOPSYS_UART_CTRL_SRR_UR_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRR_RFR_MASK  0x2
#define SYNOPSYS_UART_CTRL_SRR_RFR_SHIFT 1

#define SYNOPSYS_UART_CTRL_SRR_XFR_MASK  0x4
#define SYNOPSYS_UART_CTRL_SRR_XFR_SHIFT 2

#define SYNOPSYS_UART_CTRL_SRR_RSVD_SRR_31TO3_MASK  0xFFFFFFF8
#define SYNOPSYS_UART_CTRL_SRR_RSVD_SRR_31TO3_SHIFT 3

#define SYNOPSYS_UART_CTRL_SRTS_SRTS_MASK  0x1
#define SYNOPSYS_UART_CTRL_SRTS_SRTS_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRTS_RSVD_SRTS_31TO1_MASK  0xFFFFFFFE
#define SYNOPSYS_UART_CTRL_SRTS_RSVD_SRTS_31TO1_SHIFT 1

#define SYNOPSYS_UART_CTRL_SBCR_SBCB_MASK  0x1
#define SYNOPSYS_UART_CTRL_SBCR_SBCB_SHIFT 0

#define SYNOPSYS_UART_CTRL_SBCR_RSVD_SBCR_31TO1_MASK  0xFFFFFFFE
#define SYNOPSYS_UART_CTRL_SBCR_RSVD_SBCR_31TO1_SHIFT 1

#define SYNOPSYS_UART_CTRL_SDMAM_SDMAM_MASK  0x1
#define SYNOPSYS_UART_CTRL_SDMAM_SDMAM_SHIFT 0

#define SYNOPSYS_UART_CTRL_SDMAM_RSVD_SDMAM_31TO1_MASK  0xFFFFFFFE
#define SYNOPSYS_UART_CTRL_SDMAM_RSVD_SDMAM_31TO1_SHIFT 1

#define SYNOPSYS_UART_CTRL_SFE_SFE_MASK  0x1
#define SYNOPSYS_UART_CTRL_SFE_SFE_SHIFT 0

#define SYNOPSYS_UART_CTRL_SFE_RSVD_SFE_31TO1_MASK  0xFFFFFFFE
#define SYNOPSYS_UART_CTRL_SFE_RSVD_SFE_31TO1_SHIFT 1

#define SYNOPSYS_UART_CTRL_SRT_SRT_MASK  0x3
#define SYNOPSYS_UART_CTRL_SRT_SRT_SHIFT 0

#define SYNOPSYS_UART_CTRL_SRT_RSVD_SRT_31TO2_MASK  0xFFFFFFFC
#define SYNOPSYS_UART_CTRL_SRT_RSVD_SRT_31TO2_SHIFT 2

#define SYNOPSYS_UART_CTRL_HTX_HTX_MASK  0x1
#define SYNOPSYS_UART_CTRL_HTX_HTX_SHIFT 0

#define SYNOPSYS_UART_CTRL_HTX_RSVD_HTX_31TO1_MASK  0xFFFFFFFE
#define SYNOPSYS_UART_CTRL_HTX_RSVD_HTX_31TO1_SHIFT 1

#define SYNOPSYS_UART_CTRL_DMASA_DMASA_MASK  0x1
#define SYNOPSYS_UART_CTRL_DMASA_DMASA_SHIFT 0

#define SYNOPSYS_UART_CTRL_DMASA_RSVD_DMASA_31TO1_MASK  0xFFFFFFFE
#define SYNOPSYS_UART_CTRL_DMASA_RSVD_DMASA_31TO1_SHIFT 1

#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_DLS_E_MASK  0x1
#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_DLS_E_SHIFT 0

#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_ADDR_MATCH_MASK  0x2
#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_ADDR_MATCH_SHIFT 1

#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_SEND_ADDR_MASK  0x4
#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_SEND_ADDR_SHIFT 2

#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_TRANSMIT_MODE_MASK  0x8
#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_TRANSMIT_MODE_SHIFT 3

#define SYNOPSYS_UART_CTRL_LCR_EXT_CGEN_MASK  0x10
#define SYNOPSYS_UART_CTRL_LCR_EXT_CGEN_SHIFT 4

#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_LCR_EXT_MASK  0xFFFFFFE0
#define SYNOPSYS_UART_CTRL_LCR_EXT_RSVD_LCR_EXT_SHIFT 5

#define SYNOPSYS_UART_CTRL_CPR_APB_DATA_WIDTH_MASK  0x3
#define SYNOPSYS_UART_CTRL_CPR_APB_DATA_WIDTH_SHIFT 0

#define SYNOPSYS_UART_CTRL_CPR_RSVD_CPR_3TO2_MASK  0xC
#define SYNOPSYS_UART_CTRL_CPR_RSVD_CPR_3TO2_SHIFT 2

#define SYNOPSYS_UART_CTRL_CPR_AFCE_MODE_MASK  0x10
#define SYNOPSYS_UART_CTRL_CPR_AFCE_MODE_SHIFT 4

#define SYNOPSYS_UART_CTRL_CPR_THRE_MODE_MASK  0x20
#define SYNOPSYS_UART_CTRL_CPR_THRE_MODE_SHIFT 5

#define SYNOPSYS_UART_CTRL_CPR_SIR_MODE_MASK  0x40
#define SYNOPSYS_UART_CTRL_CPR_SIR_MODE_SHIFT 6

#define SYNOPSYS_UART_CTRL_CPR_SIR_LP_MODE_MASK  0x80
#define SYNOPSYS_UART_CTRL_CPR_SIR_LP_MODE_SHIFT 7

#define SYNOPSYS_UART_CTRL_CPR_ADDITIONAL_FEAT_MASK  0x100
#define SYNOPSYS_UART_CTRL_CPR_ADDITIONAL_FEAT_SHIFT 8

#define SYNOPSYS_UART_CTRL_CPR_FIFO_ACCESS_MASK  0x200
#define SYNOPSYS_UART_CTRL_CPR_FIFO_ACCESS_SHIFT 9

#define SYNOPSYS_UART_CTRL_CPR_FIFO_STAT_MASK  0x400
#define SYNOPSYS_UART_CTRL_CPR_FIFO_STAT_SHIFT 10

#define SYNOPSYS_UART_CTRL_CPR_SHADOW_MASK  0x800
#define SYNOPSYS_UART_CTRL_CPR_SHADOW_SHIFT 11

#define SYNOPSYS_UART_CTRL_CPR_UART_ADD_ENCODED_PARAMS_MASK  0x1000
#define SYNOPSYS_UART_CTRL_CPR_UART_ADD_ENCODED_PARAMS_SHIFT 12

#define SYNOPSYS_UART_CTRL_CPR_DMA_EXTRA_MASK  0x2000
#define SYNOPSYS_UART_CTRL_CPR_DMA_EXTRA_SHIFT 13

#define SYNOPSYS_UART_CTRL_CPR_RSVD_CPR_15TO14_MASK  0xC000
#define SYNOPSYS_UART_CTRL_CPR_RSVD_CPR_15TO14_SHIFT 14

#define SYNOPSYS_UART_CTRL_CPR_FIFO_MODE_MASK  0xFF0000
#define SYNOPSYS_UART_CTRL_CPR_FIFO_MODE_SHIFT 16

#define SYNOPSYS_UART_CTRL_CPR_RSVD_CPR_31TO24_MASK  0xFF000000
#define SYNOPSYS_UART_CTRL_CPR_RSVD_CPR_31TO24_SHIFT 24

#define SYNOPSYS_UART_CTRL_UCV_UART_COMPONENT_VERSION_MASK  0xFFFFFFFF
#define SYNOPSYS_UART_CTRL_UCV_UART_COMPONENT_VERSION_SHIFT 0

#define SYNOPSYS_UART_CTRL_CTR_PERIPHERAL_ID_MASK  0xFFFFFFFF
#define SYNOPSYS_UART_CTRL_CTR_PERIPHERAL_ID_SHIFT 0

#define UART_CTRL_UART_EN_MASK  0x1
#define UART_CTRL_UART_EN_SHIFT 0

#define UART_CTRL_UART_RESET_N_N0_SCAN_MASK  0x100
#define UART_CTRL_UART_RESET_N_N0_SCAN_SHIFT 8

#define UART_CTRL_UART_CLOCK_GATE_EN_MASK  0x10000
#define UART_CTRL_UART_CLOCK_GATE_EN_SHIFT 16

#define UART_RESERVED_RESERVED_MASK  0xFFFFFFFF
#define UART_RESERVED_RESERVED_SHIFT 0

#define UART_ENGINE_ENGINE_CTRL_UART_ENGINE_EN_MASK  0x1
#define UART_ENGINE_ENGINE_CTRL_UART_ENGINE_EN_SHIFT 0

#define UART_ENGINE_MEM_LOG_REGION_SIZE_LOG_REGION_SIZE_MASK  0xFFFFF
#define UART_ENGINE_MEM_LOG_REGION_SIZE_LOG_REGION_SIZE_SHIFT 0

#define UART_ENGINE_MEM_LOG_REGION_ADDR_LOG_REGION_ADDR_LO_MASK  0xFFFFFFFF
#define UART_ENGINE_MEM_LOG_REGION_ADDR_LOG_REGION_ADDR_LO_SHIFT 0

#define UART_ENGINE_MEM_LOG_REGION_ADDR_LOG_REGION_ADDR_HI_MASK  0xFFFFFFFF00000000
#define UART_ENGINE_MEM_LOG_REGION_ADDR_LOG_REGION_ADDR_HI_SHIFT 32

#define UART_ENGINE_LOG_START_CTRL_LOG_ENTRY_LEN_MASK  0xFFFF
#define UART_ENGINE_LOG_START_CTRL_LOG_ENTRY_LEN_SHIFT 0

#define UART_ENGINE_LOG_STATUS_LOG_ENTRY_DONE_MASK  0xFFFF
#define UART_ENGINE_LOG_STATUS_LOG_ENTRY_DONE_SHIFT 0

#define UART_ENGINE_ERROR_STATUS_LOG_FETCH_ERR_MASK  0x1
#define UART_ENGINE_ERROR_STATUS_LOG_FETCH_ERR_SHIFT 0

#define UART_ENGINE_ERROR_STATUS_LOG_WRITE_ERR_MASK  0x10
#define UART_ENGINE_ERROR_STATUS_LOG_WRITE_ERR_SHIFT 4

#define SMC_FUSE_MAP_LOCKS_CHIPLET_ID_WRITE_LOCK_MASK  0x1
#define SMC_FUSE_MAP_LOCKS_CHIPLET_ID_WRITE_LOCK_SHIFT 0

#define SMC_FUSE_MAP_LOCKS_CHIPLET_ID_READ_LOCK_MASK  0x2
#define SMC_FUSE_MAP_LOCKS_CHIPLET_ID_READ_LOCK_SHIFT 1

#define SMC_FUSE_MAP_LOCKS_PACKAGE_ID_WRITE_LOCK_MASK  0x4
#define SMC_FUSE_MAP_LOCKS_PACKAGE_ID_WRITE_LOCK_SHIFT 2

#define SMC_FUSE_MAP_LOCKS_PACKAGE_ID_READ_LOCK_MASK  0x8
#define SMC_FUSE_MAP_LOCKS_PACKAGE_ID_READ_LOCK_SHIFT 3

#define SMC_FUSE_MAP_LOCKS_BIRA_DIS_WRITE_LOCK_MASK  0x10
#define SMC_FUSE_MAP_LOCKS_BIRA_DIS_WRITE_LOCK_SHIFT 4

#define SMC_FUSE_MAP_LOCKS_BIRA_DIS_READ_LOCK_MASK  0x20
#define SMC_FUSE_MAP_LOCKS_BIRA_DIS_READ_LOCK_SHIFT 5

#define SMC_FUSE_MAP_LOCKS_CLUSTER_WRITE_LOCK_MASK  0x40
#define SMC_FUSE_MAP_LOCKS_CLUSTER_WRITE_LOCK_SHIFT 6

#define SMC_FUSE_MAP_LOCKS_CLUSTER_READ_LOCK_MASK  0x80
#define SMC_FUSE_MAP_LOCKS_CLUSTER_READ_LOCK_SHIFT 7

#define SMC_FUSE_MAP_LOCKS_FABRIC_WRITE_LOCK_MASK  0x100
#define SMC_FUSE_MAP_LOCKS_FABRIC_WRITE_LOCK_SHIFT 8

#define SMC_FUSE_MAP_LOCKS_FABRIC_READ_LOCK_MASK  0x200
#define SMC_FUSE_MAP_LOCKS_FABRIC_READ_LOCK_SHIFT 9

#define SMC_FUSE_MAP_LOCKS_SOP_TOPOLOGY_WRITE_LOCK_MASK  0x400
#define SMC_FUSE_MAP_LOCKS_SOP_TOPOLOGY_WRITE_LOCK_SHIFT 10

#define SMC_FUSE_MAP_LOCKS_SOP_TOPOLOGY_READ_LOCK_MASK  0x800
#define SMC_FUSE_MAP_LOCKS_SOP_TOPOLOGY_READ_LOCK_SHIFT 11

#define SMC_FUSE_MAP_LOCKS_I2C_I3C_ID_WRITE_LOCK_MASK  0x1000
#define SMC_FUSE_MAP_LOCKS_I2C_I3C_ID_WRITE_LOCK_SHIFT 12

#define SMC_FUSE_MAP_LOCKS_I2C_I3C_ID_READ_LOCK_MASK  0x2000
#define SMC_FUSE_MAP_LOCKS_I2C_I3C_ID_READ_LOCK_SHIFT 13

#define SMC_FUSE_MAP_LOCKS_I2C_CLOCK_GATING_WRITE_LOCK_MASK  0x4000
#define SMC_FUSE_MAP_LOCKS_I2C_CLOCK_GATING_WRITE_LOCK_SHIFT 14

#define SMC_FUSE_MAP_LOCKS_I2C_CLOCK_GATING_READ_LOCK_MASK  0x8000
#define SMC_FUSE_MAP_LOCKS_I2C_CLOCK_GATING_READ_LOCK_SHIFT 15

#define SMC_FUSE_MAP_LOCKS_I3C_DISABLE_WRITE_LOCK_MASK  0x10000
#define SMC_FUSE_MAP_LOCKS_I3C_DISABLE_WRITE_LOCK_SHIFT 16

#define SMC_FUSE_MAP_LOCKS_I3C_DISABLE_READ_LOCK_MASK  0x20000
#define SMC_FUSE_MAP_LOCKS_I3C_DISABLE_READ_LOCK_SHIFT 17

#define SMC_FUSE_MAP_LOCKS_PLL_AND_SENSOR_WRITE_LOCK_MASK  0x40000
#define SMC_FUSE_MAP_LOCKS_PLL_AND_SENSOR_WRITE_LOCK_SHIFT 18

#define SMC_FUSE_MAP_LOCKS_PLL_AND_SENSOR_READ_LOCK_MASK  0x80000
#define SMC_FUSE_MAP_LOCKS_PLL_AND_SENSOR_READ_LOCK_SHIFT 19

#define SMC_FUSE_MAP_LOCKS_SPI_CTRL_FIELD_ENABLE_WRITE_LOCK_MASK  0x100000
#define SMC_FUSE_MAP_LOCKS_SPI_CTRL_FIELD_ENABLE_WRITE_LOCK_SHIFT 20

#define SMC_FUSE_MAP_LOCKS_SPI_CTRL_FIELD_ENABLE_READ_LOCK_MASK  0x200000
#define SMC_FUSE_MAP_LOCKS_SPI_CTRL_FIELD_ENABLE_READ_LOCK_SHIFT 21

#define SMC_FUSE_MAP_LOCKS_SPI_CONFIG_WRITE_LOCK_MASK  0x400000
#define SMC_FUSE_MAP_LOCKS_SPI_CONFIG_WRITE_LOCK_SHIFT 22

#define SMC_FUSE_MAP_LOCKS_SPI_CONFIG_READ_LOCK_MASK  0x800000
#define SMC_FUSE_MAP_LOCKS_SPI_CONFIG_READ_LOCK_SHIFT 23

#define SMC_FUSE_MAP_LOCKS_RESERVED_WRITE_LOCK_MASK  0x1000000
#define SMC_FUSE_MAP_LOCKS_RESERVED_WRITE_LOCK_SHIFT 24

#define SMC_FUSE_MAP_LOCKS_RESERVED_READ_LOCK_MASK  0x2000000
#define SMC_FUSE_MAP_LOCKS_RESERVED_READ_LOCK_SHIFT 25

#define SMC_FUSE_MAP_LOCKS_UNUSED_LOCK_BITS_MASK  0xFFFFFFFFFC000000
#define SMC_FUSE_MAP_LOCKS_UNUSED_LOCK_BITS_SHIFT 26

#define SMC_FUSE_MAP_SOP_TOPOLOGY_DATA_MASK  0xFFFFFFFF
#define SMC_FUSE_MAP_SOP_TOPOLOGY_DATA_SHIFT 0

#define SMC_FUSE_MAP_I2C_I3C_ID_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_FUSE_MAP_I2C_I3C_ID_DATA_SHIFT 0

#define SMC_FUSE_MAP_I2C_CLOCK_GATING_DATA_MASK  0xFFFFFFFF
#define SMC_FUSE_MAP_I2C_CLOCK_GATING_DATA_SHIFT 0

#define SMC_FUSE_MAP_I3C_DISABLE_DATA_MASK  0xFFFFFFFF
#define SMC_FUSE_MAP_I3C_DISABLE_DATA_SHIFT 0

#define SMC_FUSE_MAP_RESERVED_RSVD_MASK  0xFFFFFFFF
#define SMC_FUSE_MAP_RESERVED_RSVD_SHIFT 0

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DIVIDER_VALUE_MASK  0xFF
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DIVIDER_VALUE_SHIFT 0

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DUTYCYCLE_MASK  0xFF00
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DUTYCYCLE_SHIFT 8

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DIV_ENABLE_MASK  0x10000
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DIV_ENABLE_SHIFT 16

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DIV_SET_MASK  0x20000
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_CLOCK_DIV_SET_SHIFT 17

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_EFUSE_SENSE_DONE_MASK  0x40000
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_EFUSE_SENSE_DONE_SHIFT 18

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_REG_INTERFACE_ENABLE_MASK  0x200000
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_REG_INTERFACE_ENABLE_SHIFT 21

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_EFUSE_REQ_ERROR_MASK  0x400000
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_EFUSE_REQ_ERROR_SHIFT 22

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_EFUSE_REQ_ERR_CLEAR_MASK  0x800000
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_EFUSE_REQ_ERR_CLEAR_SHIFT 23

#define EFUSE_CTRL_EFUSE_CTRL_STATUS_1_CLK_PERIOD_TEN_PS_MASK  0x1FFF
#define EFUSE_CTRL_EFUSE_CTRL_STATUS_1_CLK_PERIOD_TEN_PS_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_0_TCS_CYCLES_MASK  0xFFFFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_0_TCS_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_1_TRW_CYCLES_MASK  0x7FFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_1_TRW_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_2_TAS_CYCLES_MASK  0xFFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_2_TAS_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_2_TAH_CYCLES_MASK  0xFFFF0000
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_2_TAH_CYCLES_SHIFT 16

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_3_TCSRST_CYCLES_MASK  0xFFFFFFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_3_TCSRST_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_4_TRWH_CYCLES_MASK  0xFFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_4_TRWH_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_4_TRD_CYCLES_MASK  0xFFFF0000
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_4_TRD_CYCLES_SHIFT 16

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_5_TPW_CYCLES_MASK  0x7FFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_5_TPW_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_6_TCPPW_CYCLES_MASK  0xFFFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_6_TCPPW_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_7_TPGM_CYCLES_MASK  0x1FFFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_7_TPGM_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_8_TWWL_CYCLES_MASK  0xFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_8_TWWL_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_8_TDS_CYCLES_MASK  0xFFF000
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_8_TDS_CYCLES_SHIFT 12

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_9_TDH_CYCLES_MASK  0xFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_9_TDH_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_9_TDLES_CYCLES_MASK  0xFFF000
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_9_TDLES_CYCLES_SHIFT 12

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_10_TPES_CYCLES_MASK  0x1FFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_10_TPES_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_11_TCPS_CYCLES_MASK  0x3FFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_11_TCPS_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_12_TCPH_CYCLES_MASK  0x1FFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_12_TCPH_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_12_TPGML_CYCLES_MASK  0x1FFE0000
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_12_TPGML_CYCLES_SHIFT 17

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_13_TPGRD_CYCLES_MASK  0xFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_13_TPGRD_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_14_TPEH_CYCLES_MASK  0x3FFFF
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_14_TPEH_CYCLES_SHIFT 0

#define EFUSE_CTRL_EFUSE_TIMING_CTRL_14_TRSTS_CYCLES_MASK  0x3FFC0000
#define EFUSE_CTRL_EFUSE_TIMING_CTRL_14_TRSTS_CYCLES_SHIFT 18

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_EFUSE_ADDR_MASK  0xFFFF
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_EFUSE_ADDR_SHIFT 0

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_EFUSE_DIN_MASK  0x10000
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_EFUSE_DIN_SHIFT 16

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_EFUSE_PROGRAM_GO_MASK  0x20000
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_EFUSE_PROGRAM_GO_SHIFT 17

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_WRITE_BUSY_MASK  0x1000000
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_WRITE_BUSY_SHIFT 24

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_WRITE_DONE_MASK  0x2000000
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_WRITE_DONE_SHIFT 25

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_WRITE_STATUS_MASK  0xC000000
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_WRITE_STATUS_SHIFT 26

#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_PROGRAM_ENABLE_MASK  0x10000000
#define EFUSE_CTRL_EFUSE_PROGRAM_CTRL_PROGRAM_ENABLE_SHIFT 28

#define EFUSE_CTRL_EFUSE_READ_CTRL_EFUSE_ADDR_MASK  0x7FFF
#define EFUSE_CTRL_EFUSE_READ_CTRL_EFUSE_ADDR_SHIFT 0

#define EFUSE_CTRL_EFUSE_READ_CTRL_EFUSE_READ_GO_MASK  0x8000
#define EFUSE_CTRL_EFUSE_READ_CTRL_EFUSE_READ_GO_SHIFT 15

#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_BUSY_MASK  0x10000
#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_BUSY_SHIFT 16

#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_DONE_MASK  0x20000
#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_DONE_SHIFT 17

#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_STATUS_MASK  0x40000
#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_STATUS_SHIFT 18

#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_ENABLE_MASK  0x80000
#define EFUSE_CTRL_EFUSE_READ_CTRL_READ_ENABLE_SHIFT 19

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CLKEN_MASK  0x1
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CLKEN_SHIFT 0

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CEB_MASK  0x2
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CEB_SHIFT 1

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_RSTB_MASK  0x4
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_RSTB_SHIFT 2

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CLE_MASK  0x8
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CLE_SHIFT 3

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_WEB_MASK  0x10
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_WEB_SHIFT 4

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_RESERVED0_MASK  0x20
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_RESERVED0_SHIFT 5

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_DLE_MASK  0x40
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_DLE_SHIFT 6

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_PGMEN_MASK  0x80
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_PGMEN_SHIFT 7

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CPUMPEN_MASK  0x100
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_CPUMPEN_SHIFT 8

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READEN_MASK  0x200
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READEN_SHIFT 9

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READEN_PULSE_MASK  0x400
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READEN_PULSE_SHIFT 10

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_DIN_MASK  0x800
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_DIN_SHIFT 11

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_ADDR_MASK  0xFFFF0000
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_ADDR_SHIFT 16

#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_DOUT_MASK  0xFFFFFFFF
#define EFUSE_CTRL_EFUSE_REG_INTERFACE_READ_DATA_DOUT_SHIFT 0

#define EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_DOUT_MASK  0xFFFFFFFF
#define EFUSE_CTRL_EFUSE_PROGRAM_INTERFACE_READ_DATA_DOUT_SHIFT 0

#define EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_DOUT_MASK  0xFFFFFFFF
#define EFUSE_CTRL_EFUSE_READ_INTERFACE_READ_DATA_DOUT_SHIFT 0

#define EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_SHADOW_REG_CG_ENABLE_MASK  0x1
#define EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_SHADOW_REG_CG_ENABLE_SHIFT 0

#define EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_CG_HYSTERESIS_MASK  0x3F0000
#define EFUSE_CTRL_EFUSE_SHADOW_REG_CLK_GATE_CTRL_CG_HYSTERESIS_SHIFT 16

#define ATB_SINK_CTRL_BUFFER_RD_NEXT_MASK  0x1
#define ATB_SINK_CTRL_BUFFER_RD_NEXT_SHIFT 0

#define ATB_SINK_CTRL_ATB_SINK_FLUSH_MASK  0x10
#define ATB_SINK_CTRL_ATB_SINK_FLUSH_SHIFT 4

#define ATB_SINK_CTRL_ATB_MST_FLUSH_MASK  0x100
#define ATB_SINK_CTRL_ATB_MST_FLUSH_SHIFT 8

#define ATB_SINK_STATUS_BUFFER_EMPTY_MASK  0x1
#define ATB_SINK_STATUS_BUFFER_EMPTY_SHIFT 0

#define ATB_SINK_STATUS_BUFFER_FULL_MASK  0x10
#define ATB_SINK_STATUS_BUFFER_FULL_SHIFT 4

#define ATB_SINK_PROBE_ID_PROBE_ID_MASK  0x1F
#define ATB_SINK_PROBE_ID_PROBE_ID_SHIFT 0

#define ATB_SINK_COUNTER_VLD_VALIDS_MASK  0xFFFFFFFF
#define ATB_SINK_COUNTER_VLD_VALIDS_SHIFT 0

#define ATB_SINK_COUNTER_VALUE_MASK  0xFFFFFFFF
#define ATB_SINK_COUNTER_VALUE_SHIFT 0

#define PTP_TIMER_TIMER_CTRL_TIMER_EN_MASK  0x1
#define PTP_TIMER_TIMER_CTRL_TIMER_EN_SHIFT 0

#define PTP_TIMER_FUTURE_CFR_TIME_LO_FUTURE_CFR_TIME_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_FUTURE_CFR_TIME_LO_FUTURE_CFR_TIME_LO_SHIFT 0

#define PTP_TIMER_FUTURE_CFR_TIME_HI_FUTURE_CFR_TIME_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_FUTURE_CFR_TIME_HI_FUTURE_CFR_TIME_HI_SHIFT 0

#define PTP_TIMER_FUTURE_PTI_FUTURE_PTI_MASK  0xFFFFFF
#define PTP_TIMER_FUTURE_PTI_FUTURE_PTI_SHIFT 0

#define PTP_TIMER_FUTURE_TIMESTAMP_LO_FUTURE_TIMESTAMP_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_FUTURE_TIMESTAMP_LO_FUTURE_TIMESTAMP_LO_SHIFT 0

#define PTP_TIMER_FUTURE_TIMESTAMP_HI_FUTURE_TIMESTAMP_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_FUTURE_TIMESTAMP_HI_FUTURE_TIMESTAMP_HI_SHIFT 0

#define PTP_TIMER_UPDATE_PTI_UPDATE_PTI_MASK  0x1
#define PTP_TIMER_UPDATE_PTI_UPDATE_PTI_SHIFT 0

#define PTP_TIMER_UPDATE_TIMESTAMP_UPDATE_TIMESTAMP_MASK  0x1
#define PTP_TIMER_UPDATE_TIMESTAMP_UPDATE_TIMESTAMP_SHIFT 0

#define PTP_TIMER_SYNC_OFFSET1_SYNC_OFFSET1_MASK  0xFF
#define PTP_TIMER_SYNC_OFFSET1_SYNC_OFFSET1_SHIFT 0

#define PTP_TIMER_TIMESTAMP_MASK_LO_TIMESTAMP_MASK_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMESTAMP_MASK_LO_TIMESTAMP_MASK_LO_SHIFT 0

#define PTP_TIMER_TIMESTAMP_MASK_HI_TIMESTAMP_MASK_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMESTAMP_MASK_HI_TIMESTAMP_MASK_HI_SHIFT 0

#define PTP_TIMER_UPDATE_STAT_UPDATE_PTI_PENDING_MASK  0x1
#define PTP_TIMER_UPDATE_STAT_UPDATE_PTI_PENDING_SHIFT 0

#define PTP_TIMER_UPDATE_STAT_UPDATE_TS_PENDING_MASK  0x2
#define PTP_TIMER_UPDATE_STAT_UPDATE_TS_PENDING_SHIFT 1

#define PTP_TIMER_UPDATE_STAT_UPDATE_PTI_ACK_MASK  0x100
#define PTP_TIMER_UPDATE_STAT_UPDATE_PTI_ACK_SHIFT 8

#define PTP_TIMER_UPDATE_STAT_UPDATE_TS_ACK_MASK  0x200
#define PTP_TIMER_UPDATE_STAT_UPDATE_TS_ACK_SHIFT 9

#define PTP_TIMER_UPDATE_STAT_UPDATE_PTI_LATE_ERR_MASK  0x10000
#define PTP_TIMER_UPDATE_STAT_UPDATE_PTI_LATE_ERR_SHIFT 16

#define PTP_TIMER_UPDATE_STAT_UPDATE_TS_LATE_ERR_MASK  0x20000
#define PTP_TIMER_UPDATE_STAT_UPDATE_TS_LATE_ERR_SHIFT 17

#define PTP_TIMER_PTI_STAT_PER_TICK_INCR_MASK  0xFFFFFF
#define PTP_TIMER_PTI_STAT_PER_TICK_INCR_SHIFT 0

#define PTP_TIMER_CFR_TIMER_LO_CFR_TIMER_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_CFR_TIMER_LO_CFR_TIMER_LO_SHIFT 0

#define PTP_TIMER_CFR_TIMER_HI_CFR_TIMER_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_CFR_TIMER_HI_CFR_TIMER_HI_SHIFT 0

#define PTP_TIMER_TIMER_32S_32NS_LO_TIMESTAMP32S32NS_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_32S_32NS_LO_TIMESTAMP32S32NS_LO_SHIFT 0

#define PTP_TIMER_TIMER_32S_32NS_HI_TIMESTAMP32S32NS_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_32S_32NS_HI_TIMESTAMP32S32NS_HI_SHIFT 0

#define PTP_TIMER_TIMER_64NS_LO_TIMESTAMP64NS_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_64NS_LO_TIMESTAMP64NS_LO_SHIFT 0

#define PTP_TIMER_TIMER_64NS_HI_TIMESTAMP64NS_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_64NS_HI_TIMESTAMP64NS_HI_SHIFT 0

#define PTP_TIMER_TIMER_SYNC_32S_32NS_LO_TIMESTAMP32S32NS_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_SYNC_32S_32NS_LO_TIMESTAMP32S32NS_LO_SHIFT 0

#define PTP_TIMER_TIMER_SYNC_32S_32NS_HI_TIMESTAMP32S32NS_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_SYNC_32S_32NS_HI_TIMESTAMP32S32NS_HI_SHIFT 0

#define PTP_TIMER_TIMER_SYNC_64NS_LO_TIMESTAMP64NS_LO_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_SYNC_64NS_LO_TIMESTAMP64NS_LO_SHIFT 0

#define PTP_TIMER_TIMER_SYNC_64NS_HI_TIMESTAMP64NS_HI_MASK  0xFFFFFFFF
#define PTP_TIMER_TIMER_SYNC_64NS_HI_TIMESTAMP64NS_HI_SHIFT 0

#define EXT_MEMORY_NUM_ENTRIES_200_MEM_WORD_DATA_MASK  0xFFFFFFFF
#define EXT_MEMORY_NUM_ENTRIES_200_MEM_WORD_DATA_SHIFT 0

#define DFT_CTRL_STATUS_STATUS_MEM_REPAIR_DONE_MASK  0x1
#define DFT_CTRL_STATUS_STATUS_MEM_REPAIR_DONE_SHIFT 0

#define DFT_CTRL_STATUS_STATUS_MEM_REPAIR_SUCCESS_MASK  0x2
#define DFT_CTRL_STATUS_STATUS_MEM_REPAIR_SUCCESS_SHIFT 1

#define DFT_CTRL_STATUS_STATUS_MBIST_DONE_MASK  0x10
#define DFT_CTRL_STATUS_STATUS_MBIST_DONE_SHIFT 4

#define DFT_CTRL_STATUS_STATUS_MBIST_PASS_MASK  0x100
#define DFT_CTRL_STATUS_STATUS_MBIST_PASS_SHIFT 8

#define DFT_CTRL_STATUS_STATUS_MBIST_ABORT_MASK  0x1000
#define DFT_CTRL_STATUS_STATUS_MBIST_ABORT_SHIFT 12

#define DFT_CTRL_STATUS_STATUS_EFUSE_SENSE_COMPLETE_MASK  0xFFFF0000
#define DFT_CTRL_STATUS_STATUS_EFUSE_SENSE_COMPLETE_SHIFT 16

#define DFT_CTRL_STATUS_CTRL_MBIST_START_MASK  0x1
#define DFT_CTRL_STATUS_CTRL_MBIST_START_SHIFT 0

#define SMC_CPU_CTRL_RESET_VECTOR_VECTOR_MASK  0xFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_RESET_VECTOR_VECTOR_SHIFT 0

#define SMC_CPU_CTRL_RESET_CTRL_CORE0_RESET_N_N0_SCAN_MASK  0x1
#define SMC_CPU_CTRL_RESET_CTRL_CORE0_RESET_N_N0_SCAN_SHIFT 0

#define SMC_CPU_CTRL_RESET_CTRL_CORE1_RESET_N_N0_SCAN_MASK  0x2
#define SMC_CPU_CTRL_RESET_CTRL_CORE1_RESET_N_N0_SCAN_SHIFT 1

#define SMC_CPU_CTRL_RESET_CTRL_CORE2_RESET_N_N0_SCAN_MASK  0x4
#define SMC_CPU_CTRL_RESET_CTRL_CORE2_RESET_N_N0_SCAN_SHIFT 2

#define SMC_CPU_CTRL_RESET_CTRL_CORE3_RESET_N_N0_SCAN_MASK  0x8
#define SMC_CPU_CTRL_RESET_CTRL_CORE3_RESET_N_N0_SCAN_SHIFT 3

#define SMC_CPU_CTRL_RESET_CTRL_CORE0_RESET_PULSE_START_N0_SCAN_MASK  0x10
#define SMC_CPU_CTRL_RESET_CTRL_CORE0_RESET_PULSE_START_N0_SCAN_SHIFT 4

#define SMC_CPU_CTRL_RESET_CTRL_CORE1_RESET_PULSE_START_N0_SCAN_MASK  0x20
#define SMC_CPU_CTRL_RESET_CTRL_CORE1_RESET_PULSE_START_N0_SCAN_SHIFT 5

#define SMC_CPU_CTRL_RESET_CTRL_CORE2_RESET_PULSE_START_N0_SCAN_MASK  0x40
#define SMC_CPU_CTRL_RESET_CTRL_CORE2_RESET_PULSE_START_N0_SCAN_SHIFT 6

#define SMC_CPU_CTRL_RESET_CTRL_CORE3_RESET_PULSE_START_N0_SCAN_MASK  0x80
#define SMC_CPU_CTRL_RESET_CTRL_CORE3_RESET_PULSE_START_N0_SCAN_SHIFT 7

#define SMC_CPU_CTRL_RESET_CTRL_UNCORE_RESET_N_N0_SCAN_MASK  0x100
#define SMC_CPU_CTRL_RESET_CTRL_UNCORE_RESET_N_N0_SCAN_SHIFT 8

#define SMC_CPU_CTRL_RESET_CTRL_DMA_RESET_N_N0_SCAN_MASK  0x1000
#define SMC_CPU_CTRL_RESET_CTRL_DMA_RESET_N_N0_SCAN_SHIFT 12

#define SMC_CPU_CTRL_RESET_CTRL_MAILBOX_RESET_N_N0_SCAN_MASK  0x10000
#define SMC_CPU_CTRL_RESET_CTRL_MAILBOX_RESET_N_N0_SCAN_SHIFT 16

#define SMC_CPU_CTRL_RESET_CTRL_DEBUG_RESET_N_N0_SCAN_MASK  0x1000000
#define SMC_CPU_CTRL_RESET_CTRL_DEBUG_RESET_N_N0_SCAN_SHIFT 24

#define SMC_CPU_CTRL_RESET_CTRL_DEBUG_APB_RESET_N_N0_SCAN_MASK  0x100000000
#define SMC_CPU_CTRL_RESET_CTRL_DEBUG_APB_RESET_N_N0_SCAN_SHIFT 32

#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_PRE_RESET_COUNT_MASK  0xFFFF
#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_PRE_RESET_COUNT_SHIFT 0

#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_POST_RESET_COUNT_MASK  0xFFFF0000
#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_POST_RESET_COUNT_SHIFT 16

#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_CORE_RESETS_DONE_MASK  0xF00000000
#define SMC_CPU_CTRL_CORE_RESET_PULSE_COUNT_CORE_RESETS_DONE_SHIFT 32

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_DMA_CG_ENABLE_MASK  0x1
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_DMA_CG_ENABLE_SHIFT 0

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_MAILBOX_CG_ENABLE_MASK  0x2
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_MAILBOX_CG_ENABLE_SHIFT 1

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_FILTER_AXI_CG_ENABLE_MASK  0x4
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_FILTER_AXI_CG_ENABLE_SHIFT 2

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_FILTER_REG_CG_ENABLE_MASK  0x8
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_FILTER_REG_CG_ENABLE_SHIFT 3

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_FABRIC_CG_ENABLE_MASK  0x10
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_FABRIC_CG_ENABLE_SHIFT 4

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_ID_REMAPPER_CG_ENABLE_MASK  0x20
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_ID_REMAPPER_CG_ENABLE_SHIFT 5

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_ADDR_REMAPPER_CG_ENABLE_MASK  0x40
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_ADDR_REMAPPER_CG_ENABLE_SHIFT 6

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_ZEROER_CG_ENABLE_MASK  0x80
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_ZEROER_CG_ENABLE_SHIFT 7

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_DEBUG_APB_CG_ENABLE_MASK  0x10000
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_DEBUG_APB_CG_ENABLE_SHIFT 16

#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_CG_HYSTERESIS_MASK  0x3F000000
#define SMC_CPU_CTRL_CLOCK_GATE_CONTROL_CG_HYSTERESIS_SHIFT 24

#define SMC_CPU_CTRL_GLOBAL_BASE_BASE_MASK  0xFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_GLOBAL_BASE_BASE_SHIFT 0

#define SMC_CPU_CTRL_LOCAL_BASE_BASE_MASK  0xFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_LOCAL_BASE_BASE_SHIFT 0

#define SMC_CPU_CTRL_REGION_SIZE_SIZE_MASK  0xFFFFFFFF
#define SMC_CPU_CTRL_REGION_SIZE_SIZE_SHIFT 0

#define SMC_CPU_CTRL_REFERENCE_COUNTER_RC_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_REFERENCE_COUNTER_RC_SHIFT 0

#define SMC_CPU_CTRL_WDT_TIMEOUT_DATA_MASK  0xFFFFFFFF
#define SMC_CPU_CTRL_WDT_TIMEOUT_DATA_SHIFT 0

#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_0_MASK  0x1
#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_0_SHIFT 0

#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_1_MASK  0x2
#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_1_SHIFT 1

#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_2_MASK  0x4
#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_2_SHIFT 2

#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_3_MASK  0x8
#define SMC_CPU_CTRL_WDT_TIMEOUT_RESET_RESET_CYCLE_COUNT_3_SHIFT 3

#define SMC_CPU_CTRL_SCRATCH_DATA_MASK  0xFFFFFFFF
#define SMC_CPU_CTRL_SCRATCH_DATA_SHIFT 0

#define SMC_CPU_CTRL_TEST_CTRL_DATA_MASK  0xFFFFFFFF
#define SMC_CPU_CTRL_TEST_CTRL_DATA_SHIFT 0

#define SMC_CPU_CTRL_DEBUG_CTRL_CHIPLET_ENABLE_MASK  0x3
#define SMC_CPU_CTRL_DEBUG_CTRL_CHIPLET_ENABLE_SHIFT 0

#define SMC_CPU_CTRL_DEBUG_CTRL_GPIO_EN_MASK  0x4
#define SMC_CPU_CTRL_DEBUG_CTRL_GPIO_EN_SHIFT 2

#define SMC_CPU_CTRL_DEBUG_CTRL_CG_EN_MASK  0x8
#define SMC_CPU_CTRL_DEBUG_CTRL_CG_EN_SHIFT 3

#define SMC_CPU_CTRL_DEBUG_CTRL_FORCE_CLK_EN_MASK  0x10
#define SMC_CPU_CTRL_DEBUG_CTRL_FORCE_CLK_EN_SHIFT 4

#define SMC_CPU_CTRL_DEBUG_CTRL_DTB_NS_EN_MASK  0x20
#define SMC_CPU_CTRL_DEBUG_CTRL_DTB_NS_EN_SHIFT 5

#define SMC_CPU_CTRL_DEBUG_CTRL_DTB_EW_EN_MASK  0x40
#define SMC_CPU_CTRL_DEBUG_CTRL_DTB_EW_EN_SHIFT 6

#define SMC_CPU_CTRL_DEBUG_CTRL_XTRIG_CLK_HALT_MASK_MASK  0x7FFF80
#define SMC_CPU_CTRL_DEBUG_CTRL_XTRIG_CLK_HALT_MASK_SHIFT 7

#define SMC_CPU_CTRL_DEBUG_CTRL_DEBUG_MARKER_MASK  0x7F800000
#define SMC_CPU_CTRL_DEBUG_CTRL_DEBUG_MARKER_SHIFT 23

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_DBMMODE_MASK  0x3
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_DBMMODE_SHIFT 0

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_DBMID_MASK  0xFC
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_DBMID_SHIFT 2

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_RSVD158_MASK  0xFF00
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_RSVD158_SHIFT 8

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG0_MASK  0x3F0000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG0_SHIFT 16

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG1_MASK  0xFC00000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG1_SHIFT 22

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG2_MASK  0x3F0000000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG2_SHIFT 28

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG3_MASK  0xFC00000000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG3_SHIFT 34

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG4_MASK  0x3F0000000000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG4_SHIFT 40

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG5_MASK  0xFC00000000000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG5_SHIFT 46

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG6_MASK  0x3F0000000000000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG6_SHIFT 52

#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG7_MASK  0xFC00000000000000
#define SMC_CPU_CTRL_DEBUG_BUS_MUX_MUXSELSEG7_SHIFT 58

#define SMC_CPU_CTRL_WB_PC_PC_MASK  0x3FFFFFFFFFFFFFF
#define SMC_CPU_CTRL_WB_PC_PC_SHIFT 0

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_DMA_MASK  0x1
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_DMA_SHIFT 0

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_ZEROER_MASK  0x2
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_ZEROER_SHIFT 1

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_GPIO_MASK  0x4
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_GPIO_SHIFT 2

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_EFUSE_MASK  0x8
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_EFUSE_SHIFT 3

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_AVS_MASK  0x10
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_AVS_SHIFT 4

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_PVT_MASK  0x20
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_PVT_SHIFT 5

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_I2C_MASK  0x40
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_I2C_SHIFT 6

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_UART_MASK  0x80
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_UART_SHIFT 7

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_DFT_MASK  0x100
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_DFT_SHIFT 8

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_LOG_IF_MASK  0x200
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_LOG_IF_SHIFT 9

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_MAILBOXES_MASK  0x400
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_MAILBOXES_SHIFT 10

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NUM_MAILBOXES_MASK  0x1F800
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NUM_MAILBOXES_SHIFT 11

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_MAILBOX_DEPTH_MASK  0x1E0000
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_MAILBOX_DEPTH_SHIFT 17

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NUM_CORES_MASK  0xE00000
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NUM_CORES_SHIFT 21

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_OUTPUT_REMAP_MASK  0x1000000
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NO_OUTPUT_REMAP_SHIFT 24

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_SRAM_SIZE_MASK  0x7E000000
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_SRAM_SIZE_SHIFT 25

#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NUM_EXT_INTERRUPTS_MASK  0xFF00000000
#define SMC_CPU_CTRL_SMC_ATTRIBUTES_NUM_EXT_INTERRUPTS_SHIFT 32

#define SMC_CPU_CTRL_SMC_VERSION_VERSION_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_SMC_VERSION_VERSION_SHIFT 0

#define SMC_CPU_CTRL_RF1_UHD_TSEL_MCSW_MASK  0x1
#define SMC_CPU_CTRL_RF1_UHD_TSEL_MCSW_SHIFT 0

#define SMC_CPU_CTRL_RF1_UHD_TSEL_MCS_MASK  0x6
#define SMC_CPU_CTRL_RF1_UHD_TSEL_MCS_SHIFT 1

#define SMC_CPU_CTRL_RF1_UHD_TSEL_WRME_MASK  0x18
#define SMC_CPU_CTRL_RF1_UHD_TSEL_WRME_SHIFT 3

#define SMC_CPU_CTRL_RF1_UHD_TSEL_ADME_MASK  0xE0
#define SMC_CPU_CTRL_RF1_UHD_TSEL_ADME_SHIFT 5

#define SMC_CPU_CTRL_RF1_UHD_TSEL_RSVD_MASK  0x700
#define SMC_CPU_CTRL_RF1_UHD_TSEL_RSVD_SHIFT 8

#define SMC_CPU_CTRL_RA1_HS_TSEL_MCSW_MASK  0x1
#define SMC_CPU_CTRL_RA1_HS_TSEL_MCSW_SHIFT 0

#define SMC_CPU_CTRL_RA1_HS_TSEL_MCS_MASK  0x6
#define SMC_CPU_CTRL_RA1_HS_TSEL_MCS_SHIFT 1

#define SMC_CPU_CTRL_RA1_HS_TSEL_ADME_MASK  0x38
#define SMC_CPU_CTRL_RA1_HS_TSEL_ADME_SHIFT 3

#define SMC_CPU_CTRL_RA1_HS_TSEL_RSVD_MASK  0x7C0
#define SMC_CPU_CTRL_RA1_HS_TSEL_RSVD_SHIFT 6

#define SMC_CPU_CTRL_VROM_HD_TSEL_KCS_MASK  0x1
#define SMC_CPU_CTRL_VROM_HD_TSEL_KCS_SHIFT 0

#define SMC_CPU_CTRL_VROM_HD_TSEL_MCS_MASK  0x2
#define SMC_CPU_CTRL_VROM_HD_TSEL_MCS_SHIFT 1

#define SMC_CPU_CTRL_VROM_HD_TSEL_RSVD_MASK  0x7FC
#define SMC_CPU_CTRL_VROM_HD_TSEL_RSVD_SHIFT 2

#define SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_MEM_VROM_POWER_DOWN_EN_MASK  0x1
#define SMC_CPU_CTRL_MEM_VROM_POWER_DOWN_EN_MEM_VROM_POWER_DOWN_EN_SHIFT 0

#define SMC_CPU_CTRL_MUTEX_MUTEX_MASK  0x1
#define SMC_CPU_CTRL_MUTEX_MUTEX_SHIFT 0

#define SMC_CPU_CTRL_SEMA_SEMA_MASK  0xFFFF
#define SMC_CPU_CTRL_SEMA_SEMA_SHIFT 0

#define SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_COUNT_MASK  0xFFFFFFFFFFFF
#define SMC_CPU_CTRL_ID_SQUISHER_AXI_TIMEOUT_COUNT_COUNT_SHIFT 0

#define SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_COUNT_MASK  0xFFFFFFFFFFFF
#define SMC_CPU_CTRL_LOCAL_FABRIC_AXI_TIMEOUT_COUNT_COUNT_SHIFT 0

#define SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_COUNT_MASK  0xFFFFFFFFFFFF
#define SMC_CPU_CTRL_LOCAL_INPUT_AXI_TIMEOUT_COUNT_COUNT_SHIFT 0

#define SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_COUNT_MASK  0xFFFFFFFFFFFF
#define SMC_CPU_CTRL_OUTPUT_FABRIC_AXI_TIMEOUT_COUNT_COUNT_SHIFT 0

#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_SQUISHER_WRAP_TIMEOUT_EN_MASK  0x1
#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_SQUISHER_WRAP_TIMEOUT_EN_SHIFT 0

#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_LOCAL_FABRIC_TIMEOUT_EN_MASK  0x10
#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_LOCAL_FABRIC_TIMEOUT_EN_SHIFT 4

#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_LOCAL_INPUT_TIMEOUT_EN_MASK  0x100
#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_LOCAL_INPUT_TIMEOUT_EN_SHIFT 8

#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_OUTPUT_FABRIC_TIMEOUT_EN_MASK  0x1000
#define SMC_CPU_CTRL_AXI_TIMEOUT_ENABLE_OUTPUT_FABRIC_TIMEOUT_EN_SHIFT 12

#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_SQUISHER_TIMEOUT_CLEAR_MASK  0x1
#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_SQUISHER_TIMEOUT_CLEAR_SHIFT 0

#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_LOCAL_FABRIC_TIMEOUT_CLEAR_MASK  0x10
#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_LOCAL_FABRIC_TIMEOUT_CLEAR_SHIFT 4

#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_LOCAL_INPUT_TIMEOUT_CLEAR_MASK  0x100
#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_LOCAL_INPUT_TIMEOUT_CLEAR_SHIFT 8

#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_OUTPUT_FABRIC_TIMEOUT_CLEAR_MASK  0x1000
#define SMC_CPU_CTRL_AXI_TIMEOUT_CLEAR_OUTPUT_FABRIC_TIMEOUT_CLEAR_SHIFT 12

#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_SQUISHER_TIMEOUT_MODE_MASK  0x3
#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_SQUISHER_TIMEOUT_MODE_SHIFT 0

#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_LOCAL_FABRIC_TIMEOUT_MODE_MASK  0x30
#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_LOCAL_FABRIC_TIMEOUT_MODE_SHIFT 4

#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_LOCAL_INPUT_TIMEOUT_MODE_MASK  0x300
#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_LOCAL_INPUT_TIMEOUT_MODE_SHIFT 8

#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_OUTPUT_FABRIC_TIMEOUT_MODE_MASK  0x3000
#define SMC_CPU_CTRL_AXI_TIMEOUT_MODE_OUTPUT_FABRIC_TIMEOUT_MODE_SHIFT 12

#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_SQUISHER_TIMEOUT_INTR_MASK  0x1
#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_SQUISHER_TIMEOUT_INTR_SHIFT 0

#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_LOCAL_FABRIC_TIMEOUT_INTR_MASK  0x10
#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_LOCAL_FABRIC_TIMEOUT_INTR_SHIFT 4

#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_LOCAL_INPUT_TIMEOUT_INTR_MASK  0x100
#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_LOCAL_INPUT_TIMEOUT_INTR_SHIFT 8

#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_OUTPUT_FABRIC_TIMEOUT_INTR_MASK  0x1000
#define SMC_CPU_CTRL_AXI_TIMEOUT_INTR_OUTPUT_FABRIC_TIMEOUT_INTR_SHIFT 12

#define SMC_CPU_CTRL_DUMMY_ROM_0_DUMMY_ROM_WORD_0_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_DUMMY_ROM_0_DUMMY_ROM_WORD_0_SHIFT 0

#define SMC_CPU_CTRL_DUMMY_ROM_1_DUMMY_ROM_WORD_1_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_DUMMY_ROM_1_DUMMY_ROM_WORD_1_SHIFT 0

#define SMC_CPU_CTRL_DUMMY_ROM_2_DUMMY_ROM_WORD_2_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_DUMMY_ROM_2_DUMMY_ROM_WORD_2_SHIFT 0

#define SMC_CPU_CTRL_DUMMY_ROM_3_DUMMY_ROM_WORD_3_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_DUMMY_ROM_3_DUMMY_ROM_WORD_3_SHIFT 0

#define SMC_CPU_CTRL_DUMMY_ROM_NULL_DUMMY_ROM_NULL_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CPU_CTRL_DUMMY_ROM_NULL_DUMMY_ROM_NULL_SHIFT 0

#define SMC_ALIAS_REMAP_REGION_START_START_ADDR_MASK  0xFFFFFFFFFFF000
#define SMC_ALIAS_REMAP_REGION_START_START_ADDR_SHIFT 12

#define SMC_ALIAS_REMAP_REGION_END_END_ADDR_MASK  0xFFFFFFFFFFF000
#define SMC_ALIAS_REMAP_REGION_END_END_ADDR_SHIFT 12

#define SMC_ALIAS_REMAP_REGION_ATTRS_OFFSET_MASK  0xFFFFFFFFFFF000
#define SMC_ALIAS_REMAP_REGION_ATTRS_OFFSET_SHIFT 12

#define SMC_ALIAS_REMAP_REGION_ATTRS_CACHEABLE_MASK  0x4000000000000000
#define SMC_ALIAS_REMAP_REGION_ATTRS_CACHEABLE_SHIFT 62

#define SMC_ALIAS_REMAP_REGION_ATTRS_VALID_MASK  0x8000000000000000
#define SMC_ALIAS_REMAP_REGION_ATTRS_VALID_SHIFT 63

#define SMC_OUTPUT_REMAP_REGION_0_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_0_ATTRS_OFFSET_SHIFT 20

#define SMC_OUTPUT_REMAP_REGION_1_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_1_ATTRS_OFFSET_SHIFT 20

#define SMC_OUTPUT_REMAP_REGION_2_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_2_ATTRS_OFFSET_SHIFT 20

#define SMC_OUTPUT_REMAP_REGION_3_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_3_ATTRS_OFFSET_SHIFT 20

#define SMC_OUTPUT_REMAP_REGION_4_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_4_ATTRS_OFFSET_SHIFT 20

#define SMC_OUTPUT_REMAP_REGION_5_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_5_ATTRS_OFFSET_SHIFT 20

#define SMC_OUTPUT_REMAP_REGION_6_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_6_ATTRS_OFFSET_SHIFT 20

#define SMC_OUTPUT_REMAP_REGION_7_ATTRS_OFFSET_MASK  0xFFFFFFFFF00000
#define SMC_OUTPUT_REMAP_REGION_7_ATTRS_OFFSET_SHIFT 20

#define FILTER_CTRL_FILTER_CONFIG_READ_EN_MASK  0x1
#define FILTER_CTRL_FILTER_CONFIG_READ_EN_SHIFT 0

#define FILTER_CTRL_FILTER_CONFIG_WRITE_EN_MASK  0x2
#define FILTER_CTRL_FILTER_CONFIG_WRITE_EN_SHIFT 1

#define FILTER_CTRL_FILTER_CONFIG_ADDR_MODE_MASK  0x10
#define FILTER_CTRL_FILTER_CONFIG_ADDR_MODE_SHIFT 4

#define FILTER_CTRL_FILTER_CONFIG_ALLOW_NS_MASK  0x100
#define FILTER_CTRL_FILTER_CONFIG_ALLOW_NS_SHIFT 8

#define FILTER_CTRL_FILTER_CONFIG_DATA_BUS_WIDTH_MASK  0x7000
#define FILTER_CTRL_FILTER_CONFIG_DATA_BUS_WIDTH_SHIFT 12

#define FILTER_CTRL_FILTER_CONFIG_SRC_ID_MASK  0xF0000
#define FILTER_CTRL_FILTER_CONFIG_SRC_ID_SHIFT 16

#define FILTER_CTRL_FILTER_CONFIG_GROUP_ID_MASK  0xF00000
#define FILTER_CTRL_FILTER_CONFIG_GROUP_ID_SHIFT 20

#define FILTER_CTRL_FILTER_CONFIG_ALLOW_BURST_MASK  0x1000000
#define FILTER_CTRL_FILTER_CONFIG_ALLOW_BURST_SHIFT 24

#define FILTER_CTRL_FILTER_CONFIG_LOCKED_MASK  0x8000000000000000
#define FILTER_CTRL_FILTER_CONFIG_LOCKED_SHIFT 63

#define FILTER_CTRL_START_ADDR_START_ADDR_MASK  0xFFFFFFFFFFFFFF
#define FILTER_CTRL_START_ADDR_START_ADDR_SHIFT 0

#define FILTER_CTRL_END_ADDR_END_ADDR_MASK  0xFFFFFFFFFFFFFF
#define FILTER_CTRL_END_ADDR_END_ADDR_SHIFT 0

#define ECAM_ECAM_PENDING_WRITE_MASK  0x1
#define ECAM_ECAM_PENDING_WRITE_SHIFT 0

#define ECAM_ECAM_PENDING_READ_MASK  0x100
#define ECAM_ECAM_PENDING_READ_SHIFT 8

#define ECAM_ECAM_ACK_READ_READ_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define ECAM_ECAM_ACK_READ_READ_DATA_SHIFT 0

#define ECAM_ECAM_ACK_WRITE_WRITE_DATA_MASK  0x1
#define ECAM_ECAM_ACK_WRITE_WRITE_DATA_SHIFT 0

#define ECAM_ECAM_DATA_WRITE_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define ECAM_ECAM_DATA_WRITE_DATA_SHIFT 0

#define ECAM_ECAM_DATA_ADDR_STRB_ADDR_MASK  0x7FFFFF
#define ECAM_ECAM_DATA_ADDR_STRB_ADDR_SHIFT 0

#define ECAM_ECAM_DATA_ADDR_STRB_STRB_MASK  0xFF00000000
#define ECAM_ECAM_DATA_ADDR_STRB_STRB_SHIFT 32

#define ECAM_ECAM_READ_ADDR_ADDR_MASK  0x7FFFFF
#define ECAM_ECAM_READ_ADDR_ADDR_SHIFT 0

#define SMC_MAILBOX_WRITE_DATA_WRITE_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_MAILBOX_WRITE_DATA_WRITE_DATA_SHIFT 0

#define SMC_MAILBOX_READ_DATA_READ_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_MAILBOX_READ_DATA_READ_DATA_SHIFT 0

#define SMC_MAILBOX_STATUS_EMPTY_MASK  0x1
#define SMC_MAILBOX_STATUS_EMPTY_SHIFT 0

#define SMC_MAILBOX_STATUS_FULL_MASK  0x2
#define SMC_MAILBOX_STATUS_FULL_SHIFT 1

#define SMC_MAILBOX_STATUS_WRITE_LEVEL_ABOVE_THRESH_MASK  0x4
#define SMC_MAILBOX_STATUS_WRITE_LEVEL_ABOVE_THRESH_SHIFT 2

#define SMC_MAILBOX_STATUS_READ_LEVEL_ABOVE_THRESH_MASK  0x8
#define SMC_MAILBOX_STATUS_READ_LEVEL_ABOVE_THRESH_SHIFT 3

#define SMC_MAILBOX_ERROR_READ_ERROR_MASK  0x1
#define SMC_MAILBOX_ERROR_READ_ERROR_SHIFT 0

#define SMC_MAILBOX_ERROR_WRITE_ERROR_MASK  0x2
#define SMC_MAILBOX_ERROR_WRITE_ERROR_SHIFT 1

#define SMC_MAILBOX_WIRQT_WIRQT_MASK  0xFF
#define SMC_MAILBOX_WIRQT_WIRQT_SHIFT 0

#define SMC_MAILBOX_RIRQT_RIRQT_MASK  0xFF
#define SMC_MAILBOX_RIRQT_RIRQT_SHIFT 0

#define SMC_MAILBOX_IRQS_WTIRQ_MASK  0x1
#define SMC_MAILBOX_IRQS_WTIRQ_SHIFT 0

#define SMC_MAILBOX_IRQS_RTIRQ_MASK  0x2
#define SMC_MAILBOX_IRQS_RTIRQ_SHIFT 1

#define SMC_MAILBOX_IRQS_EIRQ_MASK  0x4
#define SMC_MAILBOX_IRQS_EIRQ_SHIFT 2

#define SMC_MAILBOX_IRQEN_WTIRQ_MASK  0x1
#define SMC_MAILBOX_IRQEN_WTIRQ_SHIFT 0

#define SMC_MAILBOX_IRQEN_RTIRQ_MASK  0x2
#define SMC_MAILBOX_IRQEN_RTIRQ_SHIFT 1

#define SMC_MAILBOX_IRQEN_EIRQ_MASK  0x4
#define SMC_MAILBOX_IRQEN_EIRQ_SHIFT 2

#define SMC_MAILBOX_IRQP_WTIRQ_MASK  0x1
#define SMC_MAILBOX_IRQP_WTIRQ_SHIFT 0

#define SMC_MAILBOX_IRQP_RTIRQ_MASK  0x2
#define SMC_MAILBOX_IRQP_RTIRQ_SHIFT 1

#define SMC_MAILBOX_IRQP_EIRQ_MASK  0x4
#define SMC_MAILBOX_IRQP_EIRQ_SHIFT 2

#define SMC_MAILBOX_CTRL_WTIRQ_MASK  0x1
#define SMC_MAILBOX_CTRL_WTIRQ_SHIFT 0

#define SMC_MAILBOX_CTRL_RTIRQ_MASK  0x2
#define SMC_MAILBOX_CTRL_RTIRQ_SHIFT 1

#define AXI_DMA_CTRL_CONFIG_DECOUPLE_AW_MASK  0x1
#define AXI_DMA_CTRL_CONFIG_DECOUPLE_AW_SHIFT 0

#define AXI_DMA_CTRL_CONFIG_DECOUPLE_RW_MASK  0x2
#define AXI_DMA_CTRL_CONFIG_DECOUPLE_RW_SHIFT 1

#define AXI_DMA_CTRL_CONFIG_SRC_REDUCE_LEN_MASK  0x4
#define AXI_DMA_CTRL_CONFIG_SRC_REDUCE_LEN_SHIFT 2

#define AXI_DMA_CTRL_CONFIG_DST_REDUCE_LEN_MASK  0x8
#define AXI_DMA_CTRL_CONFIG_DST_REDUCE_LEN_SHIFT 3

#define AXI_DMA_CTRL_CONFIG_SRC_MAX_LLEN_MASK  0x70
#define AXI_DMA_CTRL_CONFIG_SRC_MAX_LLEN_SHIFT 4

#define AXI_DMA_CTRL_CONFIG_DST_MAX_LLEN_MASK  0x380
#define AXI_DMA_CTRL_CONFIG_DST_MAX_LLEN_SHIFT 7

#define AXI_DMA_CTRL_CONFIG_ENABLED_ND_MASK  0x400
#define AXI_DMA_CTRL_CONFIG_ENABLED_ND_SHIFT 10

#define AXI_DMA_CTRL_STATUS_BUSY_MASK  0x3FF
#define AXI_DMA_CTRL_STATUS_BUSY_SHIFT 0

#define AXI_DMA_CTRL_NEXT_ID_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_NEXT_ID_DATA_SHIFT 0

#define AXI_DMA_CTRL_DONE_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_DONE_DATA_SHIFT 0

#define AXI_DMA_CTRL_DST_ADDRESS_LO_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_DST_ADDRESS_LO_DATA_SHIFT 0

#define AXI_DMA_CTRL_DST_ADDRESS_HI_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_DST_ADDRESS_HI_DATA_SHIFT 0

#define AXI_DMA_CTRL_SRC_ADDRESS_LO_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_SRC_ADDRESS_LO_DATA_SHIFT 0

#define AXI_DMA_CTRL_SRC_ADDRESS_HI_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_SRC_ADDRESS_HI_DATA_SHIFT 0

#define AXI_DMA_CTRL_LENGTH_LO_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_LENGTH_LO_DATA_SHIFT 0

#define AXI_DMA_CTRL_LENGTH_HI_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_LENGTH_HI_DATA_SHIFT 0

#define AXI_DMA_CTRL_DST_STRIDE_LO_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_DST_STRIDE_LO_DATA_SHIFT 0

#define AXI_DMA_CTRL_DST_STRIDE_HI_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_DST_STRIDE_HI_DATA_SHIFT 0

#define AXI_DMA_CTRL_SRC_STRIDE_LO_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_SRC_STRIDE_LO_DATA_SHIFT 0

#define AXI_DMA_CTRL_SRC_STRIDE_HI_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_SRC_STRIDE_HI_DATA_SHIFT 0

#define AXI_DMA_CTRL_NUM_REPETITIONS_LO_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_NUM_REPETITIONS_LO_DATA_SHIFT 0

#define AXI_DMA_CTRL_NUM_REPETITIONS_HI_DATA_MASK  0xFFFFFFFF
#define AXI_DMA_CTRL_NUM_REPETITIONS_HI_DATA_SHIFT 0

#define AXI_ZEROER_CTRL_DEST_ADDR_DEST_ADDR_MASK  0xFFFFFFFFFFFFFFFF
#define AXI_ZEROER_CTRL_DEST_ADDR_DEST_ADDR_SHIFT 0

#define AXI_ZEROER_CTRL_SIZE_SIZE_MASK  0xFFFFFFFFFFFFFFFF
#define AXI_ZEROER_CTRL_SIZE_SIZE_SHIFT 0

#define AXI_ZEROER_CTRL_CTRL_STATUS_INT_EN_MASK  0x1
#define AXI_ZEROER_CTRL_CTRL_STATUS_INT_EN_SHIFT 0

#define AXI_ZEROER_CTRL_CTRL_STATUS_STATUS_MASK  0x100000000
#define AXI_ZEROER_CTRL_CTRL_STATUS_STATUS_SHIFT 32

#define RERI_BANK_VENDOR_N_IMP_ID_R_VENDOR_ID_MASK  0xFFFFFFFF
#define RERI_BANK_VENDOR_N_IMP_ID_R_VENDOR_ID_SHIFT 0

#define RERI_BANK_VENDOR_N_IMP_ID_R_IMP_ID_MASK  0xFFFFFFFF00000000
#define RERI_BANK_VENDOR_N_IMP_ID_R_IMP_ID_SHIFT 32

#define RERI_BANK_BANK_INFO_R_INST_ID_MASK  0xFFFF
#define RERI_BANK_BANK_INFO_R_INST_ID_SHIFT 0

#define RERI_BANK_BANK_INFO_R_N_ERR_RECS_MASK  0x3F0000
#define RERI_BANK_BANK_INFO_R_N_ERR_RECS_SHIFT 16

#define RERI_BANK_BANK_INFO_R_LAYOUT_MASK  0xFFFFFFC00000
#define RERI_BANK_BANK_INFO_R_LAYOUT_SHIFT 22

#define RERI_BANK_BANK_INFO_R_VERSION_MASK  0xFFFF000000000000
#define RERI_BANK_BANK_INFO_R_VERSION_SHIFT 48

#define RERI_BANK_VALID_SUMMARY_R_SV_MASK  0x1
#define RERI_BANK_VALID_SUMMARY_R_SV_SHIFT 0

#define RERI_BANK_VALID_SUMMARY_R_VALIDBITMAP_MASK  0xFFFFFFFFFFFFFFFE
#define RERI_BANK_VALID_SUMMARY_R_VALIDBITMAP_SHIFT 1

#define ERROR_RECORD_RF_CONTROL_R_ELSE__MASK  0x1
#define ERROR_RECORD_RF_CONTROL_R_ELSE__SHIFT 0

#define ERROR_RECORD_RF_CONTROL_R_CECE_MASK  0x2
#define ERROR_RECORD_RF_CONTROL_R_CECE_SHIFT 1

#define ERROR_RECORD_RF_CONTROL_R_CES_MASK  0xC
#define ERROR_RECORD_RF_CONTROL_R_CES_SHIFT 2

#define ERROR_RECORD_RF_CONTROL_R_UEDS_MASK  0x30
#define ERROR_RECORD_RF_CONTROL_R_UEDS_SHIFT 4

#define ERROR_RECORD_RF_CONTROL_R_UECS_MASK  0xC0
#define ERROR_RECORD_RF_CONTROL_R_UECS_SHIFT 6

#define ERROR_RECORD_RF_CONTROL_R_EID_MASK  0xFFFF00000000
#define ERROR_RECORD_RF_CONTROL_R_EID_SHIFT 32

#define ERROR_RECORD_RF_CONTROL_R_SINV_MASK  0x1000000000000
#define ERROR_RECORD_RF_CONTROL_R_SINV_SHIFT 48

#define ERROR_RECORD_RF_CONTROL_R_SRDP_MASK  0x2000000000000
#define ERROR_RECORD_RF_CONTROL_R_SRDP_SHIFT 49

#define ERROR_RECORD_RF_CONTROL_R_CUSTOM_MASK  0xF000000000000000
#define ERROR_RECORD_RF_CONTROL_R_CUSTOM_SHIFT 60

#define ERROR_RECORD_RF_STATUS_R_V_MASK  0x1
#define ERROR_RECORD_RF_STATUS_R_V_SHIFT 0

#define ERROR_RECORD_RF_STATUS_R_CE_MASK  0x2
#define ERROR_RECORD_RF_STATUS_R_CE_SHIFT 1

#define ERROR_RECORD_RF_STATUS_R_UED_MASK  0x4
#define ERROR_RECORD_RF_STATUS_R_UED_SHIFT 2

#define ERROR_RECORD_RF_STATUS_R_UEC_MASK  0x8
#define ERROR_RECORD_RF_STATUS_R_UEC_SHIFT 3

#define ERROR_RECORD_RF_STATUS_R_PRI_MASK  0x30
#define ERROR_RECORD_RF_STATUS_R_PRI_SHIFT 4

#define ERROR_RECORD_RF_STATUS_R_MO_MASK  0x40
#define ERROR_RECORD_RF_STATUS_R_MO_SHIFT 6

#define ERROR_RECORD_RF_STATUS_R_C_MASK  0x80
#define ERROR_RECORD_RF_STATUS_R_C_SHIFT 7

#define ERROR_RECORD_RF_STATUS_R_TT_MASK  0x700
#define ERROR_RECORD_RF_STATUS_R_TT_SHIFT 8

#define ERROR_RECORD_RF_STATUS_R_IV_MASK  0x800
#define ERROR_RECORD_RF_STATUS_R_IV_SHIFT 11

#define ERROR_RECORD_RF_STATUS_R_AIT_MASK  0xF000
#define ERROR_RECORD_RF_STATUS_R_AIT_SHIFT 12

#define ERROR_RECORD_RF_STATUS_R_SIV_MASK  0x10000
#define ERROR_RECORD_RF_STATUS_R_SIV_SHIFT 16

#define ERROR_RECORD_RF_STATUS_R_TSV_MASK  0x20000
#define ERROR_RECORD_RF_STATUS_R_TSV_SHIFT 17

#define ERROR_RECORD_RF_STATUS_R_LV_MASK  0x40000
#define ERROR_RECORD_RF_STATUS_R_LV_SHIFT 18

#define ERROR_RECORD_RF_STATUS_R_SCRUB_MASK  0x100000
#define ERROR_RECORD_RF_STATUS_R_SCRUB_SHIFT 20

#define ERROR_RECORD_RF_STATUS_R_CECO_MASK  0x200000
#define ERROR_RECORD_RF_STATUS_R_CECO_SHIFT 21

#define ERROR_RECORD_RF_STATUS_R_RDIP_MASK  0x800000
#define ERROR_RECORD_RF_STATUS_R_RDIP_SHIFT 23

#define ERROR_RECORD_RF_STATUS_R_EC_MASK  0xFF000000
#define ERROR_RECORD_RF_STATUS_R_EC_SHIFT 24

#define ERROR_RECORD_RF_STATUS_R_LE_MASK  0xF00000000
#define ERROR_RECORD_RF_STATUS_R_LE_SHIFT 32

#define ERROR_RECORD_RF_STATUS_R_IE_MASK  0xF000000000
#define ERROR_RECORD_RF_STATUS_R_IE_SHIFT 36

#define ERROR_RECORD_RF_STATUS_R_SE_MASK  0xF0000000000
#define ERROR_RECORD_RF_STATUS_R_SE_SHIFT 40

#define ERROR_RECORD_RF_STATUS_R_TE_MASK  0xF00000000000
#define ERROR_RECORD_RF_STATUS_R_TE_SHIFT 44

#define ERROR_RECORD_RF_STATUS_R_CEC_MASK  0xFFFF000000000000
#define ERROR_RECORD_RF_STATUS_R_CEC_SHIFT 48

#define ERROR_RECORD_RF_ADDR_INFO_R_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define ERROR_RECORD_RF_ADDR_INFO_R_VALUE_SHIFT 0

#define ERROR_RECORD_RF_INFO_R_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define ERROR_RECORD_RF_INFO_R_VALUE_SHIFT 0

#define ERROR_RECORD_RF_SUPPL_INFO_R_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define ERROR_RECORD_RF_SUPPL_INFO_R_VALUE_SHIFT 0

#define ERROR_RECORD_RF_TIMESTAMP_R_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define ERROR_RECORD_RF_TIMESTAMP_R_VALUE_SHIFT 0

#define ERROR_RECORD_RF_LOCATOR_R_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define ERROR_RECORD_RF_LOCATOR_R_VALUE_SHIFT 0

#define SPM_ROM_MEMORY_MEM_WORD_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define SPM_ROM_MEMORY_MEM_WORD_DATA_SHIFT 0

#define SPM_MEMORY_MEM_WORD_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define SPM_MEMORY_MEM_WORD_DATA_SHIFT 0

#define SMC_CLA_CDbgMuxSel_DBMMODE_MASK  0x3
#define SMC_CLA_CDbgMuxSel_DBMMODE_SHIFT 0

#define SMC_CLA_CDbgMuxSel_DBMID_MASK  0xFC
#define SMC_CLA_CDbgMuxSel_DBMID_SHIFT 2

#define SMC_CLA_CDbgMuxSel_RSVD158_MASK  0xFF00
#define SMC_CLA_CDbgMuxSel_RSVD158_SHIFT 8

#define SMC_CLA_CDbgMuxSel_MUXSELSEG0_MASK  0x3F0000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG0_SHIFT 16

#define SMC_CLA_CDbgMuxSel_MUXSELSEG1_MASK  0xFC00000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG1_SHIFT 22

#define SMC_CLA_CDbgMuxSel_MUXSELSEG2_MASK  0x3F0000000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG2_SHIFT 28

#define SMC_CLA_CDbgMuxSel_MUXSELSEG3_MASK  0xFC00000000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG3_SHIFT 34

#define SMC_CLA_CDbgMuxSel_MUXSELSEG4_MASK  0x3F0000000000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG4_SHIFT 40

#define SMC_CLA_CDbgMuxSel_MUXSELSEG5_MASK  0xFC00000000000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG5_SHIFT 46

#define SMC_CLA_CDbgMuxSel_MUXSELSEG6_MASK  0x3F0000000000000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG6_SHIFT 52

#define SMC_CLA_CDbgMuxSel_MUXSELSEG7_MASK  0xFC00000000000000
#define SMC_CLA_CDbgMuxSel_MUXSELSEG7_SHIFT 58

#define SMC_CLA_CDfdCsr_DFDMMRLOCK_MASK  0x1
#define SMC_CLA_CDfdCsr_DFDMMRLOCK_SHIFT 0

#define SMC_CLA_CDfdCsr_RSVD621_MASK  0x7FFFFFFFFFFFFFFE
#define SMC_CLA_CDfdCsr_RSVD621_SHIFT 1

#define SMC_CLA_CDfdCsr_DFDEN_MASK  0x8000000000000000
#define SMC_CLA_CDfdCsr_DFDEN_SHIFT 63

#define SMC_CLA_Timestamp_TIMESTAMP_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_Timestamp_TIMESTAMP_SHIFT 0

#define SMC_CLA_TimestampSync_TIMESTAMPSYNC_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_TimestampSync_TIMESTAMPSYNC_SHIFT 0

#define SMC_CLA_TimeStampConfig_TSSYNC_MASK  0x1
#define SMC_CLA_TimeStampConfig_TSSYNC_SHIFT 0

#define SMC_CLA_TimeStampConfig_DEBUGMARKER_MASK  0x1FE
#define SMC_CLA_TimeStampConfig_DEBUGMARKER_SHIFT 1

#define SMC_CLA_TimeStampConfig_RSVD_MASK  0xFFFFFE00
#define SMC_CLA_TimeStampConfig_RSVD_SHIFT 9

#define SMC_CLA_Trdstcontrol_TRDSTACTIVE_MASK  0x1
#define SMC_CLA_Trdstcontrol_TRDSTACTIVE_SHIFT 0

#define SMC_CLA_Trdstcontrol_TRDSTENABLE_MASK  0x2
#define SMC_CLA_Trdstcontrol_TRDSTENABLE_SHIFT 1

#define SMC_CLA_Trdstcontrol_TRDSTINSTTRACING_MASK  0x4
#define SMC_CLA_Trdstcontrol_TRDSTINSTTRACING_SHIFT 2

#define SMC_CLA_Trdstcontrol_TRDSTEMPTY_MASK  0x8
#define SMC_CLA_Trdstcontrol_TRDSTEMPTY_SHIFT 3

#define SMC_CLA_Trdstcontrol_TRDSTINSTMODE_MASK  0x70
#define SMC_CLA_Trdstcontrol_TRDSTINSTMODE_SHIFT 4

#define SMC_CLA_Trdstcontrol_TRDSTCONTEXT_MASK  0x200
#define SMC_CLA_Trdstcontrol_TRDSTCONTEXT_SHIFT 9

#define SMC_CLA_Trdstcontrol_TRDSTINSTTRIGGERENABLE_MASK  0x800
#define SMC_CLA_Trdstcontrol_TRDSTINSTTRIGGERENABLE_SHIFT 11

#define SMC_CLA_Trdstcontrol_TRDSTINSTSTALLOROVERFLOW_MASK  0x1000
#define SMC_CLA_Trdstcontrol_TRDSTINSTSTALLOROVERFLOW_SHIFT 12

#define SMC_CLA_Trdstcontrol_TRDSTINSTSTALLENA_MASK  0x2000
#define SMC_CLA_Trdstcontrol_TRDSTINSTSTALLENA_SHIFT 13

#define SMC_CLA_Trdstcontrol_TRDSTINHIBITSRC_MASK  0x8000
#define SMC_CLA_Trdstcontrol_TRDSTINHIBITSRC_SHIFT 15

#define SMC_CLA_Trdstcontrol_TRDSTSYNCMODE_MASK  0x30000
#define SMC_CLA_Trdstcontrol_TRDSTSYNCMODE_SHIFT 16

#define SMC_CLA_Trdstcontrol_TRDSTSYNCMAX_MASK  0xF00000
#define SMC_CLA_Trdstcontrol_TRDSTSYNCMAX_SHIFT 20

#define SMC_CLA_Trdstcontrol_TRDSTFORMAT_MASK  0x7000000
#define SMC_CLA_Trdstcontrol_TRDSTFORMAT_SHIFT 24

#define SMC_CLA_Trdstimpl_TRDSTVERMAJOR_MASK  0xF
#define SMC_CLA_Trdstimpl_TRDSTVERMAJOR_SHIFT 0

#define SMC_CLA_Trdstimpl_TRDSTVERMINOR_MASK  0xF0
#define SMC_CLA_Trdstimpl_TRDSTVERMINOR_SHIFT 4

#define SMC_CLA_Trdstimpl_TRDSTCOMPTYPE_MASK  0xF00
#define SMC_CLA_Trdstimpl_TRDSTCOMPTYPE_SHIFT 8

#define SMC_CLA_Trdstimpl_TRDSTPROTOCOLMAJOR_MASK  0xF0000
#define SMC_CLA_Trdstimpl_TRDSTPROTOCOLMAJOR_SHIFT 16

#define SMC_CLA_Trdstimpl_TRDSTPROTOCOLMINOR_MASK  0xF00000
#define SMC_CLA_Trdstimpl_TRDSTPROTOCOLMINOR_SHIFT 20

#define SMC_CLA_Trdstimpl_TRDSTVENDORFRAMELENGTH_MASK  0xF000000
#define SMC_CLA_Trdstimpl_TRDSTVENDORFRAMELENGTH_SHIFT 24

#define SMC_CLA_Trdstimpl_TRDSTVENDORSTREAMLENGTH_MASK  0x70000000
#define SMC_CLA_Trdstimpl_TRDSTVENDORSTREAMLENGTH_SHIFT 28

#define SMC_CLA_Trdstinstfeatures_TRDSTINSTNOADDRDIFF_MASK  0x1
#define SMC_CLA_Trdstinstfeatures_TRDSTINSTNOADDRDIFF_SHIFT 0

#define SMC_CLA_Trdstinstfeatures_TRDSTINSTNOTRAPADDR_MASK  0x2
#define SMC_CLA_Trdstinstfeatures_TRDSTINSTNOTRAPADDR_SHIFT 1

#define SMC_CLA_Trdstinstfeatures_TRDSTINSTENREPEATEDHISTORY_MASK  0x100
#define SMC_CLA_Trdstinstfeatures_TRDSTINSTENREPEATEDHISTORY_SHIFT 8

#define SMC_CLA_Trdstinstfeatures_TRDSTSRCID_MASK  0xFFF0000
#define SMC_CLA_Trdstinstfeatures_TRDSTSRCID_SHIFT 16

#define SMC_CLA_Trdstinstfeatures_TRDSTSRCBITS_MASK  0xF0000000
#define SMC_CLA_Trdstinstfeatures_TRDSTSRCBITS_SHIFT 28

#define SMC_CLA_CDbgDebugTraceCfg_TRACESOURCEID_MASK  0xF
#define SMC_CLA_CDbgDebugTraceCfg_TRACESOURCEID_SHIFT 0

#define SMC_CLA_CDbgDebugTraceCfg_TRACEFRAMEFILLBYTE_MASK  0xFF0
#define SMC_CLA_CDbgDebugTraceCfg_TRACEFRAMEFILLBYTE_SHIFT 4

#define SMC_CLA_CDbgDebugTraceCfg_FRAMELENGHTINBYTES_MASK  0xF000
#define SMC_CLA_CDbgDebugTraceCfg_FRAMELENGHTINBYTES_SHIFT 12

#define SMC_CLA_CDbgDebugTraceCfg_FRAMEMODEENABLE_MASK  0x100000
#define SMC_CLA_CDbgDebugTraceCfg_FRAMEMODEENABLE_SHIFT 20

#define SMC_CLA_CDbgDebugTraceCfg_FRAMECLOSUREMODE_MASK  0x200000
#define SMC_CLA_CDbgDebugTraceCfg_FRAMECLOSUREMODE_SHIFT 21

#define SMC_CLA_CDbgClaCounter0Cfg_COUNTER_MASK  0xFFFF
#define SMC_CLA_CDbgClaCounter0Cfg_COUNTER_SHIFT 0

#define SMC_CLA_CDbgClaCounter0Cfg_TARGET_MASK  0xFFFF0000
#define SMC_CLA_CDbgClaCounter0Cfg_TARGET_SHIFT 16

#define SMC_CLA_CDbgClaCounter0Cfg_RESETONTARGET_MASK  0x100000000
#define SMC_CLA_CDbgClaCounter0Cfg_RESETONTARGET_SHIFT 32

#define SMC_CLA_CDbgClaCounter0Cfg_UPPERCOUNTER_MASK  0xFFFE00000000
#define SMC_CLA_CDbgClaCounter0Cfg_UPPERCOUNTER_SHIFT 33

#define SMC_CLA_CDbgClaCounter0Cfg_UPPERTARGET_MASK  0x7FFF000000000000
#define SMC_CLA_CDbgClaCounter0Cfg_UPPERTARGET_SHIFT 48

#define SMC_CLA_CDbgClaCounter0Cfg_RSVD_MASK  0x8000000000000000
#define SMC_CLA_CDbgClaCounter0Cfg_RSVD_SHIFT 63

#define SMC_CLA_CDbgClaCounter1Cfg_COUNTER_MASK  0xFFFF
#define SMC_CLA_CDbgClaCounter1Cfg_COUNTER_SHIFT 0

#define SMC_CLA_CDbgClaCounter1Cfg_TARGET_MASK  0xFFFF0000
#define SMC_CLA_CDbgClaCounter1Cfg_TARGET_SHIFT 16

#define SMC_CLA_CDbgClaCounter1Cfg_RESETONTARGET_MASK  0x100000000
#define SMC_CLA_CDbgClaCounter1Cfg_RESETONTARGET_SHIFT 32

#define SMC_CLA_CDbgClaCounter1Cfg_UPPERCOUNTER_MASK  0xFFFE00000000
#define SMC_CLA_CDbgClaCounter1Cfg_UPPERCOUNTER_SHIFT 33

#define SMC_CLA_CDbgClaCounter1Cfg_UPPERTARGET_MASK  0x7FFF000000000000
#define SMC_CLA_CDbgClaCounter1Cfg_UPPERTARGET_SHIFT 48

#define SMC_CLA_CDbgClaCounter1Cfg_RSVD_MASK  0x8000000000000000
#define SMC_CLA_CDbgClaCounter1Cfg_RSVD_SHIFT 63

#define SMC_CLA_CDbgClaCounter2Cfg_COUNTER_MASK  0xFFFF
#define SMC_CLA_CDbgClaCounter2Cfg_COUNTER_SHIFT 0

#define SMC_CLA_CDbgClaCounter2Cfg_TARGET_MASK  0xFFFF0000
#define SMC_CLA_CDbgClaCounter2Cfg_TARGET_SHIFT 16

#define SMC_CLA_CDbgClaCounter2Cfg_RESETONTARGET_MASK  0x100000000
#define SMC_CLA_CDbgClaCounter2Cfg_RESETONTARGET_SHIFT 32

#define SMC_CLA_CDbgClaCounter2Cfg_UPPERCOUNTER_MASK  0xFFFE00000000
#define SMC_CLA_CDbgClaCounter2Cfg_UPPERCOUNTER_SHIFT 33

#define SMC_CLA_CDbgClaCounter2Cfg_UPPERTARGET_MASK  0x7FFF000000000000
#define SMC_CLA_CDbgClaCounter2Cfg_UPPERTARGET_SHIFT 48

#define SMC_CLA_CDbgClaCounter2Cfg_RSVD_MASK  0x8000000000000000
#define SMC_CLA_CDbgClaCounter2Cfg_RSVD_SHIFT 63

#define SMC_CLA_CDbgClaCounter3Cfg_COUNTER_MASK  0xFFFF
#define SMC_CLA_CDbgClaCounter3Cfg_COUNTER_SHIFT 0

#define SMC_CLA_CDbgClaCounter3Cfg_TARGET_MASK  0xFFFF0000
#define SMC_CLA_CDbgClaCounter3Cfg_TARGET_SHIFT 16

#define SMC_CLA_CDbgClaCounter3Cfg_RESETONTARGET_MASK  0x100000000
#define SMC_CLA_CDbgClaCounter3Cfg_RESETONTARGET_SHIFT 32

#define SMC_CLA_CDbgClaCounter3Cfg_UPPERCOUNTER_MASK  0xFFFE00000000
#define SMC_CLA_CDbgClaCounter3Cfg_UPPERCOUNTER_SHIFT 33

#define SMC_CLA_CDbgClaCounter3Cfg_UPPERTARGET_MASK  0x7FFF000000000000
#define SMC_CLA_CDbgClaCounter3Cfg_UPPERTARGET_SHIFT 48

#define SMC_CLA_CDbgClaCounter3Cfg_RSVD_MASK  0x8000000000000000
#define SMC_CLA_CDbgClaCounter3Cfg_RSVD_SHIFT 63

#define SMC_CLA_CDbgNode0Eap0_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode0Eap0_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode0Eap0_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode0Eap0_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode0Eap0_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode0Eap0_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode0Eap0_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode0Eap0_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode0Eap0_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode0Eap0_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode0Eap0_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode0Eap0_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode0Eap0_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode0Eap0_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode0Eap0_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode0Eap0_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode0Eap0_UDF_SHIFT 44

#define SMC_CLA_CDbgNode0Eap0_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode0Eap0_RSVD_SHIFT 52

#define SMC_CLA_CDbgNode0Eap1_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode0Eap1_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode0Eap1_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode0Eap1_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode0Eap1_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode0Eap1_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode0Eap1_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode0Eap1_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode0Eap1_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode0Eap1_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode0Eap1_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode0Eap1_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode0Eap1_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode0Eap1_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode0Eap1_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode0Eap1_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode0Eap1_UDF_SHIFT 44

#define SMC_CLA_CDbgNode0Eap1_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode0Eap1_RSVD_SHIFT 52

#define SMC_CLA_CDbgNode1Eap0_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode1Eap0_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode1Eap0_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode1Eap0_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode1Eap0_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode1Eap0_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode1Eap0_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode1Eap0_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode1Eap0_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode1Eap0_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode1Eap0_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode1Eap0_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode1Eap0_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode1Eap0_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode1Eap0_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode1Eap0_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode1Eap0_UDF_SHIFT 44

#define SMC_CLA_CDbgNode1Eap0_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode1Eap0_RSVD_SHIFT 52

#define SMC_CLA_CDbgNode1Eap1_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode1Eap1_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode1Eap1_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode1Eap1_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode1Eap1_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode1Eap1_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode1Eap1_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode1Eap1_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode1Eap1_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode1Eap1_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode1Eap1_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode1Eap1_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode1Eap1_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode1Eap1_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode1Eap1_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode1Eap1_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode1Eap1_UDF_SHIFT 44

#define SMC_CLA_CDbgNode1Eap1_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode1Eap1_RSVD_SHIFT 52

#define SMC_CLA_CDbgNode2Eap0_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode2Eap0_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode2Eap0_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode2Eap0_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode2Eap0_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode2Eap0_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode2Eap0_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode2Eap0_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode2Eap0_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode2Eap0_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode2Eap0_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode2Eap0_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode2Eap0_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode2Eap0_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode2Eap0_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode2Eap0_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode2Eap0_UDF_SHIFT 44

#define SMC_CLA_CDbgNode2Eap0_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode2Eap0_RSVD_SHIFT 52

#define SMC_CLA_CDbgNode2Eap1_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode2Eap1_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode2Eap1_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode2Eap1_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode2Eap1_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode2Eap1_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode2Eap1_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode2Eap1_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode2Eap1_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode2Eap1_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode2Eap1_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode2Eap1_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode2Eap1_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode2Eap1_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode2Eap1_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode2Eap1_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode2Eap1_UDF_SHIFT 44

#define SMC_CLA_CDbgNode2Eap1_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode2Eap1_RSVD_SHIFT 52

#define SMC_CLA_CDbgNode3Eap0_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode3Eap0_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode3Eap0_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode3Eap0_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode3Eap0_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode3Eap0_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode3Eap0_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode3Eap0_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode3Eap0_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode3Eap0_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode3Eap0_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode3Eap0_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode3Eap0_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode3Eap0_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode3Eap0_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode3Eap0_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode3Eap0_UDF_SHIFT 44

#define SMC_CLA_CDbgNode3Eap0_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode3Eap0_RSVD_SHIFT 52

#define SMC_CLA_CDbgNode3Eap1_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode3Eap1_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode3Eap1_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode3Eap1_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode3Eap1_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode3Eap1_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode3Eap1_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode3Eap1_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode3Eap1_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode3Eap1_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode3Eap1_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode3Eap1_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode3Eap1_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode3Eap1_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode3Eap1_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode3Eap1_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode3Eap1_UDF_SHIFT 44

#define SMC_CLA_CDbgNode3Eap1_RSVD_MASK  0xFFF0000000000000
#define SMC_CLA_CDbgNode3Eap1_RSVD_SHIFT 52

#define SMC_CLA_CDbgSignalMask0_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMask0_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalMatch0_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMatch0_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalMask1_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMask1_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalMatch1_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMatch1_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalEdgeDetectCfg_SIGNAL0SELECT_MASK  0x3F
#define SMC_CLA_CDbgSignalEdgeDetectCfg_SIGNAL0SELECT_SHIFT 0

#define SMC_CLA_CDbgSignalEdgeDetectCfg_POSEDGESIGNAL0_MASK  0x40
#define SMC_CLA_CDbgSignalEdgeDetectCfg_POSEDGESIGNAL0_SHIFT 6

#define SMC_CLA_CDbgSignalEdgeDetectCfg_SIGNAL1SELECT_MASK  0x1F80
#define SMC_CLA_CDbgSignalEdgeDetectCfg_SIGNAL1SELECT_SHIFT 7

#define SMC_CLA_CDbgSignalEdgeDetectCfg_POSEDGESIGNAL1_MASK  0x2000
#define SMC_CLA_CDbgSignalEdgeDetectCfg_POSEDGESIGNAL1_SHIFT 13

#define SMC_CLA_CDbgEapStatus_NODE0EAP0_MASK  0x1
#define SMC_CLA_CDbgEapStatus_NODE0EAP0_SHIFT 0

#define SMC_CLA_CDbgEapStatus_NODE0EAP1_MASK  0x2
#define SMC_CLA_CDbgEapStatus_NODE0EAP1_SHIFT 1

#define SMC_CLA_CDbgEapStatus_NODE1EAP0_MASK  0x4
#define SMC_CLA_CDbgEapStatus_NODE1EAP0_SHIFT 2

#define SMC_CLA_CDbgEapStatus_NODE1EAP1_MASK  0x8
#define SMC_CLA_CDbgEapStatus_NODE1EAP1_SHIFT 3

#define SMC_CLA_CDbgEapStatus_NODE2EAP0_MASK  0x10
#define SMC_CLA_CDbgEapStatus_NODE2EAP0_SHIFT 4

#define SMC_CLA_CDbgEapStatus_NODE2EAP1_MASK  0x20
#define SMC_CLA_CDbgEapStatus_NODE2EAP1_SHIFT 5

#define SMC_CLA_CDbgEapStatus_NODE3EAP0_MASK  0x40
#define SMC_CLA_CDbgEapStatus_NODE3EAP0_SHIFT 6

#define SMC_CLA_CDbgEapStatus_NODE3EAP1_MASK  0x80
#define SMC_CLA_CDbgEapStatus_NODE3EAP1_SHIFT 7

#define SMC_CLA_CDbgEapStatus_RSVD318_MASK  0xFFFFFF00
#define SMC_CLA_CDbgEapStatus_RSVD318_SHIFT 8

#define SMC_CLA_CDbgEapStatus_NODE0EAP0W2C_MASK  0x100000000
#define SMC_CLA_CDbgEapStatus_NODE0EAP0W2C_SHIFT 32

#define SMC_CLA_CDbgEapStatus_NODE0EAP1W2C_MASK  0x200000000
#define SMC_CLA_CDbgEapStatus_NODE0EAP1W2C_SHIFT 33

#define SMC_CLA_CDbgEapStatus_NODE1EAP0W2C_MASK  0x400000000
#define SMC_CLA_CDbgEapStatus_NODE1EAP0W2C_SHIFT 34

#define SMC_CLA_CDbgEapStatus_NODE1EAP1W2C_MASK  0x800000000
#define SMC_CLA_CDbgEapStatus_NODE1EAP1W2C_SHIFT 35

#define SMC_CLA_CDbgEapStatus_NODE2EAP0W2C_MASK  0x1000000000
#define SMC_CLA_CDbgEapStatus_NODE2EAP0W2C_SHIFT 36

#define SMC_CLA_CDbgEapStatus_NODE2EAP1W2C_MASK  0x2000000000
#define SMC_CLA_CDbgEapStatus_NODE2EAP1W2C_SHIFT 37

#define SMC_CLA_CDbgEapStatus_NODE3EAP0W2C_MASK  0x4000000000
#define SMC_CLA_CDbgEapStatus_NODE3EAP0W2C_SHIFT 38

#define SMC_CLA_CDbgEapStatus_NODE3EAP1W2C_MASK  0x8000000000
#define SMC_CLA_CDbgEapStatus_NODE3EAP1W2C_SHIFT 39

#define SMC_CLA_CDbgClaCtrlStatus_CURRENTNODE_MASK  0x3
#define SMC_CLA_CDbgClaCtrlStatus_CURRENTNODE_SHIFT 0

#define SMC_CLA_CDbgClaCtrlStatus_ENABLEEAP_MASK  0x20
#define SMC_CLA_CDbgClaCtrlStatus_ENABLEEAP_SHIFT 5

#define SMC_CLA_CDbgClaCtrlStatus_ENABLECLA_MASK  0x40
#define SMC_CLA_CDbgClaCtrlStatus_ENABLECLA_SHIFT 6

#define SMC_CLA_CDbgClaCtrlStatus_CLACHAINLOOPDELAY_MASK  0x3F80
#define SMC_CLA_CDbgClaCtrlStatus_CLACHAINLOOPDELAY_SHIFT 7

#define SMC_CLA_CDbgClaCtrlStatus_DISABLEGLOBALCLOCKHALT_MASK  0x4000
#define SMC_CLA_CDbgClaCtrlStatus_DISABLEGLOBALCLOCKHALT_SHIFT 14

#define SMC_CLA_CDbgClaCtrlStatus_DISABLELOCALCLOCKHALT_MASK  0x8000
#define SMC_CLA_CDbgClaCtrlStatus_DISABLELOCALCLOCKHALT_SHIFT 15

#define SMC_CLA_CDbgRsvd0_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgRsvd0_VALUE_SHIFT 0

#define SMC_CLA_CDbgRsvd1_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgRsvd1_VALUE_SHIFT 0

#define SMC_CLA_CDbgRsvd2_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgRsvd2_VALUE_SHIFT 0

#define SMC_CLA_CDbgTransitionMask_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgTransitionMask_VALUE_SHIFT 0

#define SMC_CLA_CDbgTransitionFromValue_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgTransitionFromValue_VALUE_SHIFT 0

#define SMC_CLA_CDbgTransitionToValue_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgTransitionToValue_VALUE_SHIFT 0

#define SMC_CLA_CDbgOnesCountMask_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgOnesCountMask_VALUE_SHIFT 0

#define SMC_CLA_CDbgOnesCountValue_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgOnesCountValue_VALUE_SHIFT 0

#define SMC_CLA_CDbgAnyChange_MASK_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgAnyChange_MASK_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode0Eap0_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode0Eap0_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode0Eap1_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode0Eap1_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode1Eap0_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode1Eap0_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode1Eap1_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode1Eap1_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode2Eap0_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode2Eap0_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode2Eap1_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode2Eap1_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode3Eap0_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode3Eap0_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode3Eap1_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode3Eap1_VALUE_SHIFT 0

#define SMC_CLA_CDbgClaTimeMatch_TIMEMATCHVAL_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgClaTimeMatch_TIMEMATCHVAL_SHIFT 0

#define SMC_CLA_CDbgSignalMask2_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMask2_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalMatch2_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMatch2_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalMask3_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMask3_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalMatch3_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalMatch3_VALUE_SHIFT 0

#define SMC_CLA_CDbgNode0Eap2_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode0Eap2_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode0Eap2_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode0Eap2_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode0Eap2_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode0Eap2_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode0Eap2_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode0Eap2_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode0Eap2_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode0Eap2_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode0Eap2_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode0Eap2_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode0Eap2_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode0Eap2_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode0Eap2_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode0Eap2_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode0Eap2_UDF_SHIFT 44

#define SMC_CLA_CDbgNode0Eap2_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode0Eap2_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode0Eap2_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode0Eap2_ACTION3_SHIFT 58

#define SMC_CLA_CDbgNode0Eap3_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode0Eap3_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode0Eap3_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode0Eap3_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode0Eap3_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode0Eap3_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode0Eap3_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode0Eap3_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode0Eap3_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode0Eap3_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode0Eap3_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode0Eap3_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode0Eap3_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode0Eap3_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode0Eap3_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode0Eap3_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode0Eap3_UDF_SHIFT 44

#define SMC_CLA_CDbgNode0Eap3_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode0Eap3_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode0Eap3_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode0Eap3_ACTION3_SHIFT 58

#define SMC_CLA_CDbgNode1Eap2_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode1Eap2_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode1Eap2_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode1Eap2_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode1Eap2_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode1Eap2_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode1Eap2_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode1Eap2_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode1Eap2_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode1Eap2_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode1Eap2_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode1Eap2_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode1Eap2_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode1Eap2_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode1Eap2_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode1Eap2_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode1Eap2_UDF_SHIFT 44

#define SMC_CLA_CDbgNode1Eap2_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode1Eap2_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode1Eap2_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode1Eap2_ACTION3_SHIFT 58

#define SMC_CLA_CDbgNode1Eap3_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode1Eap3_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode1Eap3_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode1Eap3_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode1Eap3_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode1Eap3_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode1Eap3_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode1Eap3_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode1Eap3_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode1Eap3_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode1Eap3_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode1Eap3_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode1Eap3_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode1Eap3_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode1Eap3_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode1Eap3_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode1Eap3_UDF_SHIFT 44

#define SMC_CLA_CDbgNode1Eap3_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode1Eap3_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode1Eap3_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode1Eap3_ACTION3_SHIFT 58

#define SMC_CLA_CDbgNode2Eap2_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode2Eap2_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode2Eap2_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode2Eap2_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode2Eap2_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode2Eap2_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode2Eap2_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode2Eap2_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode2Eap2_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode2Eap2_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode2Eap2_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode2Eap2_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode2Eap2_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode2Eap2_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode2Eap2_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode2Eap2_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode2Eap2_UDF_SHIFT 44

#define SMC_CLA_CDbgNode2Eap2_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode2Eap2_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode2Eap2_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode2Eap2_ACTION3_SHIFT 58

#define SMC_CLA_CDbgNode2Eap3_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode2Eap3_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode2Eap3_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode2Eap3_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode2Eap3_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode2Eap3_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode2Eap3_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode2Eap3_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode2Eap3_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode2Eap3_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode2Eap3_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode2Eap3_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode2Eap3_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode2Eap3_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode2Eap3_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode2Eap3_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode2Eap3_UDF_SHIFT 44

#define SMC_CLA_CDbgNode2Eap3_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode2Eap3_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode2Eap3_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode2Eap3_ACTION3_SHIFT 58

#define SMC_CLA_CDbgNode3Eap2_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode3Eap2_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode3Eap2_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode3Eap2_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode3Eap2_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode3Eap2_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode3Eap2_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode3Eap2_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode3Eap2_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode3Eap2_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode3Eap2_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode3Eap2_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode3Eap2_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode3Eap2_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode3Eap2_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode3Eap2_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode3Eap2_UDF_SHIFT 44

#define SMC_CLA_CDbgNode3Eap2_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode3Eap2_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode3Eap2_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode3Eap2_ACTION3_SHIFT 58

#define SMC_CLA_CDbgNode3Eap3_DESTNODE_MASK  0x3
#define SMC_CLA_CDbgNode3Eap3_DESTNODE_SHIFT 0

#define SMC_CLA_CDbgNode3Eap3_ACTION0_MASK  0xFC
#define SMC_CLA_CDbgNode3Eap3_ACTION0_SHIFT 2

#define SMC_CLA_CDbgNode3Eap3_ACTION1_MASK  0x3F00
#define SMC_CLA_CDbgNode3Eap3_ACTION1_SHIFT 8

#define SMC_CLA_CDbgNode3Eap3_LOGICALOP_MASK  0xC000
#define SMC_CLA_CDbgNode3Eap3_LOGICALOP_SHIFT 14

#define SMC_CLA_CDbgNode3Eap3_EVENTTYPE0_MASK  0x3F0000
#define SMC_CLA_CDbgNode3Eap3_EVENTTYPE0_SHIFT 16

#define SMC_CLA_CDbgNode3Eap3_EVENTTYPE1_MASK  0xFC00000
#define SMC_CLA_CDbgNode3Eap3_EVENTTYPE1_SHIFT 22

#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION0_MASK  0xF0000000
#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION0_SHIFT 28

#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION1_MASK  0xF00000000
#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION1_SHIFT 32

#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION0ENABLE_MASK  0x1000000000
#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION0ENABLE_SHIFT 36

#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION1ENABLE_MASK  0x2000000000
#define SMC_CLA_CDbgNode3Eap3_CUSTOMACTION1ENABLE_SHIFT 37

#define SMC_CLA_CDbgNode3Eap3_EVENTTYPE2_MASK  0xFC000000000
#define SMC_CLA_CDbgNode3Eap3_EVENTTYPE2_SHIFT 38

#define SMC_CLA_CDbgNode3Eap3_UDF_MASK  0xFF00000000000
#define SMC_CLA_CDbgNode3Eap3_UDF_SHIFT 44

#define SMC_CLA_CDbgNode3Eap3_ACTION2_MASK  0x3F0000000000000
#define SMC_CLA_CDbgNode3Eap3_ACTION2_SHIFT 52

#define SMC_CLA_CDbgNode3Eap3_ACTION3_MASK  0xFC00000000000000
#define SMC_CLA_CDbgNode3Eap3_ACTION3_SHIFT 58

#define SMC_CLA_CDbgSignalSnapshotNode0Eap2_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode0Eap2_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode0Eap3_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode0Eap3_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode1Eap2_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode1Eap2_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode1Eap3_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode1Eap3_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode2Eap2_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode2Eap2_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode2Eap3_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode2Eap3_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode3Eap2_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode3Eap2_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalSnapshotNode3Eap3_VALUE_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CDbgSignalSnapshotNode3Eap3_VALUE_SHIFT 0

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG0_MASK  0x3
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG0_SHIFT 0

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG1_MASK  0xC
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG1_SHIFT 2

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG2_MASK  0x30
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG2_SHIFT 4

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG3_MASK  0xC0
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG3_SHIFT 6

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG4_MASK  0x300
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG4_SHIFT 8

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG5_MASK  0xC00
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG5_SHIFT 10

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG6_MASK  0x3000
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG6_SHIFT 12

#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG7_MASK  0xC000
#define SMC_CLA_CDbgSignalDelayMuxSel_MUXSELSEG7_SHIFT 14

#define SMC_CLA_CDbgSignalDelayMuxSel_RSVD_MASK  0xFFFFFFFFFFFF0000
#define SMC_CLA_CDbgSignalDelayMuxSel_RSVD_SHIFT 16

#define SMC_CLA_CDbgClaTimestampsync_TIMESTAMP_MASK  0x7FFFFFFFFFFFFFFF
#define SMC_CLA_CDbgClaTimestampsync_TIMESTAMP_SHIFT 0

#define SMC_CLA_CDbgClaTimestampsync_TIMESYNCMODEENABLE_MASK  0x8000000000000000
#define SMC_CLA_CDbgClaTimestampsync_TIMESYNCMODEENABLE_SHIFT 63

#define SMC_CLA_CDbgClaXtriggerTimestretch_XTRIGGER0STRETCH_MASK  0xFF
#define SMC_CLA_CDbgClaXtriggerTimestretch_XTRIGGER0STRETCH_SHIFT 0

#define SMC_CLA_CDbgClaXtriggerTimestretch_XTRIGGER1STRETCH_MASK  0xFF00
#define SMC_CLA_CDbgClaXtriggerTimestretch_XTRIGGER1STRETCH_SHIFT 8

#define SMC_CLA_CDbgClaXtriggerTimestretch_RSVD_MASK  0xFFFFFFFFFFFF0000
#define SMC_CLA_CDbgClaXtriggerTimestretch_RSVD_SHIFT 16

#define SMC_CLA_CrScratchpad_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_CrScratchpad_DATA_SHIFT 0

#define SMC_CLA_Scratch_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define SMC_CLA_Scratch_DATA_SHIFT 0

#define SMC_CLA_Trfunnelcontrol_TRFUNNELACTIVE_MASK  0x1
#define SMC_CLA_Trfunnelcontrol_TRFUNNELACTIVE_SHIFT 0

#define SMC_CLA_Trfunnelcontrol_TRFUNNELENABLE_MASK  0x2
#define SMC_CLA_Trfunnelcontrol_TRFUNNELENABLE_SHIFT 1

#define SMC_CLA_Trfunnelcontrol_TRFUNNELEMPTY_MASK  0x8
#define SMC_CLA_Trfunnelcontrol_TRFUNNELEMPTY_SHIFT 3

#define SMC_CLA_Trfunnelimpl_TRFUNNELVERMAJOR_MASK  0xF
#define SMC_CLA_Trfunnelimpl_TRFUNNELVERMAJOR_SHIFT 0

#define SMC_CLA_Trfunnelimpl_TRFUNNELVERMINOR_MASK  0xF0
#define SMC_CLA_Trfunnelimpl_TRFUNNELVERMINOR_SHIFT 4

#define SMC_CLA_Trfunnelimpl_TRFUNNELCOMPTYPE_MASK  0xF00
#define SMC_CLA_Trfunnelimpl_TRFUNNELCOMPTYPE_SHIFT 8

#define SMC_CLA_Trfunneldisinput_TRFUNNELDISINPUT_MASK  0xFFFF
#define SMC_CLA_Trfunneldisinput_TRFUNNELDISINPUT_SHIFT 0

#define SMC_CLA_Trramcontrol_TRRAMACTIVE_MASK  0x1
#define SMC_CLA_Trramcontrol_TRRAMACTIVE_SHIFT 0

#define SMC_CLA_Trramcontrol_TRRAMENABLE_MASK  0x2
#define SMC_CLA_Trramcontrol_TRRAMENABLE_SHIFT 1

#define SMC_CLA_Trramcontrol_TRRAMEMPTY_MASK  0x8
#define SMC_CLA_Trramcontrol_TRRAMEMPTY_SHIFT 3

#define SMC_CLA_Trramcontrol_TRRAMMODE_MASK  0x10
#define SMC_CLA_Trramcontrol_TRRAMMODE_SHIFT 4

#define SMC_CLA_Trramcontrol_TRRAMSTOPONWRAP_MASK  0x100
#define SMC_CLA_Trramcontrol_TRRAMSTOPONWRAP_SHIFT 8

#define SMC_CLA_Trramimpl_TRRAMVERMAJOR_MASK  0xF
#define SMC_CLA_Trramimpl_TRRAMVERMAJOR_SHIFT 0

#define SMC_CLA_Trramimpl_TRRAMVERMINOR_MASK  0xF0
#define SMC_CLA_Trramimpl_TRRAMVERMINOR_SHIFT 4

#define SMC_CLA_Trramimpl_TRRAMCOMPTYPE_MASK  0xF00
#define SMC_CLA_Trramimpl_TRRAMCOMPTYPE_SHIFT 8

#define SMC_CLA_Trramimpl_TRRAMHASSRAM_MASK  0x1000
#define SMC_CLA_Trramimpl_TRRAMHASSRAM_SHIFT 12

#define SMC_CLA_Trramimpl_TRRAMHASSMEM_MASK  0x2000
#define SMC_CLA_Trramimpl_TRRAMHASSMEM_SHIFT 13

#define SMC_CLA_Trramimpl_TRRAMVENDORFRAMELENGTH_MASK  0xF000000
#define SMC_CLA_Trramimpl_TRRAMVENDORFRAMELENGTH_SHIFT 24

#define SMC_CLA_Trramstartlow_RSVD10_MASK  0x3
#define SMC_CLA_Trramstartlow_RSVD10_SHIFT 0

#define SMC_CLA_Trramstartlow_TRRAMSTARTLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trramstartlow_TRRAMSTARTLOW_SHIFT 2

#define SMC_CLA_Trramstarthigh_TRRAMSTARTHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trramstarthigh_TRRAMSTARTHIGH_SHIFT 0

#define SMC_CLA_Trramlimitlow_RSVD10_MASK  0x3
#define SMC_CLA_Trramlimitlow_RSVD10_SHIFT 0

#define SMC_CLA_Trramlimitlow_TRRAMLIMITLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trramlimitlow_TRRAMLIMITLOW_SHIFT 2

#define SMC_CLA_Trramlimithigh_TRRAMLIMITHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trramlimithigh_TRRAMLIMITHIGH_SHIFT 0

#define SMC_CLA_Trramwplow_TRRAMWRAP_MASK  0x1
#define SMC_CLA_Trramwplow_TRRAMWRAP_SHIFT 0

#define SMC_CLA_Trramwplow_TRRAMWPLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trramwplow_TRRAMWPLOW_SHIFT 2

#define SMC_CLA_Trramwphigh_TRRAMWPHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trramwphigh_TRRAMWPHIGH_SHIFT 0

#define SMC_CLA_Trramrplow_RSVD10_MASK  0x3
#define SMC_CLA_Trramrplow_RSVD10_SHIFT 0

#define SMC_CLA_Trramrplow_TRRAMRPLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trramrplow_TRRAMRPLOW_SHIFT 2

#define SMC_CLA_Trramrphigh_TRRAMRPHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trramrphigh_TRRAMRPHIGH_SHIFT 0

#define SMC_CLA_Trramdata_TRRAMDATA_MASK  0xFFFFFFFF
#define SMC_CLA_Trramdata_TRRAMDATA_SHIFT 0

#define SMC_CLA_Trcustomramsmemlimitlow_RSVD10_MASK  0x3
#define SMC_CLA_Trcustomramsmemlimitlow_RSVD10_SHIFT 0

#define SMC_CLA_Trcustomramsmemlimitlow_TRCUSTOMRAMSMEMLIMITLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trcustomramsmemlimitlow_TRCUSTOMRAMSMEMLIMITLOW_SHIFT 2

#define SMC_CLA_Trdstramcontrol_TRDSTRAMACTIVE_MASK  0x1
#define SMC_CLA_Trdstramcontrol_TRDSTRAMACTIVE_SHIFT 0

#define SMC_CLA_Trdstramcontrol_TRDSTRAMENABLE_MASK  0x2
#define SMC_CLA_Trdstramcontrol_TRDSTRAMENABLE_SHIFT 1

#define SMC_CLA_Trdstramcontrol_TRDSTRAMEMPTY_MASK  0x8
#define SMC_CLA_Trdstramcontrol_TRDSTRAMEMPTY_SHIFT 3

#define SMC_CLA_Trdstramcontrol_TRDSTRAMMODE_MASK  0x10
#define SMC_CLA_Trdstramcontrol_TRDSTRAMMODE_SHIFT 4

#define SMC_CLA_Trdstramcontrol_TRDSTRAMSTOPONWRAP_MASK  0x100
#define SMC_CLA_Trdstramcontrol_TRDSTRAMSTOPONWRAP_SHIFT 8

#define SMC_CLA_Trdstramimpl_TRDSTRAMVERMAJOR_MASK  0xF
#define SMC_CLA_Trdstramimpl_TRDSTRAMVERMAJOR_SHIFT 0

#define SMC_CLA_Trdstramimpl_TRDSTRAMVERMINOR_MASK  0xF0
#define SMC_CLA_Trdstramimpl_TRDSTRAMVERMINOR_SHIFT 4

#define SMC_CLA_Trdstramimpl_TRDSTRAMCOMPTYPE_MASK  0xF00
#define SMC_CLA_Trdstramimpl_TRDSTRAMCOMPTYPE_SHIFT 8

#define SMC_CLA_Trdstramimpl_TRDSTRAMHASSRAM_MASK  0x1000
#define SMC_CLA_Trdstramimpl_TRDSTRAMHASSRAM_SHIFT 12

#define SMC_CLA_Trdstramimpl_TRDSTRAMHASSMEM_MASK  0x2000
#define SMC_CLA_Trdstramimpl_TRDSTRAMHASSMEM_SHIFT 13

#define SMC_CLA_Trdstramimpl_TRDSTRAMVENDORFRAMELENGTH_MASK  0xF000000
#define SMC_CLA_Trdstramimpl_TRDSTRAMVENDORFRAMELENGTH_SHIFT 24

#define SMC_CLA_Trdstramstartlow_RSVD10_MASK  0x3
#define SMC_CLA_Trdstramstartlow_RSVD10_SHIFT 0

#define SMC_CLA_Trdstramstartlow_TRDSTRAMSTARTLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trdstramstartlow_TRDSTRAMSTARTLOW_SHIFT 2

#define SMC_CLA_Trdstramstarthigh_TRDSTRAMSTARTHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trdstramstarthigh_TRDSTRAMSTARTHIGH_SHIFT 0

#define SMC_CLA_Trdstramlimitlow_RSVD10_MASK  0x3
#define SMC_CLA_Trdstramlimitlow_RSVD10_SHIFT 0

#define SMC_CLA_Trdstramlimitlow_TRDSTRAMLIMITLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trdstramlimitlow_TRDSTRAMLIMITLOW_SHIFT 2

#define SMC_CLA_Trdstramlimithigh_TRDSTRAMLIMITHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trdstramlimithigh_TRDSTRAMLIMITHIGH_SHIFT 0

#define SMC_CLA_Trdstramwplow_TRDSTRAMWRAP_MASK  0x1
#define SMC_CLA_Trdstramwplow_TRDSTRAMWRAP_SHIFT 0

#define SMC_CLA_Trdstramwplow_TRDSTRAMWPLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trdstramwplow_TRDSTRAMWPLOW_SHIFT 2

#define SMC_CLA_Trdstramwphigh_TRDSTRAMWPHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trdstramwphigh_TRDSTRAMWPHIGH_SHIFT 0

#define SMC_CLA_Trdstramrplow_RSVD10_MASK  0x3
#define SMC_CLA_Trdstramrplow_RSVD10_SHIFT 0

#define SMC_CLA_Trdstramrplow_TRDSTRAMRPLOW_MASK  0xFFFFFFFC
#define SMC_CLA_Trdstramrplow_TRDSTRAMRPLOW_SHIFT 2

#define SMC_CLA_Trdstramrphigh_TRDSTRAMRPHIGH_MASK  0xFFFFFFFF
#define SMC_CLA_Trdstramrphigh_TRDSTRAMRPHIGH_SHIFT 0

#define SMC_CLA_Trdstramdata_TRDSTRAMDATA_MASK  0xFFFFFFFF
#define SMC_CLA_Trdstramdata_TRDSTRAMDATA_SHIFT 0

#define SMC_CLA_TrClusterFuseCfgLow_SCHARVESTSTRAP_MASK  0xFF
#define SMC_CLA_TrClusterFuseCfgLow_SCHARVESTSTRAP_SHIFT 0

#define SMC_CLA_TrClusterFuseCfgLow_TRACEENABLE_MASK  0x100
#define SMC_CLA_TrClusterFuseCfgLow_TRACEENABLE_SHIFT 8

#define SMC_CLA_TrClusterFuseCfgLow_DEBUGENABLE_MASK  0x600
#define SMC_CLA_TrClusterFuseCfgLow_DEBUGENABLE_SHIFT 9

#define SMC_CLA_TrClusterFuseCfgLow_RSVD1411_MASK  0x7800
#define SMC_CLA_TrClusterFuseCfgLow_RSVD1411_SHIFT 11

#define SMC_CLA_TrClusterFuseCfgLow_LOCK_MASK  0x8000
#define SMC_CLA_TrClusterFuseCfgLow_LOCK_SHIFT 15

#define SMC_CLA_TrClusterFuseCfgLow_CORE0ENABLE_MASK  0x10000
#define SMC_CLA_TrClusterFuseCfgLow_CORE0ENABLE_SHIFT 16

#define SMC_CLA_TrClusterFuseCfgLow_CORE0VID_MASK  0xE0000
#define SMC_CLA_TrClusterFuseCfgLow_CORE0VID_SHIFT 17

#define SMC_CLA_TrClusterFuseCfgLow_CORE1ENABLE_MASK  0x100000
#define SMC_CLA_TrClusterFuseCfgLow_CORE1ENABLE_SHIFT 20

#define SMC_CLA_TrClusterFuseCfgLow_CORE1VID_MASK  0xE00000
#define SMC_CLA_TrClusterFuseCfgLow_CORE1VID_SHIFT 21

#define SMC_CLA_TrClusterFuseCfgLow_CORE2ENABLE_MASK  0x1000000
#define SMC_CLA_TrClusterFuseCfgLow_CORE2ENABLE_SHIFT 24

#define SMC_CLA_TrClusterFuseCfgLow_CORE2VID_MASK  0xE000000
#define SMC_CLA_TrClusterFuseCfgLow_CORE2VID_SHIFT 25

#define SMC_CLA_TrClusterFuseCfgLow_CORE3ENABLE_MASK  0x10000000
#define SMC_CLA_TrClusterFuseCfgLow_CORE3ENABLE_SHIFT 28

#define SMC_CLA_TrClusterFuseCfgLow_CORE3VID_MASK  0xE0000000
#define SMC_CLA_TrClusterFuseCfgLow_CORE3VID_SHIFT 29

#define SMC_CLA_TrClusterFuseCfgHi_CORE4ENABLE_MASK  0x1
#define SMC_CLA_TrClusterFuseCfgHi_CORE4ENABLE_SHIFT 0

#define SMC_CLA_TrClusterFuseCfgHi_CORE4VID_MASK  0xE
#define SMC_CLA_TrClusterFuseCfgHi_CORE4VID_SHIFT 1

#define SMC_CLA_TrClusterFuseCfgHi_CORE5ENABLE_MASK  0x10
#define SMC_CLA_TrClusterFuseCfgHi_CORE5ENABLE_SHIFT 4

#define SMC_CLA_TrClusterFuseCfgHi_CORE5VID_MASK  0xE0
#define SMC_CLA_TrClusterFuseCfgHi_CORE5VID_SHIFT 5

#define SMC_CLA_TrClusterFuseCfgHi_CORE6ENABLE_MASK  0x100
#define SMC_CLA_TrClusterFuseCfgHi_CORE6ENABLE_SHIFT 8

#define SMC_CLA_TrClusterFuseCfgHi_CORE6VID_MASK  0xE00
#define SMC_CLA_TrClusterFuseCfgHi_CORE6VID_SHIFT 9

#define SMC_CLA_TrClusterFuseCfgHi_CORE7ENABLE_MASK  0x1000
#define SMC_CLA_TrClusterFuseCfgHi_CORE7ENABLE_SHIFT 12

#define SMC_CLA_TrClusterFuseCfgHi_CORE7VID_MASK  0xE000
#define SMC_CLA_TrClusterFuseCfgHi_CORE7VID_SHIFT 13

#define SMC_CLA_TrClusterFuseCfgHi_RSVD3116_MASK  0xFFFF0000
#define SMC_CLA_TrClusterFuseCfgHi_RSVD3116_SHIFT 16

#define SMC_CLA_TrScratchLo_DATA_MASK  0xFFFFFFFF
#define SMC_CLA_TrScratchLo_DATA_SHIFT 0

#define SMC_CLA_TrScratchHi_DATA_MASK  0xFFFFFFFF
#define SMC_CLA_TrScratchHi_DATA_SHIFT 0

#define SMC_CLA_TrScratchpadLo_DATA_MASK  0xFFFFFFFF
#define SMC_CLA_TrScratchpadLo_DATA_SHIFT 0

#define SMC_CLA_TrScratchpadHi_DATA_MASK  0xFFFFFFFF
#define SMC_CLA_TrScratchpadHi_DATA_SHIFT 0

#define REMAPPED_REGION_MEM_WORD_DATA_MASK  0xFFFFFFFFFFFFFFFF
#define REMAPPED_REGION_MEM_WORD_DATA_SHIFT 0

#define PLIC_PRIORITY_VALUE_MASK  0x7
#define PLIC_PRIORITY_VALUE_SHIFT 0

#define PLIC_PENDING_VALUE_MASK  0xFFFFFFFF
#define PLIC_PENDING_VALUE_SHIFT 0

#define PLIC_ENABLE_VALUE_MASK  0xFFFFFFFF
#define PLIC_ENABLE_VALUE_SHIFT 0

#define PLIC_THRESHOLD_VALUE_MASK  0x7
#define PLIC_THRESHOLD_VALUE_SHIFT 0

#define PLIC_CLAIM_COMPLETE_VALUE_MASK  0xFFFFFFFF
#define PLIC_CLAIM_COMPLETE_VALUE_SHIFT 0

#define CLINT_MSIP_VALUE_MASK  0x1
#define CLINT_MSIP_VALUE_SHIFT 0

#define CLINT_MSIP_RSVD0_MASK  0xFFFFFFFE
#define CLINT_MSIP_RSVD0_SHIFT 1

#define CLINT_MTIMECMP_COUNT_MASK  0xFFFFFFFFFFFFFFFF
#define CLINT_MTIMECMP_COUNT_SHIFT 0

#define CLINT_MTIME_COUNT_MASK  0xFFFFFFFFFFFFFFFF
#define CLINT_MTIME_COUNT_SHIFT 0

#define BUS_ERROR_UNIT_CAUSE_DATA_MASK  0x7
#define BUS_ERROR_UNIT_CAUSE_DATA_SHIFT 0

#define BUS_ERROR_UNIT_PHYS_ADDR_VALUE_MASK  0xFFFFFFFFFFFFFF
#define BUS_ERROR_UNIT_PHYS_ADDR_VALUE_SHIFT 0

#define BUS_ERROR_UNIT_ENABLE_RSVD0_MASK  0x1
#define BUS_ERROR_UNIT_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_ENABLE_ICACHE_TLBUS_MASK  0x2
#define BUS_ERROR_UNIT_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_ENABLE_ICACHE_CORRECTABLE_MASK  0x4
#define BUS_ERROR_UNIT_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_ENABLE_RSVD3_MASK  0x8
#define BUS_ERROR_UNIT_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_ENABLE_RSVD4_MASK  0x10
#define BUS_ERROR_UNIT_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_ENABLE_DCACHE_TLBUS_MASK  0x20
#define BUS_ERROR_UNIT_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_ENABLE_DCACHE_CORRECTABLE_MASK  0x40
#define BUS_ERROR_UNIT_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_ENABLE_DCACHE_UNCORRECTABLE_MASK  0x80
#define BUS_ERROR_UNIT_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD0_MASK  0x1
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_TLBUS_MASK  0x2
#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_CORRECTABLE_MASK  0x4
#define BUS_ERROR_UNIT_PLIC_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD3_MASK  0x8
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD4_MASK  0x10
#define BUS_ERROR_UNIT_PLIC_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_TLBUS_MASK  0x20
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_CORRECTABLE_MASK  0x40
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_UNCORRECTABLE_MASK  0x80
#define BUS_ERROR_UNIT_PLIC_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_RSVD0_MASK  0x1
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_ICACHE_TLBUS_MASK  0x2
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_ICACHE_CORRECTABLE_MASK  0x4
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_RSVD3_MASK  0x8
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_RSVD4_MASK  0x10
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_DCACHE_TLBUS_MASK  0x20
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_DCACHE_CORRECTABLE_MASK  0x40
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_ACCRUED_ENABLE_DCACHE_UNCORRECTABLE_MASK  0x80
#define BUS_ERROR_UNIT_ACCRUED_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD0_MASK  0x1
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD0_SHIFT 0

#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_TLBUS_MASK  0x2
#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_TLBUS_SHIFT 1

#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_CORRECTABLE_MASK  0x4
#define BUS_ERROR_UNIT_LOCAL_ENABLE_ICACHE_CORRECTABLE_SHIFT 2

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD3_MASK  0x8
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD3_SHIFT 3

#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD4_MASK  0x10
#define BUS_ERROR_UNIT_LOCAL_ENABLE_RSVD4_SHIFT 4

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_TLBUS_MASK  0x20
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_TLBUS_SHIFT 5

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_CORRECTABLE_MASK  0x40
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_CORRECTABLE_SHIFT 6

#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_UNCORRECTABLE_MASK  0x80
#define BUS_ERROR_UNIT_LOCAL_ENABLE_DCACHE_UNCORRECTABLE_SHIFT 7

#endif
