=====
SETUP
-2.323
6.049
3.725
sys_clk_ibuf
0.000
0.683
graphics_processing_unit/DDR3_MIG/gw3_top/i4/stop_reg_2_s0
1.341
1.573
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
6.049
=====
SETUP
-0.853
10.902
10.049
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4
7.832
8.064
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_1_s0
8.746
9.301
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs
10.902
=====
SETUP
-0.751
10.799
10.049
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4
7.832
8.064
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_2_s0
8.737
9.108
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs
10.799
=====
SETUP
-0.628
10.676
10.049
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4
7.832
8.064
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_4_s0
8.746
9.301
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs
10.676
=====
SETUP
-0.409
10.458
10.049
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4
7.832
8.064
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_0_s0
8.486
8.857
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs
10.458
=====
SETUP
-0.402
5.915
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_1_s0
5.915
=====
SETUP
-0.374
5.887
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_1_s0
5.887
=====
SETUP
-0.374
5.886
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_7_s0
5.886
=====
SETUP
-0.372
5.885
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_5_s0
5.885
=====
SETUP
-0.335
10.384
10.049
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4
7.832
8.064
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_5_s0
8.491
9.008
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs
10.384
=====
SETUP
-0.326
5.839
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_0_s0
5.839
=====
SETUP
-0.282
10.331
10.049
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4
7.832
8.064
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_7_s0
8.734
9.105
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs
10.331
=====
SETUP
-0.236
5.749
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_2_s0
5.749
=====
SETUP
-0.236
5.749
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_3_s0
5.749
=====
SETUP
-0.236
10.285
10.049
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4
7.832
8.064
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_3_s0
8.243
8.760
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs
10.285
=====
SETUP
-0.236
5.748
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_6_s0
5.748
=====
SETUP
-0.234
5.747
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_4_s0
5.747
=====
SETUP
-0.206
5.719
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_4_s0
5.719
=====
SETUP
-0.206
5.719
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_5_s0
5.719
=====
SETUP
-0.159
5.672
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_6_s0
5.672
=====
SETUP
-0.131
5.644
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_2_s0
5.644
=====
SETUP
-0.131
5.644
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_3_s0
5.644
=====
SETUP
-0.079
5.592
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_7_s0
5.592
=====
SETUP
-0.032
5.545
5.513
graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen
1.446
1.628
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll
1.754
2.147
graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_0_s0
5.545
=====
SETUP
0.001
12.323
12.324
cam1_pclk_ibuf
0.000
0.683
graphics_processing_unit/u_cmos_add/cam1_pixel_cnt_9_s0
2.359
2.591
graphics_processing_unit/u_cmos_add/pixel_increase_flag_s7
3.096
3.651
graphics_processing_unit/u_cmos_add/pixel_increase_flag_s8
4.064
4.435
graphics_processing_unit/u_cmos_add/pixel_increase_flag_s1
4.852
5.369
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n33_s0
6.248
6.765
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_0_s
7.733
8.104
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_1_s
8.104
8.139
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_2_s
8.139
8.174
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_3_s
8.174
8.209
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_4_s
8.209
8.244
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_5_s
8.244
8.714
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Equal.rgraynext_5_s0
9.141
9.658
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n138_s0
10.423
10.972
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n139_s0
10.972
11.007
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n140_s0
11.007
11.043
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n141_s0
11.043
11.078
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n142_s0
11.078
11.113
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rempty_val_s1
11.753
12.323
graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0
12.323
=====
HOLD
-1.442
0.234
1.677
graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/n63_s2
0.002
0.234
graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1
0.234
=====
HOLD
-1.442
0.234
1.677
graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/n63_s2
0.002
0.234
graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1
0.234
=====
HOLD
-1.350
0.675
2.025
cam0_vsync_ibuf
0.000
0.675
graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0
0.675
=====
HOLD
-1.039
0.986
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0
0.986
=====
HOLD
-0.804
1.221
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0
1.221
=====
HOLD
-0.804
1.221
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0
1.221
=====
HOLD
-0.804
1.221
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0
1.221
=====
HOLD
-0.693
1.332
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0
1.332
=====
HOLD
-0.684
1.341
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0
0.524
0.725
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0
1.341
=====
HOLD
-0.682
1.343
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0
1.343
=====
HOLD
-0.682
1.343
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0
1.343
=====
HOLD
-0.560
1.465
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0
1.465
=====
HOLD
-0.558
1.173
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem
1.173
=====
HOLD
-0.492
1.533
2.025
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0
0.524
0.726
graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0
1.533
=====
HOLD
-0.433
1.298
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem
1.298
=====
HOLD
-0.423
1.308
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem
1.308
=====
HOLD
-0.317
1.413
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem
1.413
=====
HOLD
-0.294
2.466
2.760
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_s0
1.631
1.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_s0
2.466
=====
HOLD
-0.209
0.987
1.196
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0
0.987
=====
HOLD
-0.209
0.987
1.196
graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0
0.987
=====
HOLD
-0.170
2.342
2.512
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_8_s0
1.631
1.833
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD_8_s0
2.110
2.342
Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_8_s0
2.342
=====
HOLD
-0.153
1.577
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem
1.577
=====
HOLD
-0.139
1.591
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem
1.591
=====
HOLD
-0.134
1.596
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem
1.596
=====
HOLD
-0.122
1.609
1.731
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0
0.524
0.726
graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem
1.609
