{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678910331828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678910331831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 15:58:51 2023 " "Processing started: Wed Mar 15 15:58:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678910331831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678910331831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678910331831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678910332657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "mux2to1.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333675 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behavior " "Found design unit 1: register32-Behavior" {  } { { "register32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/register32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333694 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Behavior " "Found design unit 1: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/mux4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333707 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-Behavior " "Found design unit 1: UZE-Behavior" {  } { { "UZE.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/UZE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333724 ""} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Found entity 1: UZE" {  } { { "UZE.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/UZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-Behavior " "Found design unit 1: data_path-Behavior" {  } { { "data_path.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/data_path.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333738 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/data_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Behavior " "Found design unit 1: add-Behavior" {  } { { "add.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/add.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333773 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-Behavior " "Found design unit 1: LZE-Behavior" {  } { { "LZE.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/LZE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333798 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/LZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behaviour " "Found design unit 1: ALU-Behaviour" {  } { { "ALU.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-Behavior " "Found design unit 1: fulladd-Behavior" {  } { { "fulladd.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333856 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behaviour " "Found design unit 1: adder4-Behaviour" {  } { { "adder4.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/adder4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333883 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16-Behaviour " "Found design unit 1: adder16-Behaviour" {  } { { "adder16.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/adder16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333899 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/adder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333915 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-Behavior " "Found design unit 1: RED-Behavior" {  } { { "RED.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/RED.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333930 ""} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Found entity 1: RED" {  } { { "RED.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/RED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Behavior " "Found design unit 1: data_mem-Behavior" {  } { { "data_mem.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/data_mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333946 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-Behaviour " "Found design unit 1: adder32-Behaviour" {  } { { "adder32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333961 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/adder32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-description " "Found design unit 1: Control-description" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678910333982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678910333982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control " "Elaborating entity \"Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678910334259 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334268 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334269 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334269 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334269 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334269 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334269 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334270 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334270 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334270 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334270 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334270 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334271 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334271 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"en\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334271 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wen Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"wen\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334271 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334272 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334272 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334272 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334272 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334272 "|Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 Control.vhd(37) " "VHDL Process Statement warning at Control.vhd(37): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678910334273 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] Control.vhd(37) " "Inferred latch for \"IM_MUX2\[0\]\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334279 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] Control.vhd(37) " "Inferred latch for \"IM_MUX2\[1\]\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334280 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 Control.vhd(37) " "Inferred latch for \"IM_MUX1\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334280 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] Control.vhd(37) " "Inferred latch for \"ALU_op\[0\]\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334281 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] Control.vhd(37) " "Inferred latch for \"ALU_op\[1\]\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334281 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] Control.vhd(37) " "Inferred latch for \"ALU_op\[2\]\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334282 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux Control.vhd(37) " "Inferred latch for \"B_Mux\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334282 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux Control.vhd(37) " "Inferred latch for \"A_Mux\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334282 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux Control.vhd(37) " "Inferred latch for \"REG_Mux\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334283 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen Control.vhd(37) " "Inferred latch for \"wen\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334283 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en Control.vhd(37) " "Inferred latch for \"en\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334283 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z Control.vhd(37) " "Inferred latch for \"ld_Z\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334284 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z Control.vhd(37) " "Inferred latch for \"clr_Z\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334284 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C Control.vhd(37) " "Inferred latch for \"ld_C\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334285 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C Control.vhd(37) " "Inferred latch for \"clr_C\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334285 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B Control.vhd(37) " "Inferred latch for \"clr_B\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334286 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B Control.vhd(37) " "Inferred latch for \"ld_B\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334286 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A Control.vhd(37) " "Inferred latch for \"ld_A\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334287 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A Control.vhd(37) " "Inferred latch for \"clr_A\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334287 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC Control.vhd(37) " "Inferred latch for \"inc_PC\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334287 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC Control.vhd(37) " "Inferred latch for \"ld_PC\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334288 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR Control.vhd(37) " "Inferred latch for \"ld_IR\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334288 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR Control.vhd(37) " "Inferred latch for \"clr_IR\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334289 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] Control.vhd(37) " "Inferred latch for \"DATA_Mux\[0\]\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334290 "|Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] Control.vhd(37) " "Inferred latch for \"DATA_Mux\[1\]\" at Control.vhd(37)" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678910334290 "|Control"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ld_Z\$latch ld_C\$latch " "Duplicate LATCH primitive \"ld_Z\$latch\" merged with LATCH primitive \"ld_C\$latch\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678910335211 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1678910335211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_Mux\$latch " "Latch A_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal present_state.state_1" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335211 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_Mux\$latch " "Latch B_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal present_state.state_1" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335211 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX1\$latch " "Latch IM_MUX1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335211 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_Mux\$latch " "Latch REG_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335211 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[0\]\$latch " "Latch IM_MUX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335211 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[1\]\$latch " "Latch IM_MUX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[0\]\$latch " "Latch DATA_Mux\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_0 " "Ports D and ENA on the latch are fed by the same signal present_state.state_0" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[1\]\$latch " "Latch DATA_Mux\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[0\]\$latch " "Latch ALU_op\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[28\] " "Ports D and ENA on the latch are fed by the same signal INST\[28\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[1\]\$latch " "Latch ALU_op\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[2\]\$latch " "Latch ALU_op\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inc_PC\$latch " "Latch inc_PC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_PC\$latch " "Latch ld_PC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_A\$latch " "Latch clr_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335212 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_B\$latch " "Latch clr_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_C\$latch " "Latch clr_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_Z\$latch " "Latch clr_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_A\$latch " "Latch ld_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_B\$latch " "Latch ld_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[28\] " "Ports D and ENA on the latch are fed by the same signal INST\[28\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_C\$latch " "Latch ld_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wen\$latch " "Latch wen\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en\$latch " "Latch en\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678910335213 ""}  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678910335213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clr_IR GND " "Pin \"clr_IR\" is stuck at GND" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1678910335275 "|Control|clr_IR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1678910335275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678910335345 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add " "Ignored assignments for entity \"add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity add -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity add -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity add -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity add -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity add -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1678910335725 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1678910335725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678910336178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910336178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mclk " "No output dependent on input pin \"mclk\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|mclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[0\] " "No output dependent on input pin \"INST\[0\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[1\] " "No output dependent on input pin \"INST\[1\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[2\] " "No output dependent on input pin \"INST\[2\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[3\] " "No output dependent on input pin \"INST\[3\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[4\] " "No output dependent on input pin \"INST\[4\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[5\] " "No output dependent on input pin \"INST\[5\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[6\] " "No output dependent on input pin \"INST\[6\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[7\] " "No output dependent on input pin \"INST\[7\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[8\] " "No output dependent on input pin \"INST\[8\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[9\] " "No output dependent on input pin \"INST\[9\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[10\] " "No output dependent on input pin \"INST\[10\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[11\] " "No output dependent on input pin \"INST\[11\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[12\] " "No output dependent on input pin \"INST\[12\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[13\] " "No output dependent on input pin \"INST\[13\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[14\] " "No output dependent on input pin \"INST\[14\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[15\] " "No output dependent on input pin \"INST\[15\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[16\] " "No output dependent on input pin \"INST\[16\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[17\] " "No output dependent on input pin \"INST\[17\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[18\] " "No output dependent on input pin \"INST\[18\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[19\] " "No output dependent on input pin \"INST\[19\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[20\] " "No output dependent on input pin \"INST\[20\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[21\] " "No output dependent on input pin \"INST\[21\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[22\] " "No output dependent on input pin \"INST\[22\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[23\] " "No output dependent on input pin \"INST\[23\]\"" {  } { { "Control.vhd" "" { Text "/home/student2/jsma/COE 608/Lab5/Control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678910338273 "|Control|INST[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678910338273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678910338275 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678910338275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678910338275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678910338275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1006 " "Peak virtual memory: 1006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678910338622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 15:58:58 2023 " "Processing ended: Wed Mar 15 15:58:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678910338622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678910338622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678910338622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678910338622 ""}
