#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep 11 22:11:26 2025
# Process ID: 23972
# Current directory: D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23852 D:\FSRCNN_imple2\ip_repo\AXIS_Expanding_Layer_v19.1_0910\AXIS_Expanding_Layer_v19.1_0910.xpr
# Log file: D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/vivado.log
# Journal file: D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910\vivado.jou
# Running On: DESKTOP-DD0PJLS, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
#-----------------------------------------------------------
start_gui
open_project D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'expand_dsp_macro_1' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'expand_dsp_macro_1' has been replaced in the IP Catalog by 'DSP Macro (1.0)'.
WARNING: [IP_Flow 19-2162] IP 'expand_fifo_generator_1' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'expand_fifo_generator_1' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'AXIS_Expanding_Layer_v19.1_0910.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1761.355 ; gain = 273.172
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'expand_dsp_macro_1' is locked:
* IP definition 'xbip_dsp48_macro (3.0)' for IP 'expand_dsp_macro_1' has been replaced in the IP Catalog by 'DSP Macro (1.0)'.
INFO: [Coretcl 2-1816] Migrated 'expand_dsp_macro_1.xci'
  Source files are located in 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1'
  Output files are located in 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.gen/sources_1/ip/expand_dsp_macro_1'.
WARNING: [IP_Flow 19-2162] IP 'expand_fifo_generator_1' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'expand_fifo_generator_1' (customized with software release 2019.1) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'expand_fifo_generator_1.xci'
  Source files are located in 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1'
  Output files are located in 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.gen/sources_1/ip/expand_fifo_generator_1'.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset expand_dsp_macro_1 [get_ips  {expand_dsp_macro_1 expand_fifo_generator_1}] -log ip_upgrade.log
Upgrading 'expand_dsp_macro_1'
INFO: [Project 1-386] Moving file 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.xci' from fileset 'expand_dsp_macro_1' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded expand_dsp_macro_1 from xbip_dsp48_macro 3.0 to DSP Macro 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'expand_dsp_macro_1'...
Upgrading 'expand_fifo_generator_1'
INFO: [Project 1-386] Moving file 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci' from fileset 'expand_fifo_generator_1' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded expand_fifo_generator_1 (FIFO Generator 13.2) from revision 4 to revision 7
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'expand_fifo_generator_1'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {expand_dsp_macro_1 expand_fifo_generator_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\FSRCNN_imple2\ip_repo\AXIS_Expanding_Layer_v19.1_0910\AXIS_Expanding_Layer_v19.1_0910.srcs\sources_1\component.xml}
WARNING: [IP_Flow 19-4963] expand_fifo_generator_1 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu104:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Convolution.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_pipelined_multiplier_2stage.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/Expanding_Layer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Convolution.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_pipelined_multiplier_2stage.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/Expanding_Layer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
report_ip_status -name ip_status 
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property board_part xilinx.com:zcu102:part0:3.4 [current_project]
WARNING: [Project 1-153] The current project device 'xczu7ev-ffvc1156-2-e' does not match with the device on the 'XILINX.COM:ZCU102:PART0:3.4' board part. A device change to match the device on 'XILINX.COM:ZCU102:PART0:3.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynquplus (xczu9eg-ffvb1156-2-e)
reset_property board_connections [get_projects AXIS_Expanding_Layer_v19.1_0910]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] expand_fifo_generator_1 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu104:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] expand_fifo_generator_1 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu104:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'o_conv_data' has a dependency on the module local parameter or undefined parameter 'CONV_DATA_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'widthCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'heightCounter' has a dependency on the module local parameter or undefined parameter 'INPUT_HEIGHT'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {expand_dsp_macro_1 expand_fifo_generator_1}] -log ip_upgrade.log
Upgrading 'expand_dsp_macro_1'
INFO: [IP_Flow 19-3420] Updated expand_dsp_macro_1 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'expand_dsp_macro_1'...
Upgrading 'expand_fifo_generator_1'
INFO: [IP_Flow 19-3420] Updated expand_fifo_generator_1 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'expand_fifo_generator_1'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {expand_dsp_macro_1 expand_fifo_generator_1}] -no_script -sync -force -quiet
generate_target all [get_files  {d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.xci d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'expand_dsp_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'expand_dsp_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'expand_dsp_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'expand_fifo_generator_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'expand_fifo_generator_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'expand_fifo_generator_1'...
catch { config_ip_cache -export [get_ips -all expand_dsp_macro_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: expand_dsp_macro_1
catch { config_ip_cache -export [get_ips -all expand_fifo_generator_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: expand_fifo_generator_1
export_ip_user_files -of_objects [get_files d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci]
launch_runs expand_dsp_macro_1_synth_1 expand_fifo_generator_1_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: expand_dsp_macro_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: expand_fifo_generator_1
[Thu Sep 11 22:13:35 2025] Launched expand_dsp_macro_1_synth_1, expand_fifo_generator_1_synth_1...
Run output will be captured here:
expand_dsp_macro_1_synth_1: D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/expand_dsp_macro_1_synth_1/runme.log
expand_fifo_generator_1_synth_1: D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/expand_fifo_generator_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1.xci] -directory D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.ip_user_files -ipstatic_source_dir D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/modelsim} {questa=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/questa} {riviera=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1.xci] -directory D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.ip_user_files/sim_scripts -ip_user_files_dir D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.ip_user_files -ipstatic_source_dir D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/modelsim} {questa=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/questa} {riviera=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/riviera} {activehdl=D:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] expand_dsp_macro_1 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:zcu102:part0:3.4'
WARNING: [IP_Flow 19-5226] Project source file 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/component.xml' ignored by IP packager.
report_ip_status -name ip_status 
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-2976] File Group 'xilinx_anylanguagesynthesis (Synthesis)': The referenced subcore "xilinx.com:ip:xbip_dsp48_macro:3.0" is not found in the IP catalog.
CRITICAL WARNING: [IP_Flow 19-2976] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': The referenced subcore "xilinx.com:ip:xbip_dsp48_macro:3.0" is not found in the IP catalog.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1'
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-2976] File Group 'xilinx_anylanguagesynthesis (Synthesis)': The referenced subcore "xilinx.com:ip:xbip_dsp48_macro:3.0" is not found in the IP catalog.
CRITICAL WARNING: [IP_Flow 19-2976] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': The referenced subcore "xilinx.com:ip:xbip_dsp48_macro:3.0" is not found in the IP catalog.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of ''. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1'
ipx::unload_core d:/FSRCNN_imple2/ip_repo/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/component.xml
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 22:15:52 2025...
