# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_project_current.srcs/sources_1/ip/small_nine_red_rom/sim/small_nine_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_nine_rom/sim/small_nine_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_eight_red_rom/sim/small_eight_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_eight_rom/sim/small_eight_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_seven_red_rom/sim/small_seven_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_seven_rom/sim/small_seven_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_six_red_rom/sim/small_six_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_six_rom/sim/small_six_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_five_red_rom/sim/small_five_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_five_rom/sim/small_five_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_four_red_rom/sim/small_four_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_four_rom/sim/small_four_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_three_red_rom/sim/small_three_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_three_rom/sim/small_three_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_two_red_rom/sim/small_two_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_two_rom/sim/small_two_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_one_red_rom/sim/small_one_red_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/small_one_rom/sim/small_one_rom.v" \
"../../../../final_project_current.srcs/sources_1/ip/assignments_rom/sim/assignments_rom.v" \
"../../../../final_project_current.srcs/sources_1/new/clk_wiz_lab3.v" \

sv xil_defaultlib  \
"../../../../final_project_current.srcs/sources_1/new/assignments_registry.sv" \
"../../../../final_project_current.srcs/sources_1/new/create_a_row.sv" \
"../../../../final_project_current.srcs/sources_1/new/debounce.sv" \
"../../../../final_project_current.srcs/sources_1/new/display_hex.sv" \
"../../../../final_project_current.srcs/sources_1/new/eights_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/fives_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/fours_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/generate_rows.sv" \
"../../../../final_project_current.srcs/sources_1/new/get_permutations.sv" \
"../../../../final_project_current.srcs/sources_1/new/iterative_solver_wth_reset.sv" \
"../../../../final_project_current.srcs/sources_1/new/nines_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/ones_pixels.v" \
"../../../../final_project_current.srcs/sources_1/new/sevens_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/sixes_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/solved_disp.sv" \
"../../../../final_project_current.srcs/sources_1/new/threes_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/top_level_fresher.sv" \
"../../../../final_project_current.srcs/sources_1/new/top_level_solver.sv" \
"../../../../final_project_current.srcs/sources_1/new/translator.sv" \
"../../../../final_project_current.srcs/sources_1/new/twos_pixels.sv" \
"../../../../final_project_current.srcs/sources_1/new/xvga.sv" \
"../../../../final_project_current.srcs/sim_1/new/fresh_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
