s
p $xmm0
q
v
b four_of_a_kind_asm
r
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
p $xmm0
p $xmm0.v16_int8 
q
b four_of_a_kind_asm
r
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
p $xmm0.v16_int8 
s
s
p $xmm0.v16_int8 
p $xmm1.v16_int8 
q
b four_of_a_kind_asm
r
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
p $xmm0.v16_int8 
p $xmm1.v16_int8 
s
s
s
s
p $xmm0.v16_int8 
p $xmm1.v16_int8 
p $xmm2.v16_int8 
p $xmm3.v16_int8 
si
si
si
si
si
si
p $xmm4.v16_int8 
p $xmm5.v16_int8 
p $xmm6.v16_int8 
s
s
s
p $xmm4.v16_int8 
q
q
b four_of_a_kind_asm
r
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
p $xmm4.v16_int8 
s
s
s
p $xmm4.v16_int8 
p $xmm10.v16_int8 
s
s
s
p $xmm4.v16_int8 
s
p $xmm4.v16_int8 
p $xmm4.v4_int32 
s
s
s
s
s
p $xmm4.v4_int32 
q
q
b four_of_a_kind_asm
r
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
p $xmm0.v16_int8 
p $xmm1.v16_int8 
p $xmm2.v16_int8 
p $xmm3.v16_int8 
s
s
s
p $xmm4.v16_int8 
p $xmm5.v16_int8 
p $xmm6.v16_int8 
s
s
s
p $xmm4.v16_int8 
p $xmm5.v16_int8 
p $xmm6.v16_int8 
s
s
s
p $xmm4.v16_int8 
p $xmm5.v16_int8 
p $xmm6.v16_int8 
s
s
s
s
s
s
s
s
p $xmm4.v16_int8 
s
p $xmm4.v16_int8 
s
s
s
s
s
s
s
s
s
s
s
s
p $xmm0.v16_int8 
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
p $xmm0.v16_int8 
q
