(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = ({(~&((8'h9c) - (8'ha1)))} ? ({((8'had) ? (8'h9e) : (8'ha6))} <<< {(+(8'ha2))}) : (~|(~|((8'hab) ? (8'haf) : (8'haa))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h38):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire signed [(4'h9):(1'h0)] wire11;
  wire [(4'h8):(1'h0)] wire10;
  wire signed [(3'h5):(1'h0)] wire9;
  wire [(3'h5):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire [(4'ha):(1'h0)] wire6;
  wire [(2'h2):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (($unsigned(wire1) >= $unsigned($signed(wire1))) ?
                     $unsigned((wire1[(3'h7):(3'h7)] ?
                         $signed(wire0) : {wire0})) : (-$signed(wire1[(2'h2):(1'h0)])));
  assign wire5 = wire0[(3'h7):(3'h5)];
  assign wire6 = $signed((((+(8'ha3)) ? wire3[(2'h3):(1'h1)] : $signed(wire0)) ?
                     ((wire2 >>> wire0) < wire2[(1'h1):(1'h0)]) : wire3));
  assign wire7 = {$signed($signed(wire3[(1'h1):(1'h1)]))};
  assign wire8 = {$signed(wire1[(2'h2):(1'h1)])};
  assign wire9 = (wire2[(4'hb):(1'h0)] & ({wire6} ? (8'ha3) : wire8));
  assign wire10 = (~(+{wire9[(2'h2):(2'h2)]}));
  assign wire11 = (+$signed({$signed(wire4)}));
endmodule