// Seed: 1601991301
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    inout supply1 id_11
);
  assign id_6 = id_7 + id_9;
  wire id_13;
  logic [7:0] id_14;
  assign id_14[1] = (1);
endmodule
module module_1 (
    inout supply0 id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  module_0(
      id_0, id_0, id_0, id_0, id_1, id_0, id_1, id_0, id_0, id_0, id_0, id_0
  );
endmodule
