//
// this module maps our 16-bit architecture to the 32-bit wishbone interface
// to make this work we need to set some standards:
//
// 1. the 32b words will always be written in 2 instructions (high word, low word). writing the low will
// trigger the we signal towards the SD controller
//
// 2. the controller expects the 32b word to be little endian; this should be handled by
// the software driving the controller
//
// 3. all 4 registers will be memory mapped sequentially towards the CPU
//

module sd_io_wrap (
	input clk,
	input reset,
	input [15:0] i_IO_data,
	input [7:0] i_IO_addr,
	input i_IO_we,
	input i_IO_re,
	output [15:0] o_IO_data,
	// towards sd card
	output o_cs_n,
	output o_sck,
	output o_mosi,
	input	i_miso
);

wire [31:0] SDresponse;
reg [31:0] SDwrite;
wire [15:0] o_IO_data_prep;
wire [2:0] adj_addr;
reg [1:0] SDaddr;
wire ena, bus_grant, o_int, long_ena;
reg SDwe;

reg [15:0] CMD_hi, CMD_lo;
reg [15:0] DATA_hi, DATA_lo;
reg [15:0] FIFO1_hi, FIFO1_lo;
reg [15:0] FIFO0_hi, FIFO0_lo;

reg [1:0] fsm;
reg extend_ena;

assign ena = (i_IO_addr >= 8'ha0 && i_IO_addr < 8'hb0) ? 1'b1 : 1'b0;
assign long_ena = extend_ena || ena;
assign adj_addr = i_IO_addr[3:1];
assign bus_grant = 1'b1;

assign o_IO_data_prep = (adj_addr[0]) ? SDresponse[15:0] : SDresponse[31:16];
assign o_IO_data = (ena) ? o_IO_data_prep : 1'bZ;
// i need to do something with acknowledging the read after the low word...


sdspi sd (
	.i_clk				(clk),
	.i_wb_cyc			(long_ena),
	.i_wb_stb			(long_ena),
	.i_wb_we			(SDwe),
	.i_wb_addr		(SDaddr),
	.i_wb_data		(SDwrite),
	//.o_wb_ack			(),
	.o_wb_data		(SDresponse),
	.o_cs_n				(o_cs_n),
	.o_sck				(o_sck),
	.o_mosi				(o_mosi),
	.i_miso				(i_miso),
	.o_int				(o_int),
	.i_bus_grant	(bus_grant)
);

// we need a little state machine that handles the write to sdspi if required
// because the signals don't line up. We also need to save the address for a
// clock

parameter IDLE = 2'b0, WRITE = 2'b01, CLEAR = 2'b10;

always @(posedge clk)
begin
	if (reset) begin
		CMD_lo  <= 0;
		CMD_hi  <= 0;
		DATA_lo <= 0;
		DATA_hi <= 0;
		FIFO0_lo <= 0;
		FIFO1_hi <= 0;
		fsm = IDLE;
	end else begin
		case(fsm)
			IDLE:
				begin
					SDwe = 1'b0;
					extend_ena = 1'b0;
					SDaddr = i_IO_addr[3:2];

					if (i_IO_we) begin
						if (adj_addr[0]) begin
							case(SDaddr)
								0: CMD_lo <= i_IO_data;
								1: DATA_lo <= i_IO_data;
								2: FIFO0_lo <= i_IO_data;
								3: FIFO1_lo <= i_IO_data;
							endcase
							fsm = WRITE;
						end else begin
							case(SDaddr)
								0: CMD_hi <= i_IO_data;
								1: DATA_hi <= i_IO_data;
								2: FIFO0_hi <= i_IO_data;
								3: FIFO1_hi <= i_IO_data;
							endcase
						end
					end
				end
			WRITE:
				begin
					case(SDaddr)
						0: SDwrite = {{CMD_hi}, {CMD_lo}};
						1: SDwrite = {{DATA_hi}, {DATA_lo}};
						2: SDwrite = {{FIFO0_hi}, {FIFO0_lo}};
						3: SDwrite = {{FIFO1_hi}, {FIFO1_lo}};
						default: SDwrite = 0;
					endcase
					SDwe = 1'b1;
					extend_ena = 1'b1;
					fsm = CLEAR;
				end
			CLEAR:
				begin
					// we have just written the value so we can clear all regs
					CMD_lo  <= 0;
					CMD_hi  <= 0;
					DATA_lo <= 0;
					DATA_hi <= 0;
					FIFO0_lo <= 0;
					FIFO1_hi <= 0;
					SDwrite = 0;
					fsm = IDLE;
				end
			default: fsm = IDLE;
		endcase
	end
end

endmodule