- arinc653.aadl
  * Provide an example to model a system
    with ARINC653 related partitions and there association
    within a multi-core architecture
    
- simple.aadl
  * Simple model to capture a multi-core architecture with
    a simple processor
    
- cache.aadl
  * Include processor cache, its associated bus and
    the underlying accessing core.
  * The numbers about the cache size and latency are
    available on:
       * http://arstechnica.com/gadgets/2002/07/caching/2/
       * http://en.wikipedia.org/wiki/Intel_Core_%28microarchitecture%29
