

================================================================
== Vivado HLS Report for 'top_level'
================================================================
* Date:           Wed Jan 17 14:58:13 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   29|    2|   30|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_doubleur_fu_176     |doubleur     |    0|    3|    1|    4|   none  |
        |grp_comparateur_fu_194  |comparateur  |    0|   13|    1|   14|   none  |
        |grp_filtre1_fu_216      |filtre1      |    0|   24|    1|   25|   none  |
        |grp_carre_fu_238        |carre        |    0|    8|    1|    9|   none  |
        |grp_filtre2_fu_254      |filtre2      |    0|   24|    1|   25|   none  |
        |grp_racine_fu_276       |racine       |    0|   28|    1|   29|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |       96|      -|     900|   2922|
|Instance         |        0|     56|    6043|   6576|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|     56|    6943|   9498|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|     23|       5|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_carre_fu_238        |carre        |        0|      3|   214|   196|
    |grp_comparateur_fu_194  |comparateur  |        0|      0|   581|  1196|
    |grp_doubleur_fu_176     |doubleur     |        0|      0|     2|    44|
    |grp_filtre1_fu_216      |filtre1      |        0|     25|  2070|  1718|
    |grp_filtre2_fu_254      |filtre2      |        0|     25|  2070|  1703|
    |grp_racine_fu_276       |racine       |        0|      3|  1106|  1719|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |        0|     56|  6043|  6576|
    +------------------------+-------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+-----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT | Depth| Bits| Size:D*B|
    +----------------+---------+-----+-----+------+-----+---------+
    |doub1_1_fifo_U  |       16|  150|  487|  8192|   32|   262144|
    |doub2_1_fifo_U  |       16|  150|  487|  8192|   32|   262144|
    |fifo1_1_fifo_U  |       16|  150|  487|  8192|   32|   262144|
    |fifo2_1_fifo_U  |       16|  150|  487|  8192|   32|   262144|
    |fifo3_1_fifo_U  |       16|  150|  487|  8192|   32|   262144|
    |fifo4_1_fifo_U  |       16|  150|  487|  8192|   32|   262144|
    +----------------+---------+-----+-----+------+-----+---------+
    |Total           |       96|  900| 2922| 49152|  192|  1572864|
    +----------------+---------+-----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------+-----+-----+------------+------------------------+--------------+
|clk        |  in |    1| ap_ctrl_hs | top_level::top_level.1 | return value |
|reset      |  in |    1| ap_ctrl_hs | top_level::top_level.1 | return value |
|e_dout     |  in |   32|   ap_fifo  |            e           |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |            e           |    pointer   |
|e_read     | out |    1|   ap_fifo  |            e           |    pointer   |
|s_din      | out |   32|   ap_fifo  |            s           |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |            s           |    pointer   |
|s_write    | out |    1|   ap_fifo  |            s           |    pointer   |
+-----------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call void @"doubleur::doubleur.1"(float* %top_level_doub_to_split, i1* %clk_form, i1* %reset_form, float* %fifo1_1_form12, float* %doub1_1_form, float* %doub2_1_form)" [src/modules/doubleur.h:22->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call void @"comparateur::comparateur.1"(float* %top_level_comp_in1, float* %top_level_comp_seuil, float* %top_level_comp_result, i1* %clk_form10, i1* %reset_form11, float* %doub1_1_form13, float* %fifo4_1_form17, float* %s_form)" [src/modules/comparateur.h:27->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call void @"filtre1::filtre1.1"(float* %top_level_f1_y0, float* %top_level_f1_x0, [1 x float]* %top_level_f1_mem_x, [1 x float]* %top_level_f1_mem_y, i1* %clk_form4, i1* %reset_form5, float* %e_form, float* %fifo1_1_form)" [src/modules/filtre1.h:29->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @"carre::carre.1"(float* %top_level_car_x, i1* %clk_form6, i1* %reset_form7, float* %doub2_1_form14, float* %fifo2_1_form)" [src/modules/carre.h:21->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @"filtre2::filtre2.1"(float* %top_level_f2_y0, float* %top_level_f2_x0, [1 x float]* %top_level_f2_mem_x, [1 x float]* %top_level_f2_mem_y, i1* %clk_form8, i1* %reset_form9, float* %fifo2_1_form15, float* %fifo3_1_form)" [src/modules/filtre2.h:29->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "call void @"racine::racine.1"(float* %top_level_rac_x, i1* %top_level_rac_clk_m_if_Val, i1* %top_level_rac_reset_m_if_Val, float* %fifo3_1_form16, float* %fifo4_1_form)" [src/modules/racine.h:22->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo4_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo3_1_form16, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo3_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_1_form15, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub2_1_form14, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo1_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo4_1_form17, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub1_1_form13, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub2_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub1_1_form, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo1_1_form12, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !1933"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !1937"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !1941"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s), !map !1945"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_doub_to_split), !map !1949"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form), !map !1953"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !1957"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo1_1_form12), !map !1961"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub1_1_form), !map !1965"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub2_1_form), !map !1969"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_comp_in1), !map !1973"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_comp_seuil), !map !1977"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_comp_result), !map !1981"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form10), !map !1985"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form11), !map !1989"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub1_1_form13), !map !1993"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo4_1_form17), !map !1997"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s_form), !map !2001"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f1_y0), !map !2005"
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f1_x0), !map !2009"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %top_level_f1_mem_x), !map !2013"
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %top_level_f1_mem_y), !map !2017"
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form4), !map !2021"
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form5), !map !2025"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e_form), !map !2029"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo1_1_form), !map !2033"
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_car_x), !map !2037"
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form6), !map !2041"
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form7), !map !2045"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub2_1_form14), !map !2049"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_1_form), !map !2053"
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f2_y0), !map !2057"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_f2_x0), !map !2061"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %top_level_f2_mem_x), !map !2065"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x float]* %top_level_f2_mem_y), !map !2069"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form8), !map !2073"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form9), !map !2077"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_1_form15), !map !2081"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo3_1_form), !map !2085"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %top_level_rac_x), !map !2089"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %top_level_rac_clk_m_if_Val), !map !2093"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %top_level_rac_reset_m_if_Val), !map !2097"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo3_1_form16), !map !2101"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo4_1_form), !map !2105"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo1_1), !map !2109"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo2_1), !map !2113"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo3_1), !map !2117"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fifo4_1), !map !2121"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub1_1), !map !2125"
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %doub2_1), !map !2129"
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str19, i32 4, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, float* %e) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str19, i32 5, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, float* %s) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 77 [1/2] (0.00ns)   --->   "call void @"doubleur::doubleur.1"(float* %top_level_doub_to_split, i1* %clk_form, i1* %reset_form, float* %fifo1_1_form12, float* %doub1_1_form, float* %doub2_1_form)" [src/modules/doubleur.h:22->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 78 [1/2] (0.00ns)   --->   "call void @"comparateur::comparateur.1"(float* %top_level_comp_in1, float* %top_level_comp_seuil, float* %top_level_comp_result, i1* %clk_form10, i1* %reset_form11, float* %doub1_1_form13, float* %fifo4_1_form17, float* %s_form)" [src/modules/comparateur.h:27->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 79 [1/2] (0.00ns)   --->   "call void @"filtre1::filtre1.1"(float* %top_level_f1_y0, float* %top_level_f1_x0, [1 x float]* %top_level_f1_mem_x, [1 x float]* %top_level_f1_mem_y, i1* %clk_form4, i1* %reset_form5, float* %e_form, float* %fifo1_1_form)" [src/modules/filtre1.h:29->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/2] (0.00ns)   --->   "call void @"carre::carre.1"(float* %top_level_car_x, i1* %clk_form6, i1* %reset_form7, float* %doub2_1_form14, float* %fifo2_1_form)" [src/modules/carre.h:21->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/2] (0.00ns)   --->   "call void @"filtre2::filtre2.1"(float* %top_level_f2_y0, float* %top_level_f2_x0, [1 x float]* %top_level_f2_mem_x, [1 x float]* %top_level_f2_mem_y, i1* %clk_form8, i1* %reset_form9, float* %fifo2_1_form15, float* %fifo3_1_form)" [src/modules/filtre2.h:29->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 82 [1/2] (0.00ns)   --->   "call void @"racine::racine.1"(float* %top_level_rac_x, i1* %top_level_rac_clk_m_if_Val, i1* %top_level_rac_reset_m_if_Val, float* %fifo3_1_form16, float* %fifo4_1_form)" [src/modules/racine.h:22->src/modules/top_level.h:37]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [6 x i8]* @p_str34, i32 8192, i32 8192, float* %fifo1_1, float* %fifo1_1) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo1_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [6 x i8]* @p_str35, i32 8192, i32 8192, float* %fifo2_1, float* %fifo2_1) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo2_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [6 x i8]* @p_str36, i32 8192, i32 8192, float* %fifo3_1, float* %fifo3_1) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo3_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [6 x i8]* @p_str37, i32 8192, i32 8192, float* %fifo4_1, float* %fifo4_1) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo4_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [6 x i8]* @p_str38, i32 8192, i32 8192, float* %doub1_1, float* %doub1_1) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub1_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str19, i32 1, [1 x i8]* @p_str19, [6 x i8]* @p_str39, i32 8192, i32 8192, float* %doub2_1, float* %doub2_1) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %doub2_1, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:37]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @p_str40, [10 x i8]* @p_str40) nounwind" [src/modules/top_level.h:38]
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str40, i32 0, [7 x i8]* @p_str17, [4 x i8]* @p_str14, i32 0, i32 0, i1* %clk) nounwind" [src/modules/top_level.h:39]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str40, i32 0, [7 x i8]* @p_str17, [6 x i8]* @p_str15, i32 0, i32 0, i1* %reset) nounwind" [src/modules/top_level.h:40]
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:41]
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str40, i32 4, [8 x i8]* @p_str41, [2 x i8]* @p_str21, i32 0, i32 0, float* %e) nounwind" [src/modules/top_level.h:42]
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind" [src/modules/top_level.h:43]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str40, i32 5, [8 x i8]* @p_str41, [2 x i8]* @p_str22, i32 0, i32 0, float* %s) nounwind" [src/modules/top_level.h:44]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form, i1* %clk) nounwind" [src/modules/top_level.h:45]
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [src/modules/top_level.h:46]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form10, i1* %clk) nounwind" [src/modules/top_level.h:47]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form11, i1* %reset) nounwind" [src/modules/top_level.h:48]
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form4, i1* %clk) nounwind" [src/modules/top_level.h:49]
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form5, i1* %reset) nounwind" [src/modules/top_level.h:50]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form6, i1* %clk) nounwind" [src/modules/top_level.h:51]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form7, i1* %reset) nounwind" [src/modules/top_level.h:52]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form8, i1* %clk) nounwind" [src/modules/top_level.h:53]
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form9, i1* %reset) nounwind" [src/modules/top_level.h:54]
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form10, i1* %clk) nounwind" [src/modules/top_level.h:55]
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form11, i1* %reset) nounwind" [src/modules/top_level.h:56]
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %e_form, float* %e) nounwind" [src/modules/top_level.h:57]
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo1_1_form, float* %fifo1_1) nounwind" [src/modules/top_level.h:58]
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo1_1_form12, float* %fifo1_1) nounwind" [src/modules/top_level.h:59]
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub1_1_form, float* %doub1_1) nounwind" [src/modules/top_level.h:60]
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub1_1_form13, float* %doub1_1) nounwind" [src/modules/top_level.h:61]
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub2_1_form, float* %doub2_1) nounwind" [src/modules/top_level.h:62]
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %doub2_1_form14, float* %doub2_1) nounwind" [src/modules/top_level.h:63]
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo2_1_form, float* %fifo2_1) nounwind" [src/modules/top_level.h:64]
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo2_1_form15, float* %fifo2_1) nounwind" [src/modules/top_level.h:65]
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo3_1_form, float* %fifo3_1) nounwind" [src/modules/top_level.h:66]
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo3_1_form16, float* %fifo3_1) nounwind" [src/modules/top_level.h:67]
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo4_1_form, float* %fifo4_1) nounwind" [src/modules/top_level.h:68]
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %fifo4_1_form17, float* %fifo4_1) nounwind" [src/modules/top_level.h:69]
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %s_form, float* %s) nounwind" [src/modules/top_level.h:70]
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "ret void" [src/modules/top_level.h:69]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ top_level_doub_to_split]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ clk_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo1_1_form12]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ doub1_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ doub2_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ top_level_comp_in1]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_level_comp_seuil]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_level_comp_result]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ clk_form10]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form11]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ doub1_1_form13]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo4_1_form17]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ top_level_f1_y0]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_level_f1_x0]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_level_f1_mem_x]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_level_f1_mem_y]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ clk_form4]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form5]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo1_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ top_level_car_x]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ clk_form6]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form7]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ doub2_1_form14]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo2_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ top_level_f2_y0]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_level_f2_x0]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_level_f2_mem_x]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_level_f2_mem_y]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ clk_form8]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_form9]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo2_1_form15]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo3_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ top_level_rac_x]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ top_level_rac_clk_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_level_rac_reset_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo3_1_form16]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo4_1_form]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo1_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo2_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo3_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo4_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ doub1_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ doub2_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ doubleur_ssdm_thread_M_do_split]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ comparateur_ssdm_thread_M_do_comp]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ filtre1_ssdm_thread_M_do_filtre]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ carre_ssdm_thread_M_do_carre]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ filtre2_ssdm_thread_M_do_filtre]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ racine_ssdm_thread_M_do_racine]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9   (specinterface) [ 000]
StgValue_10  (specinterface) [ 000]
StgValue_11  (specinterface) [ 000]
StgValue_12  (specinterface) [ 000]
StgValue_13  (specinterface) [ 000]
StgValue_14  (specinterface) [ 000]
StgValue_15  (specinterface) [ 000]
StgValue_16  (specinterface) [ 000]
StgValue_17  (specinterface) [ 000]
StgValue_18  (specinterface) [ 000]
StgValue_19  (specinterface) [ 000]
StgValue_20  (specinterface) [ 000]
StgValue_21  (specinterface) [ 000]
StgValue_22  (specinterface) [ 000]
StgValue_23  (specbitsmap  ) [ 000]
StgValue_24  (specbitsmap  ) [ 000]
StgValue_25  (specbitsmap  ) [ 000]
StgValue_26  (specbitsmap  ) [ 000]
StgValue_27  (specbitsmap  ) [ 000]
StgValue_28  (specbitsmap  ) [ 000]
StgValue_29  (specbitsmap  ) [ 000]
StgValue_30  (specbitsmap  ) [ 000]
StgValue_31  (specbitsmap  ) [ 000]
StgValue_32  (specbitsmap  ) [ 000]
StgValue_33  (specbitsmap  ) [ 000]
StgValue_34  (specbitsmap  ) [ 000]
StgValue_35  (specbitsmap  ) [ 000]
StgValue_36  (specbitsmap  ) [ 000]
StgValue_37  (specbitsmap  ) [ 000]
StgValue_38  (specbitsmap  ) [ 000]
StgValue_39  (specbitsmap  ) [ 000]
StgValue_40  (specbitsmap  ) [ 000]
StgValue_41  (specbitsmap  ) [ 000]
StgValue_42  (specbitsmap  ) [ 000]
StgValue_43  (specbitsmap  ) [ 000]
StgValue_44  (specbitsmap  ) [ 000]
StgValue_45  (specbitsmap  ) [ 000]
StgValue_46  (specbitsmap  ) [ 000]
StgValue_47  (specbitsmap  ) [ 000]
StgValue_48  (specbitsmap  ) [ 000]
StgValue_49  (specbitsmap  ) [ 000]
StgValue_50  (specbitsmap  ) [ 000]
StgValue_51  (specbitsmap  ) [ 000]
StgValue_52  (specbitsmap  ) [ 000]
StgValue_53  (specbitsmap  ) [ 000]
StgValue_54  (specbitsmap  ) [ 000]
StgValue_55  (specbitsmap  ) [ 000]
StgValue_56  (specbitsmap  ) [ 000]
StgValue_57  (specbitsmap  ) [ 000]
StgValue_58  (specbitsmap  ) [ 000]
StgValue_59  (specbitsmap  ) [ 000]
StgValue_60  (specbitsmap  ) [ 000]
StgValue_61  (specbitsmap  ) [ 000]
StgValue_62  (specbitsmap  ) [ 000]
StgValue_63  (specbitsmap  ) [ 000]
StgValue_64  (specbitsmap  ) [ 000]
StgValue_65  (specbitsmap  ) [ 000]
StgValue_66  (specbitsmap  ) [ 000]
StgValue_67  (specbitsmap  ) [ 000]
StgValue_68  (specbitsmap  ) [ 000]
StgValue_69  (specbitsmap  ) [ 000]
StgValue_70  (specbitsmap  ) [ 000]
StgValue_71  (specbitsmap  ) [ 000]
StgValue_72  (specbitsmap  ) [ 000]
StgValue_73  (specinterface) [ 000]
StgValue_74  (specport     ) [ 000]
StgValue_75  (specinterface) [ 000]
StgValue_76  (specport     ) [ 000]
StgValue_77  (call         ) [ 000]
StgValue_78  (call         ) [ 000]
StgValue_79  (call         ) [ 000]
StgValue_80  (call         ) [ 000]
StgValue_81  (call         ) [ 000]
StgValue_82  (call         ) [ 000]
StgValue_83  (specchannel  ) [ 000]
StgValue_84  (specinterface) [ 000]
StgValue_85  (specchannel  ) [ 000]
StgValue_86  (specinterface) [ 000]
StgValue_87  (specchannel  ) [ 000]
StgValue_88  (specinterface) [ 000]
StgValue_89  (specchannel  ) [ 000]
StgValue_90  (specinterface) [ 000]
StgValue_91  (specchannel  ) [ 000]
StgValue_92  (specinterface) [ 000]
StgValue_93  (specchannel  ) [ 000]
StgValue_94  (specinterface) [ 000]
StgValue_95  (spectopmodule) [ 000]
StgValue_96  (specport     ) [ 000]
StgValue_97  (specport     ) [ 000]
StgValue_98  (specinterface) [ 000]
StgValue_99  (specport     ) [ 000]
StgValue_100 (specinterface) [ 000]
StgValue_101 (specport     ) [ 000]
StgValue_102 (specportmap  ) [ 000]
StgValue_103 (specportmap  ) [ 000]
StgValue_104 (specportmap  ) [ 000]
StgValue_105 (specportmap  ) [ 000]
StgValue_106 (specportmap  ) [ 000]
StgValue_107 (specportmap  ) [ 000]
StgValue_108 (specportmap  ) [ 000]
StgValue_109 (specportmap  ) [ 000]
StgValue_110 (specportmap  ) [ 000]
StgValue_111 (specportmap  ) [ 000]
StgValue_112 (specportmap  ) [ 000]
StgValue_113 (specportmap  ) [ 000]
StgValue_114 (specportmap  ) [ 000]
StgValue_115 (specportmap  ) [ 000]
StgValue_116 (specportmap  ) [ 000]
StgValue_117 (specportmap  ) [ 000]
StgValue_118 (specportmap  ) [ 000]
StgValue_119 (specportmap  ) [ 000]
StgValue_120 (specportmap  ) [ 000]
StgValue_121 (specportmap  ) [ 000]
StgValue_122 (specportmap  ) [ 000]
StgValue_123 (specportmap  ) [ 000]
StgValue_124 (specportmap  ) [ 000]
StgValue_125 (specportmap  ) [ 000]
StgValue_126 (specportmap  ) [ 000]
StgValue_127 (specportmap  ) [ 000]
StgValue_128 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_level_doub_to_split">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_doub_to_split"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clk_form">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reset_form">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo1_1_form12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo1_1_form12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="doub1_1_form">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doub1_1_form"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="doub2_1_form">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doub2_1_form"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_level_comp_in1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_comp_in1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_level_comp_seuil">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_comp_seuil"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_level_comp_result">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_comp_result"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="clk_form10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reset_form11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="doub1_1_form13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doub1_1_form13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifo4_1_form17">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4_1_form17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="s_form">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_form"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="top_level_f1_y0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f1_y0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="top_level_f1_x0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f1_x0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="top_level_f1_mem_x">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f1_mem_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="top_level_f1_mem_y">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f1_mem_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="clk_form4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="reset_form5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="e_form">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_form"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="fifo1_1_form">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo1_1_form"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="top_level_car_x">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_car_x"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="clk_form6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="reset_form7">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="doub2_1_form14">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doub2_1_form14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="fifo2_1_form">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo2_1_form"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="top_level_f2_y0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f2_y0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="top_level_f2_x0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f2_x0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="top_level_f2_mem_x">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f2_mem_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="top_level_f2_mem_y">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_f2_mem_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="clk_form8">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_form8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="reset_form9">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_form9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="fifo2_1_form15">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo2_1_form15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="fifo3_1_form">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_1_form"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="top_level_rac_x">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_rac_x"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="top_level_rac_clk_m_if_Val">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_rac_clk_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="top_level_rac_reset_m_if_Val">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_level_rac_reset_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="fifo3_1_form16">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_1_form16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="fifo4_1_form">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4_1_form"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="fifo1_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo1_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="fifo2_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo2_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="fifo3_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo3_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="fifo4_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="doub1_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doub1_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="doub2_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doub2_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="doubleur_ssdm_thread_M_do_split">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doubleur_ssdm_thread_M_do_split"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="comparateur_ssdm_thread_M_do_comp">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="comparateur_ssdm_thread_M_do_comp"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="filtre1_ssdm_thread_M_do_filtre">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1_ssdm_thread_M_do_filtre"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="carre_ssdm_thread_M_do_carre">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carre_ssdm_thread_M_do_carre"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="filtre2_ssdm_thread_M_do_filtre">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre2_ssdm_thread_M_do_filtre"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="racine_ssdm_thread_M_do_racine">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="racine_ssdm_thread_M_do_racine"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doubleur::doubleur.1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="comparateur::comparateur.1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre1::filtre1.1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carre::carre.1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtre2::filtre2.1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="racine::racine.1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPortMap"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="grp_doubleur_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="0"/>
<pin id="181" dir="0" index="4" bw="32" slack="0"/>
<pin id="182" dir="0" index="5" bw="32" slack="0"/>
<pin id="183" dir="0" index="6" bw="32" slack="0"/>
<pin id="184" dir="0" index="7" bw="1" slack="0"/>
<pin id="185" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_comparateur_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="32" slack="0"/>
<pin id="199" dir="0" index="4" bw="1" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="0" index="6" bw="32" slack="0"/>
<pin id="202" dir="0" index="7" bw="32" slack="0"/>
<pin id="203" dir="0" index="8" bw="32" slack="0"/>
<pin id="204" dir="0" index="9" bw="1" slack="0"/>
<pin id="205" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_filtre1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="32" slack="0"/>
<pin id="221" dir="0" index="4" bw="32" slack="0"/>
<pin id="222" dir="0" index="5" bw="1" slack="0"/>
<pin id="223" dir="0" index="6" bw="1" slack="0"/>
<pin id="224" dir="0" index="7" bw="32" slack="0"/>
<pin id="225" dir="0" index="8" bw="32" slack="0"/>
<pin id="226" dir="0" index="9" bw="1" slack="0"/>
<pin id="227" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_carre_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="0" index="4" bw="32" slack="0"/>
<pin id="244" dir="0" index="5" bw="32" slack="0"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_filtre2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="32" slack="0"/>
<pin id="260" dir="0" index="5" bw="1" slack="0"/>
<pin id="261" dir="0" index="6" bw="1" slack="0"/>
<pin id="262" dir="0" index="7" bw="32" slack="0"/>
<pin id="263" dir="0" index="8" bw="32" slack="0"/>
<pin id="264" dir="0" index="9" bw="1" slack="0"/>
<pin id="265" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_racine_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="1" slack="0"/>
<pin id="281" dir="0" index="4" bw="32" slack="0"/>
<pin id="282" dir="0" index="5" bw="32" slack="0"/>
<pin id="283" dir="0" index="6" bw="1" slack="0"/>
<pin id="284" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="186"><net_src comp="112" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="193"><net_src comp="100" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="206"><net_src comp="114" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="194" pin=8"/></net>

<net id="215"><net_src comp="102" pin="0"/><net_sink comp="194" pin=9"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="216" pin=8"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="247"><net_src comp="118" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="253"><net_src comp="106" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="266"><net_src comp="120" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="254" pin=5"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="254" pin=6"/></net>

<net id="273"><net_src comp="74" pin="0"/><net_sink comp="254" pin=7"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="254" pin=8"/></net>

<net id="275"><net_src comp="108" pin="0"/><net_sink comp="254" pin=9"/></net>

<net id="285"><net_src comp="122" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="80" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="82" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="276" pin=4"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="276" pin=5"/></net>

<net id="291"><net_src comp="110" pin="0"/><net_sink comp="276" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: top_level_doub_to_split | {1 2 }
	Port: doub1_1_form | {1 2 }
	Port: doub2_1_form | {1 2 }
	Port: top_level_comp_in1 | {1 2 }
	Port: top_level_comp_seuil | {1 2 }
	Port: top_level_comp_result | {1 2 }
	Port: s_form | {1 2 }
	Port: top_level_f1_y0 | {1 2 }
	Port: top_level_f1_x0 | {1 2 }
	Port: top_level_f1_mem_x | {1 2 }
	Port: top_level_f1_mem_y | {1 2 }
	Port: fifo1_1_form | {1 2 }
	Port: top_level_car_x | {1 2 }
	Port: fifo2_1_form | {1 2 }
	Port: top_level_f2_y0 | {1 2 }
	Port: top_level_f2_x0 | {1 2 }
	Port: top_level_f2_mem_x | {1 2 }
	Port: top_level_f2_mem_y | {1 2 }
	Port: fifo3_1_form | {1 2 }
	Port: top_level_rac_x | {1 2 }
	Port: fifo4_1_form | {1 2 }
 - Input state : 
	Port: top_level::top_level.1 : fifo1_1_form12 | {1 2 }
	Port: top_level::top_level.1 : doub1_1_form13 | {1 2 }
	Port: top_level::top_level.1 : fifo4_1_form17 | {1 2 }
	Port: top_level::top_level.1 : e_form | {1 2 }
	Port: top_level::top_level.1 : doub2_1_form14 | {1 2 }
	Port: top_level::top_level.1 : fifo2_1_form15 | {1 2 }
	Port: top_level::top_level.1 : fifo3_1_form16 | {1 2 }
	Port: top_level::top_level.1 : doubleur_ssdm_thread_M_do_split | {1 2 }
	Port: top_level::top_level.1 : comparateur_ssdm_thread_M_do_comp | {1 2 }
	Port: top_level::top_level.1 : filtre1_ssdm_thread_M_do_filtre | {1 2 }
	Port: top_level::top_level.1 : carre_ssdm_thread_M_do_carre | {1 2 }
	Port: top_level::top_level.1 : filtre2_ssdm_thread_M_do_filtre | {1 2 }
	Port: top_level::top_level.1 : racine_ssdm_thread_M_do_racine | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |   grp_doubleur_fu_176  |    0    |    0    |    0    |    0    |    0    |
|          | grp_comparateur_fu_194 |    0    |    0    |  1.664  |   601   |   975   |
|   call   |   grp_filtre1_fu_216   |    0    |    25   |  13.312 |   2049  |   1501  |
|          |    grp_carre_fu_238    |    0    |    3    |    0    |   207   |   140   |
|          |   grp_filtre2_fu_254   |    0    |    25   |  13.312 |   2049  |   1501  |
|          |    grp_racine_fu_276   |    0    |    3    |  1.664  |   1111  |   1441  |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    |    56   |  29.952 |   6017  |   5558  |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|top_level_f1_mem_x|    0   |   64   |    1   |
|top_level_f1_mem_y|    0   |   64   |    1   |
|top_level_f2_mem_x|    0   |   64   |    1   |
|top_level_f2_mem_y|    0   |   64   |    1   |
+------------------+--------+--------+--------+
|       Total      |    0   |   256  |    4   |
+------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   56   |   29   |  6017  |  5558  |
|   Memory  |    0   |    -   |    -   |   256  |    4   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   56   |   29   |  6273  |  5562  |
+-----------+--------+--------+--------+--------+--------+
