{"vcs1":{"timestamp_begin":1682464423.367595329, "rt":0.26, "ut":0.11, "st":0.05}}
{"vcselab":{"timestamp_begin":1682464423.645864100, "rt":0.25, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1682464423.920610961, "rt":0.14, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682464423.222876663}
{"VCS_COMP_START_TIME": 1682464423.222876663}
{"VCS_COMP_END_TIME": 1682464424.095180816}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
{"vcs1": {"peak_mem": 337784}}
{"stitch_vcselab": {"peak_mem": 238976}}
