Timing Analyzer report for C4MB_test
Mon Jul 07 20:27:59 2025
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 14. Slow 1200mV 85C Model Setup: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 19. Slow 1200mV 85C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'clk'
 22. Slow 1200mV 85C Model Hold: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'
 23. Slow 1200mV 85C Model Recovery: 'cmos_pclk'
 24. Slow 1200mV 85C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'cmos_pclk'
 27. Slow 1200mV 85C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 37. Slow 1200mV 0C Model Setup: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'
 38. Slow 1200mV 0C Model Setup: 'clk'
 39. Slow 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 42. Slow 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'clk'
 45. Slow 1200mV 0C Model Hold: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'
 46. Slow 1200mV 0C Model Recovery: 'cmos_pclk'
 47. Slow 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Removal: 'cmos_pclk'
 50. Slow 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'cmos_pclk'
 59. Fast 1200mV 0C Model Setup: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'
 60. Fast 1200mV 0C Model Setup: 'clk'
 61. Fast 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Hold: 'cmos_pclk'
 64. Fast 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Hold: 'clk'
 67. Fast 1200mV 0C Model Hold: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'
 68. Fast 1200mV 0C Model Recovery: 'cmos_pclk'
 69. Fast 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 70. Fast 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Removal: 'cmos_pclk'
 72. Fast 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; C4MB_test                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.76        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.5%      ;
;     Processor 3            ;  18.4%      ;
;     Processor 4            ;  18.3%      ;
;     Processors 5-10        ;   3.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                              ;
+----------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                          ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------+--------+--------------------------+
; ../ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Jul 07 20:27:56 2025 ;
+----------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+-----------------------------------------------------------------+
; clk                                                         ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                         ;
; cmos_pclk                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { cmos_pclk }                                                   ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] } ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0]          ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll0|altpll_component|auto_generated|pll1|clk[0] }          ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; clk    ; u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll0|altpll_component|auto_generated|pll1|clk[1] }          ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll1|altpll_component|auto_generated|pll1|clk[0] }          ;
; u_pll1|altpll_component|auto_generated|pll1|clk[1]          ; Generated ; 10.000 ; 100.0 MHz  ; 3.000 ; 8.000  ; 50.00      ; 1         ; 2           ; 108.0 ;        ;           ;            ; false    ; clk    ; u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll1|altpll_component|auto_generated|pll1|clk[1] }          ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 73.15 MHz  ; 73.15 MHz       ; clk                                                ;      ;
; 92.58 MHz  ; 92.58 MHz       ; cmos_pclk                                          ;      ;
; 115.31 MHz ; 115.31 MHz      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 179.15 MHz ; 179.15 MHz      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                   ; -9.802 ; -5341.473     ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -6.777 ; -26.926       ;
; clk                                                         ; -2.110 ; -65.049       ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 1.328  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 7.751  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; cmos_pclk                                                   ; 0.244 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 0.434 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 0.434 ; 0.000         ;
; clk                                                         ; 0.452 ; 0.000         ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.933 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -2.064 ; -49.521       ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.973  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5.844  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; cmos_pclk                                          ; 1.505 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.608 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.305 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                   ; -4.000 ; -2039.505     ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.231  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 4.696  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 6.366  ; 0.000         ;
; clk                                                         ; 9.780  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.802 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.705     ;
; -9.699 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.602     ;
; -9.601 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.504     ;
; -9.589 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.492     ;
; -9.552 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.455     ;
; -9.498 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.401     ;
; -9.455 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.358     ;
; -9.452 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.355     ;
; -9.449 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.352     ;
; -9.412 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[21]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.315     ;
; -9.406 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.309     ;
; -9.388 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.291     ;
; -9.381 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[20]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.284     ;
; -9.364 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.267     ;
; -9.349 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.252     ;
; -9.310 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[6]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.213     ;
; -9.303 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.206     ;
; -9.299 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[22]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.202     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 10.484     ;
; -9.264 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[5]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.167     ;
; -9.254 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.157     ;
; -9.239 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.142     ;
; -9.226 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.129     ;
; -9.218 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.121     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.157      ; 10.395     ;
; -9.211 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[21]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.114     ;
; -9.207 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[6]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.110     ;
; -9.180 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[20]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.083     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.169 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.330     ;
; -9.164 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[8]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.067     ;
; -9.162 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[21]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.065     ;
; -9.161 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[5]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.064     ;
; -9.160 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[20]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.063     ;
; -9.118 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[7]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.021     ;
; -9.105 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.008     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.140      ; 10.260     ;
; -9.098 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[22]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.001     ;
; -9.097 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[6]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 10.000     ;
; -9.091 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[19]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 9.994      ;
; -9.080 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.131      ; 9.983      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.777 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.004      ; 8.251      ;
; -6.730 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.003      ; 8.219      ;
; -6.713 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.176      ; 8.199      ;
; -6.706 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.177      ; 8.223      ;
; -6.595 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.021      ; 8.086      ;
; -6.548 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.020      ; 8.054      ;
; -6.531 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.193      ; 8.034      ;
; -6.524 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.194      ; 8.058      ;
; -6.510 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.141      ; 7.961      ;
; -6.501 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.142      ; 7.983      ;
; -6.493 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[35] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.072      ; 8.035      ;
; -6.461 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[35] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.071      ; 8.018      ;
; -6.447 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.119      ; 8.036      ;
; -6.435 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.072      ; 7.977      ;
; -6.424 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.063      ; 7.957      ;
; -6.416 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.004      ; 7.890      ;
; -6.408 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[14] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.764      ; 7.642      ;
; -6.403 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.071      ; 7.960      ;
; -6.400 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.118      ; 8.004      ;
; -6.383 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.291      ; 7.984      ;
; -6.382 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.141      ; 7.833      ;
; -6.377 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.062      ; 7.925      ;
; -6.376 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.292      ; 8.008      ;
; -6.376 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[14] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.763      ; 7.625      ;
; -6.373 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.142      ; 7.855      ;
; -6.369 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.003      ; 7.858      ;
; -6.360 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.235      ; 7.905      ;
; -6.353 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.236      ; 7.929      ;
; -6.352 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.176      ; 7.838      ;
; -6.351 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.004      ; 7.825      ;
; -6.345 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.177      ; 7.862      ;
; -6.330 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.141      ; 7.781      ;
; -6.321 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.142      ; 7.803      ;
; -6.304 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.003      ; 7.793      ;
; -6.300 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[12] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.768      ; 7.538      ;
; -6.299 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[34] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.768      ; 7.537      ;
; -6.287 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.176      ; 7.773      ;
; -6.282 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.063      ; 7.815      ;
; -6.280 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.177      ; 7.797      ;
; -6.279 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.004      ; 7.753      ;
; -6.272 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.059      ; 7.801      ;
; -6.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[12] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.767      ; 7.521      ;
; -6.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.059      ; 7.797      ;
; -6.267 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[34] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.767      ; 7.520      ;
; -6.263 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[40] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.072      ; 7.805      ;
; -6.259 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.294      ; 7.863      ;
; -6.250 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.295      ; 7.885      ;
; -6.240 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[39] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.072      ; 7.782      ;
; -6.235 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.062      ; 7.783      ;
; -6.234 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.768      ; 7.472      ;
; -6.232 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.003      ; 7.721      ;
; -6.231 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[40] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.071      ; 7.788      ;
; -6.225 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.058      ; 7.769      ;
; -6.221 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.058      ; 7.765      ;
; -6.218 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.235      ; 7.763      ;
; -6.215 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.176      ; 7.701      ;
; -6.211 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.236      ; 7.787      ;
; -6.208 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.177      ; 7.725      ;
; -6.208 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[39] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.071      ; 7.765      ;
; -6.208 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.231      ; 7.749      ;
; -6.204 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.231      ; 7.745      ;
; -6.202 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.767      ; 7.455      ;
; -6.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.232      ; 7.773      ;
; -6.197 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.232      ; 7.769      ;
; -6.192 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.291      ; 7.793      ;
; -6.183 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.292      ; 7.815      ;
; -6.176 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.059      ; 7.705      ;
; -6.160 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.059      ; 7.689      ;
; -6.160 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[33] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.021      ; 7.651      ;
; -6.148 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.141      ; 7.599      ;
; -6.139 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.142      ; 7.621      ;
; -6.137 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.199      ; 7.646      ;
; -6.129 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.058      ; 7.673      ;
; -6.128 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.200      ; 7.668      ;
; -6.128 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[33] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.020      ; 7.634      ;
; -6.113 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.058      ; 7.657      ;
; -6.112 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.231      ; 7.653      ;
; -6.106 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.291      ; 7.707      ;
; -6.105 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.232      ; 7.677      ;
; -6.097 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.292      ; 7.729      ;
; -6.096 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.231      ; 7.637      ;
; -6.089 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.232      ; 7.661      ;
; -6.086 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.291      ; 7.687      ;
; -6.078 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[0]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.253      ; 7.641      ;
; -6.077 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.292      ; 7.709      ;
; -6.069 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[0]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.254      ; 7.663      ;
; -6.051 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.059      ; 7.580      ;
; -6.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[25] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.294      ; 7.654      ;
; -6.041 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[25] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.295      ; 7.676      ;
; -6.037 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.063      ; 7.570      ;
; -6.029 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[23] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.253      ; 7.592      ;
; -6.020 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[23] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.254      ; 7.614      ;
; -6.004 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.058      ; 7.548      ;
; -6.002 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[1]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.253      ; 7.565      ;
; -5.996 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.004      ; 7.470      ;
; -5.993 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[1]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.254      ; 7.587      ;
; -5.990 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.062      ; 7.538      ;
; -5.988 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[16] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.764      ; 7.222      ;
; -5.987 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.231      ; 7.528      ;
; -5.980 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 2.232      ; 7.552      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[1]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[0]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[3]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[2]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[4]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[5]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[6]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[7]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[12]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[8]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[9]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[10]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[11]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[15]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[13]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[14]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.757     ; 2.344      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[25]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[16]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[17]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[18]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[19]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[20]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[21]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[22]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[23]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[24]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[27]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[26]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[28]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[30]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[29]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[31]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.756     ; 1.983      ;
; -1.662 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color[1]                                       ; cmos_pclk    ; clk         ; 1.000        ; -0.747     ; 1.906      ;
; -1.659 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color[0]                                       ; cmos_pclk    ; clk         ; 1.000        ; -0.747     ; 1.903      ;
; 6.329  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.587     ;
; 6.345  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.575     ;
; 6.466  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.454     ;
; 6.475  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.441     ;
; 6.534  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.386     ;
; 6.540  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.376     ;
; 6.551  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.365     ;
; 6.650  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.270     ;
; 6.652  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.268     ;
; 6.665  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.251     ;
; 6.675  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.245     ;
; 6.680  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.240     ;
; 6.724  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.196     ;
; 6.733  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.183     ;
; 6.745  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.175     ;
; 6.756  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.164     ;
; 6.821  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.099     ;
; 6.829  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.087     ;
; 6.870  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.050     ;
; 6.879  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.037     ;
; 6.886  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.034     ;
; 6.897  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.023     ;
; 6.909  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 13.007     ;
; 6.918  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 13.002     ;
; 6.969  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.951     ;
; 6.987  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.933     ;
; 6.999  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.917     ;
; 7.007  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.909     ;
; 7.011  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.909     ;
; 7.030  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.886     ;
; 7.031  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.889     ;
; 7.034  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.886     ;
; 7.068  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.848     ;
; 7.084  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.836     ;
; 7.088  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.832     ;
; 7.096  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.082     ; 12.823     ;
; 7.097  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.823     ;
; 7.114  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.806     ;
; 7.117  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.803     ;
; 7.145  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.775     ;
; 7.162  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.754     ;
; 7.172  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.744     ;
; 7.175  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.745     ;
; 7.204  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.716     ;
; 7.225  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.695     ;
; 7.235  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.685     ;
; 7.242  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.082     ; 12.677     ;
; 7.255  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.665     ;
; 7.277  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.643     ;
; 7.288  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.628     ;
; 7.290  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.630     ;
; 7.307  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.082     ; 12.612     ;
; 7.318  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.082     ; 12.601     ;
; 7.344  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.576     ;
; 7.345  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.575     ;
; 7.359  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.557     ;
; 7.367  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.553     ;
; 7.376  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.544     ;
; 7.398  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.522     ;
; 7.405  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.515     ;
; 7.405  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.515     ;
; 7.432  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.082     ; 12.487     ;
; 7.470  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.085     ; 12.446     ;
; 7.493  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.427     ;
; 7.497  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.423     ;
; 7.508  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.081     ; 12.412     ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.328 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.457      ;
; 1.493 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.291      ;
; 1.505 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 8.249      ;
; 1.602 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 8.152      ;
; 1.616 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.149      ;
; 1.644 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.140      ;
; 1.654 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.130      ;
; 1.658 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.125      ;
; 1.674 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.112      ;
; 1.715 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.072      ;
; 1.729 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.037      ;
; 1.790 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.994      ;
; 1.796 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.985      ;
; 1.822 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.943      ;
; 1.838 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.947      ;
; 1.855 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.929      ;
; 1.861 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.894      ;
; 1.907 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.880      ;
; 1.947 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.819      ;
; 1.952 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.826      ;
; 1.958 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.797      ;
; 1.963 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.822      ;
; 1.973 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.810      ;
; 1.977 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.807      ;
; 1.978 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.808      ;
; 1.979 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.806      ;
; 2.008 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.777      ;
; 2.012 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.775      ;
; 2.042 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.745      ;
; 2.054 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.730      ;
; 2.060 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.728      ;
; 2.074 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.710      ;
; 2.094 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.690      ;
; 2.100 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.686      ;
; 2.106 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.661      ;
; 2.114 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.671      ;
; 2.119 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.663      ;
; 2.119 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.663      ;
; 2.129 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.655      ;
; 2.131 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.654      ;
; 2.139 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.625      ;
; 2.142 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.643      ;
; 2.153 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.613      ;
; 2.156 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.630      ;
; 2.158 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.624      ;
; 2.165 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.590      ;
; 2.181 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.603      ;
; 2.191 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.573      ;
; 2.200 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.585      ;
; 2.202 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.584      ;
; 2.238 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.545      ;
; 2.251 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.515      ;
; 2.260 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.526      ;
; 2.261 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.492      ;
; 2.262 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.493      ;
; 2.264 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.521      ;
; 2.267 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.518      ;
; 2.267 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.521      ;
; 2.281 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.503      ;
; 2.281 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.484      ;
; 2.284 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.497      ;
; 2.287 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.468      ;
; 2.304 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.493      ;
; 2.312 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.473      ;
; 2.314 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.483      ;
; 2.314 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.451      ;
; 2.320 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.465      ;
; 2.329 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.450      ;
; 2.332 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.452      ;
; 2.336 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.447      ;
; 2.343 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.412      ;
; 2.344 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.439      ;
; 2.345 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.438      ;
; 2.345 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.419      ;
; 2.348 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.432      ;
; 2.353 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.431      ;
; 2.356 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.430      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.378      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.378      ;
; 2.358 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.395      ;
; 2.363 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.420      ;
; 2.364 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.424      ;
; 2.366 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.419      ;
; 2.368 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 7.385      ;
; 2.372 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.416      ;
; 2.373 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.393      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.405      ;
; 2.381 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.399      ;
; 2.384 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.371      ;
; 2.389 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 7.366      ;
; 2.389 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.396      ;
; 2.390 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 7.344      ;
; 2.397 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.367      ;
; 2.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.386      ;
; 2.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.381      ;
; 2.406 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.380      ;
; 2.408 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.375      ;
; 2.411 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.356      ;
; 2.418 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.346      ;
; 2.419 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.366      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 7.751 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.241      ; 5.871      ;
; 7.775 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.392      ; 5.951      ;
; 7.776 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.392      ; 5.950      ;
; 7.777 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.392      ; 5.949      ;
; 7.796 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.392      ; 5.930      ;
; 7.889 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 5.365      ;
; 7.988 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.632      ;
; 7.995 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 5.259      ;
; 8.000 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.620      ;
; 8.009 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.611      ;
; 8.012 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.712      ;
; 8.013 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.711      ;
; 8.014 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.710      ;
; 8.022 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 5.232      ;
; 8.024 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.700      ;
; 8.025 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.699      ;
; 8.026 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.698      ;
; 8.033 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.691      ;
; 8.033 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.691      ;
; 8.034 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.690      ;
; 8.035 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.689      ;
; 8.045 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.679      ;
; 8.048 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 5.077      ;
; 8.050 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 5.075      ;
; 8.054 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.670      ;
; 8.062 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.558      ;
; 8.072 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.157      ;
; 8.073 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.156      ;
; 8.074 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.155      ;
; 8.074 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.155      ;
; 8.075 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.154      ;
; 8.076 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.153      ;
; 8.086 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.638      ;
; 8.087 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.637      ;
; 8.088 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.636      ;
; 8.093 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.136      ;
; 8.095 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.134      ;
; 8.107 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.617      ;
; 8.113 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 5.141      ;
; 8.119 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 5.006      ;
; 8.120 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 5.005      ;
; 8.126 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.082     ; 5.126      ;
; 8.127 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 5.127      ;
; 8.138 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.082     ; 5.114      ;
; 8.140 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 5.114      ;
; 8.143 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.086      ;
; 8.144 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.085      ;
; 8.144 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.085      ;
; 8.145 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.084      ;
; 8.145 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.084      ;
; 8.146 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.083      ;
; 8.147 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.082     ; 5.105      ;
; 8.164 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.065      ;
; 8.165 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.064      ;
; 8.176 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.444      ;
; 8.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.577     ; 4.571      ;
; 8.188 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.577     ; 4.569      ;
; 8.190 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.430      ;
; 8.190 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 4.935      ;
; 8.200 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.082     ; 5.052      ;
; 8.207 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.392      ; 5.519      ;
; 8.212 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.392      ; 5.514      ;
; 8.214 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.510      ;
; 8.214 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.015      ;
; 8.215 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.509      ;
; 8.215 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.014      ;
; 8.216 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.508      ;
; 8.216 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 5.013      ;
; 8.235 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.489      ;
; 8.235 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.994      ;
; 8.236 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 4.889      ;
; 8.241 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.392      ; 5.485      ;
; 8.242 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.378      ;
; 8.245 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 5.009      ;
; 8.257 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.577     ; 4.500      ;
; 8.258 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.577     ; 4.499      ;
; 8.260 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.969      ;
; 8.261 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.968      ;
; 8.262 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.967      ;
; 8.266 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.458      ;
; 8.267 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.457      ;
; 8.268 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.456      ;
; 8.281 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.948      ;
; 8.287 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.437      ;
; 8.304 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 4.821      ;
; 8.314 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.239      ; 5.306      ;
; 8.328 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.082     ; 4.924      ;
; 8.328 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.577     ; 4.429      ;
; 8.328 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.901      ;
; 8.329 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.900      ;
; 8.330 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.899      ;
; 8.335 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 4.919      ;
; 8.338 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.386      ;
; 8.339 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.385      ;
; 8.340 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.384      ;
; 8.349 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.105     ; 4.880      ;
; 8.350 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.080     ; 4.904      ;
; 8.359 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.390      ; 5.365      ;
; 8.374 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.577     ; 4.383      ;
; 8.380 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.082     ; 4.872      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.244 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|age[2]                                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.435      ; 4.182      ;
; 0.295 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[1]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.353      ; 4.151      ;
; 0.329 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[2]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.353      ; 4.185      ;
; 0.426 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.917      ; 1.597      ;
; 0.446 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[5]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.366      ; 4.315      ;
; 0.467 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[6]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.353      ; 4.323      ;
; 0.469 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[4]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.366      ; 4.338      ;
; 0.474 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.366      ; 4.343      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; capture:u_capture|flag                                                                                                                                                                  ; capture:u_capture|flag                                                                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid                                                                                                           ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid                                                                                                           ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                                ; imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[44]                                                                                                              ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[44]                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|dout                                                                                                                        ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|dout                                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[0]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[0]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[1]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[1]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_STOP                                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_STOP                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_SEND                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_SEND                                                                                                                             ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[3]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[3]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                             ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data_valid                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data_valid                                                                                                                            ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[2]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[2]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[1]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[1]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[0]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[0]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[2]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[2]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[3]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[3]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[4]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[4]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[6]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[6]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[9]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[9]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[10]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[10]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[7]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[7]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[5]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[5]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[12]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[12]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[13]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[13]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[14]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[14]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[15]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[15]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[8]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[8]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[11]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[11]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[18]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[18]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[19]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[19]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[20]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[20]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[21]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[21]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[16]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[16]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[22]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[22]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[17]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[17]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[23]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[23]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[24]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[24]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[0]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[0]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[8]                                                                                                                           ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[8]                                                                                                                           ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.509 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.100      ; 0.821      ;
; 0.513 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.053      ; 0.778      ;
; 0.518 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_LOAD                                                                                                                             ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.056      ; 0.786      ;
; 0.525 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.926      ; 1.705      ;
; 0.526 ; imag_process:u_imag_process|sobel:u_sobel|line1_1[6]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line1_2[6]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.056      ; 0.794      ;
; 0.528 ; imag_process:u_imag_process|Draw_box:u_Drawbox|vld[0]                                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|vld[1]                                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.055      ; 0.795      ;
; 0.529 ; imag_process:u_imag_process|sobel:u_sobel|line1_1[0]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line1_2[0]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.056      ; 0.797      ;
; 0.531 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.054      ; 0.797      ;
; 0.531 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.051      ; 0.794      ;
; 0.534 ; capture:u_capture|data[1]                                                                                                                                                               ; capture:u_capture|data[9]                                                                                                                                                               ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.056      ; 0.802      ;
; 0.535 ; imag_process:u_imag_process|Dilation:u_Dilation|line0_0                                                                                                                                 ; imag_process:u_imag_process|Dilation:u_Dilation|line0_1                                                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.054      ; 0.801      ;
; 0.536 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.053      ; 0.801      ;
; 0.536 ; imag_process:u_imag_process|Dilation:u_Dilation|line1_0                                                                                                                                 ; imag_process:u_imag_process|Dilation:u_Dilation|line1_1                                                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; imag_process:u_imag_process|Dilation:u_Dilation|line2_0                                                                                                                                 ; imag_process:u_imag_process|Dilation:u_Dilation|line2_1                                                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.054      ; 0.802      ;
; 0.537 ; imag_process:u_imag_process|Erosion:u_Erosion|line2_0                                                                                                                                   ; imag_process:u_imag_process|Erosion:u_Erosion|line2_1                                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|age[1]                                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.435      ; 4.475      ;
; 0.538 ; imag_process:u_imag_process|Erosion:u_Erosion|line0_0                                                                                                                                   ; imag_process:u_imag_process|Erosion:u_Erosion|line0_1                                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.055      ; 0.805      ;
; 0.541 ; color[1]                                                                                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[2]                                                                                                                               ; clk                                                         ; cmos_pclk   ; 0.000        ; 1.157      ; 1.940      ;
; 0.541 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|age[0]                                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.435      ; 4.479      ;
; 0.542 ; color[1]                                                                                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[3]                                                                                                                               ; clk                                                         ; cmos_pclk   ; 0.000        ; 1.157      ; 1.941      ;
; 0.543 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[6]                                                                                                                         ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.809      ; 4.855      ;
; 0.543 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]                                                                                                                         ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.809      ; 4.855      ;
; 0.544 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[8]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.353      ; 4.400      ;
; 0.546 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.054      ; 0.812      ;
; 0.548 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.056      ; 0.816      ;
; 0.550 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[12]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.056      ; 0.818      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|vsync                                                                                                                                                          ; vga_interface:u_vga|vsync                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|rd_req                                                                                                                                                         ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_interface:u_vga|v_vld                                                                                                                                                          ; vga_interface:u_vga|v_vld                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|hsync                                                                                                                                                          ; vga_interface:u_vga|hsync                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.793      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.793      ;
; 0.482 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.794      ;
; 0.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.795      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.797      ;
; 0.485 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.797      ;
; 0.509 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.516 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.809      ;
; 0.551 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[6]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.843      ;
; 0.552 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[3]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.844      ;
; 0.553 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[1]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.845      ;
; 0.627 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.919      ;
; 0.651 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.943      ;
; 0.679 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.991      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.992      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.992      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.992      ;
; 0.681 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.993      ;
; 0.681 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.993      ;
; 0.691 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.983      ;
; 0.706 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.442      ;
; 0.735 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.471      ;
; 0.740 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.745 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.752 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.758 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.070      ;
; 0.761 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.496      ;
; 0.763 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.075      ;
; 0.764 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.768 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.771 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.773 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.085      ;
; 0.774 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.776 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.088      ;
; 0.778 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.090      ;
; 0.781 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.074      ;
; 0.785 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.097      ;
; 0.785 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.524      ;
; 0.790 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.082      ;
; 0.797 ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.089      ;
; 0.797 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.583      ;
; 0.802 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.538      ;
; 0.808 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.594      ;
; 0.813 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.106      ;
; 0.821 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.114      ;
; 0.833 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[7]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.125      ;
; 0.833 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[9]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.125      ;
; 0.835 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[5]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.127      ;
; 0.866 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.159      ;
; 0.883 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.619      ;
; 0.951 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.243      ;
; 0.958 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.270      ;
; 0.962 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.274      ;
; 0.964 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.570      ; 1.746      ;
; 0.964 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.570      ; 1.746      ;
; 0.969 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.704      ;
; 0.972 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.284      ;
; 0.989 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.282      ;
; 1.001 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.075     ; 1.180      ;
; 1.002 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.737      ;
; 1.009 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[1]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.394     ; 0.827      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.446 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[0]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.178      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[7]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.184      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.WRITE                                                                                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.WRITE                                                                                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[8]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.191      ;
; 0.465 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.476 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[9]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.208      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.794      ;
; 0.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.794      ;
; 0.482 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.795      ;
; 0.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.796      ;
; 0.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[8]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[8]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.484 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.484 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.486 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[10]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.797      ;
; 0.500 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[6]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[0]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[0]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[2]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[2]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[1]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[1]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.526 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[11]                                                                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|delayed_wrptr_g[11]                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[10]                                                                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|delayed_wrptr_g[10]                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.565 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.212      ;
; 0.572 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.578 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.871      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.248      ;
; 0.613 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.614 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.615 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.907      ;
; 0.619 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.626 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.939      ;
; 0.630 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.943      ;
; 0.630 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.943      ;
; 0.641 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[1] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_data[1]                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.641 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[3]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[3]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.645 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.956      ;
; 0.645 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.956      ;
; 0.647 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.648 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.649 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.960      ;
; 0.649 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[7]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.651 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; color[1]                                        ; color[1]                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.792      ;
; 0.501 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.509 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.523 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.816      ;
; 0.527 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.542 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.835      ;
; 0.543 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.836      ;
; 0.544 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|scl            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.837      ;
; 0.544 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.837      ;
; 0.544 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.837      ;
; 0.546 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.839      ;
; 0.672 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.965      ;
; 0.684 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.977      ;
; 0.723 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.743 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.745 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.750 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.044      ;
; 0.752 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.046      ;
; 0.754 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.050      ;
; 0.759 ; color_cnt[3]                                    ; color_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; color_cnt[15]                                   ; color_cnt[15]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; color_cnt[1]                                    ; color_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; color_cnt[5]                                    ; color_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; color_cnt[11]                                   ; color_cnt[11]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; color_cnt[13]                                   ; color_cnt[13]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; color_cnt[19]                                   ; color_cnt[19]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; color_cnt[2]                                    ; color_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; color_cnt[6]                                    ; color_cnt[6]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; color_cnt[7]                                    ; color_cnt[7]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; color_cnt[9]                                    ; color_cnt[9]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; color_cnt[17]                                   ; color_cnt[17]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; color_cnt[21]                                   ; color_cnt[21]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; color_cnt[27]                                   ; color_cnt[27]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; color_cnt[29]                                   ; color_cnt[29]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; color_cnt[31]                                   ; color_cnt[31]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; color_cnt[4]                                    ; color_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; color_cnt[12]                                   ; color_cnt[12]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; color_cnt[14]                                   ; color_cnt[14]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; color_cnt[16]                                   ; color_cnt[16]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; color_cnt[25]                                   ; color_cnt[25]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; color_cnt[8]                                    ; color_cnt[8]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; color_cnt[10]                                   ; color_cnt[10]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; color_cnt[18]                                   ; color_cnt[18]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; color_cnt[22]                                   ; color_cnt[22]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; color_cnt[23]                                   ; color_cnt[23]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; color_cnt[20]                                   ; color_cnt[20]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; color_cnt[30]                                   ; color_cnt[30]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; color_cnt[24]                                   ; color_cnt[24]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; color_cnt[26]                                   ; color_cnt[26]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; color_cnt[28]                                   ; color_cnt[28]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.060      ;
; 0.767 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.061      ;
; 0.771 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.066      ;
; 0.784 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.077      ;
; 0.785 ; color_cnt[0]                                    ; color_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.079      ;
; 0.785 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.082      ;
; 0.794 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.088      ;
; 0.805 ; color[0]                                        ; color[1]                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.099      ;
; 0.811 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.104      ;
; 0.855 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.149      ;
; 0.856 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.150      ;
; 0.860 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.154      ;
; 0.900 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.194      ;
; 0.904 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.198      ;
; 0.949 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.243      ;
; 0.952 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.246      ;
; 0.973 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.267      ;
; 0.977 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.271      ;
; 0.981 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.275      ;
; 1.058 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.351      ;
; 1.078 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.372      ;
; 1.097 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.391      ;
; 1.105 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.399      ;
; 1.106 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.400      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.933 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[21]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.432      ; 2.895      ;
; 0.954 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[21]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.433      ; 2.917      ;
; 1.338 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.698      ; 3.566      ;
; 1.359 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.699      ; 3.588      ;
; 1.388 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.677      ; 3.595      ;
; 1.409 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.678      ; 3.617      ;
; 1.459 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.497      ; 3.486      ;
; 1.476 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.497      ; 3.503      ;
; 1.545 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.338      ; 3.413      ;
; 1.566 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.339      ; 3.435      ;
; 1.649 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 3.897      ;
; 1.654 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.772      ; 3.956      ;
; 1.670 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.719      ; 3.919      ;
; 1.675 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.773      ; 3.978      ;
; 1.689 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.158      ; 3.377      ;
; 1.690 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 3.938      ;
; 1.706 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.158      ; 3.394      ;
; 1.711 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.719      ; 3.960      ;
; 1.746 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.717      ; 3.993      ;
; 1.767 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.015      ;
; 1.790 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.038      ;
; 1.811 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.719      ; 4.060      ;
; 1.822 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.070      ;
; 1.839 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.802      ; 4.171      ;
; 1.843 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.719      ; 4.092      ;
; 1.860 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.803      ; 4.193      ;
; 1.873 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.717      ; 4.120      ;
; 1.892 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.717      ; 4.139      ;
; 1.894 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.142      ;
; 1.913 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.161      ;
; 1.916 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.479      ; 3.925      ;
; 1.937 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.480      ; 3.947      ;
; 1.937 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.717      ; 4.184      ;
; 1.939 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.187      ;
; 1.945 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.012      ;
; 1.952 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.684      ; 4.166      ;
; 1.958 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.206      ;
; 1.960 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.719      ; 4.209      ;
; 1.976 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.043      ;
; 1.977 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.736      ; 4.243      ;
; 1.981 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.717      ; 4.228      ;
; 1.982 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.683      ; 4.195      ;
; 1.987 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.235      ;
; 2.001 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.069      ;
; 2.002 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.250      ;
; 2.002 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.070      ;
; 2.007 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.735      ; 4.272      ;
; 2.008 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.719      ; 4.257      ;
; 2.009 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.622      ; 4.161      ;
; 2.009 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.677      ; 4.216      ;
; 2.010 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.775      ; 4.315      ;
; 2.026 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.622      ; 4.178      ;
; 2.030 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.678      ; 4.238      ;
; 2.040 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.774      ; 4.344      ;
; 2.049 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.792      ; 4.371      ;
; 2.053 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.718      ; 4.301      ;
; 2.056 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.124      ;
; 2.057 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.125      ;
; 2.066 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.677      ; 4.273      ;
; 2.070 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.793      ; 4.393      ;
; 2.072 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.139      ;
; 2.074 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.719      ; 4.323      ;
; 2.079 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.677      ; 4.286      ;
; 2.081 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[21] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.497      ; 4.108      ;
; 2.082 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.489      ; 4.101      ;
; 2.087 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.678      ; 4.295      ;
; 2.091 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.158      ;
; 2.100 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.678      ; 4.308      ;
; 2.101 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[21] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.497      ; 4.128      ;
; 2.103 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.490      ; 4.123      ;
; 2.103 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.170      ;
; 2.110 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[1]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.479      ; 4.119      ;
; 2.115 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.299      ; 3.944      ;
; 2.122 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.189      ;
; 2.128 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.196      ;
; 2.131 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[1]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.480      ; 4.141      ;
; 2.136 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.203      ;
; 2.142 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.661      ; 4.333      ;
; 2.146 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.299      ; 3.975      ;
; 2.150 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.612      ; 4.292      ;
; 2.163 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.662      ; 4.355      ;
; 2.167 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.612      ; 4.309      ;
; 2.167 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.234      ;
; 2.180 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.247      ;
; 2.181 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.249      ;
; 2.183 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.489      ; 4.202      ;
; 2.183 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.251      ;
; 2.188 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.775      ; 4.493      ;
; 2.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.714      ; 4.445      ;
; 2.203 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.714      ; 4.447      ;
; 2.204 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.490      ; 4.224      ;
; 2.211 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.537      ; 4.278      ;
; 2.218 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.774      ; 4.522      ;
; 2.222 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.715      ; 4.467      ;
; 2.224 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.715      ; 4.469      ;
; 2.236 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.538      ; 4.304      ;
; 2.246 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.661      ; 4.437      ;
; 2.256 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.661      ; 4.447      ;
; 2.261 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[0]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.717      ; 4.508      ;
; 2.265 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.497      ; 4.292      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.278      ; 3.278      ;
; -2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.278      ; 3.278      ;
; -2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.278      ; 3.278      ;
; -2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.278      ; 3.278      ;
; -2.036 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.262      ; 3.234      ;
; -2.036 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.262      ; 3.234      ;
; -2.036 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.262      ; 3.234      ;
; -2.036 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.262      ; 3.234      ;
; -1.718 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.900      ;
; -1.718 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.900      ;
; -1.718 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.900      ;
; -1.718 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.900      ;
; -1.689 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.257      ; 2.882      ;
; -1.689 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.257      ; 2.882      ;
; -1.689 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.257      ; 2.882      ;
; -1.689 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.257      ; 2.882      ;
; -1.580 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 2.771      ;
; -1.580 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 2.771      ;
; -1.580 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 2.771      ;
; -1.580 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 2.771      ;
; -1.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.532      ;
; -1.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.532      ;
; -1.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.532      ;
; -1.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.246      ; 2.532      ;
; -1.341 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.188      ; 2.465      ;
; -1.341 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.188      ; 2.465      ;
; -1.341 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.188      ; 2.465      ;
; -1.250 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.293      ; 2.479      ;
; -1.250 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.293      ; 2.479      ;
; -1.250 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]   ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.293      ; 2.479      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 0.973 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.637     ; 3.007      ;
; 0.973 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.637     ; 3.007      ;
; 0.973 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.637     ; 3.007      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.188 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.790      ;
; 1.200 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.777      ;
; 1.200 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.777      ;
; 1.200 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.777      ;
; 1.200 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.777      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.212 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.767      ;
; 1.216 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.763      ;
; 1.216 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.763      ;
; 1.216 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.763      ;
; 1.216 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.763      ;
; 1.216 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.763      ;
; 1.216 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.638     ; 2.763      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.229 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.639     ; 2.749      ;
; 1.276 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.701      ;
; 1.276 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.701      ;
; 1.276 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.701      ;
; 1.276 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.701      ;
; 1.276 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.701      ;
; 1.276 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.640     ; 2.701      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.844 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.835      ;
; 5.844 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.835      ;
; 5.925 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.861      ;
; 5.925 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.861      ;
; 5.926 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.860      ;
; 6.008 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.757      ;
; 6.009 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.756      ;
; 6.009 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.756      ;
; 6.029 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.735      ;
; 6.029 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.735      ;
; 6.037 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.639      ;
; 6.037 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.639      ;
; 6.100 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.576      ;
; 6.106 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.655      ;
; 6.106 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.655      ;
; 6.106 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.569      ;
; 6.109 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.668      ;
; 6.109 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.668      ;
; 6.118 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.665      ;
; 6.118 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.665      ;
; 6.129 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 3.548      ;
; 6.141 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.640      ;
; 6.152 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 3.495      ;
; 6.152 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 3.495      ;
; 6.181 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.602      ;
; 6.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.601      ;
; 6.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.601      ;
; 6.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.595      ;
; 6.210 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.574      ;
; 6.210 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.574      ;
; 6.299 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.459      ;
; 6.299 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.459      ;
; 6.362 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.396      ;
; 6.368 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.389      ;
; 6.376 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.300      ;
; 6.388 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.347      ;
; 6.388 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.347      ;
; 6.391 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.368      ;
; 6.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.352      ;
; 6.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 3.352      ;
; 6.411 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 3.371      ;
; 6.423 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.360      ;
; 6.465 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.318      ;
; 6.470 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.311      ;
; 6.475 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.201      ;
; 6.475 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.201      ;
; 6.475 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.201      ;
; 6.556 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.227      ;
; 6.556 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.227      ;
; 6.556 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.227      ;
; 6.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.350      ;
; 6.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.350      ;
; 6.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.350      ;
; 6.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.350      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.592 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.331      ;
; 6.646 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.112      ;
; 6.684 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.240      ;
; 6.694 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.087      ;
; 6.694 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.087      ;
; 6.724 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.214     ; 2.921      ;
; 6.736 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.048      ;
; 6.737 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.021      ;
; 6.737 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.021      ;
; 6.737 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.021      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.959 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.948      ;
; 6.960 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 2.773      ;
; 6.993 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.929      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.000 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.918      ;
; 7.206 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 2.574      ;
; 7.206 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 2.574      ;
; 7.278 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.641      ;
; 7.278 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.641      ;
; 7.278 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.641      ;
; 7.278 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.641      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.505 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.543      ; 2.259      ;
; 1.505 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.543      ; 2.259      ;
; 1.505 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.543      ; 2.259      ;
; 1.591 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.453      ; 2.255      ;
; 1.591 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.453      ; 2.255      ;
; 1.591 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.453      ; 2.255      ;
; 1.605 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.498      ; 2.314      ;
; 1.605 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.498      ; 2.314      ;
; 1.605 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.498      ; 2.314      ;
; 1.605 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.498      ; 2.314      ;
; 1.787 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.508      ; 2.506      ;
; 1.787 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.508      ; 2.506      ;
; 1.787 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.508      ; 2.506      ;
; 1.787 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.508      ; 2.506      ;
; 1.904 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.510      ; 2.625      ;
; 1.904 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.510      ; 2.625      ;
; 1.904 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.510      ; 2.625      ;
; 1.904 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.510      ; 2.625      ;
; 1.947 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.499      ; 2.657      ;
; 1.947 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.499      ; 2.657      ;
; 1.947 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.499      ; 2.657      ;
; 1.947 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.499      ; 2.657      ;
; 2.223 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.516      ; 2.950      ;
; 2.223 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.516      ; 2.950      ;
; 2.223 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.516      ; 2.950      ;
; 2.223 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.516      ; 2.950      ;
; 2.249 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.532      ; 2.992      ;
; 2.249 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.532      ; 2.992      ;
; 2.249 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.532      ; 2.992      ;
; 2.249 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.532      ; 2.992      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.898      ;
; 1.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.898      ;
; 1.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.898      ;
; 1.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.898      ;
; 1.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.898      ;
; 1.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.898      ;
; 1.702 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000001000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.994      ;
; 1.702 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.994      ;
; 1.702 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|f_pop                                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.994      ;
; 1.702 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.100000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.994      ;
; 1.702 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.994      ;
; 1.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.028      ;
; 1.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.028      ;
; 1.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.028      ;
; 1.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.028      ;
; 1.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.028      ;
; 1.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.028      ;
; 1.746 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.947      ;
; 1.746 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.947      ;
; 1.773 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.070      ;
; 1.773 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.070      ;
; 1.773 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.070      ;
; 1.773 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.070      ;
; 1.792 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000000001                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.085      ;
; 1.792 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000010000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.085      ;
; 1.792 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000001000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.085      ;
; 1.792 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.085      ;
; 1.815 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.093      ;
; 1.815 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.093      ;
; 1.815 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.093      ;
; 1.815 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.093      ;
; 1.815 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000100000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.093      ;
; 1.815 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.093      ;
; 2.008 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.306      ;
; 2.008 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.306      ;
; 2.008 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.306      ;
; 2.008 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.306      ;
; 2.080 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.253      ;
; 2.080 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.253      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.154 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.445      ;
; 2.240 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.052     ; 2.247      ;
; 2.240 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.052     ; 2.247      ;
; 2.317 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.488      ;
; 2.317 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.488      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.667      ;
; 2.401 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.696      ;
; 2.419 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.598      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.427 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.707      ;
; 2.557 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.759      ;
; 2.557 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.759      ;
; 2.557 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.759      ;
; 2.633 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.930      ;
; 2.689 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.862      ;
; 2.689 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.862      ;
; 2.691 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.893      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.751 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.047      ;
; 2.756 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.933      ;
; 2.804 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.119      ;
; 2.804 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.119      ;
; 2.804 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.119      ;
; 2.804 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.119      ;
; 2.844 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.047      ;
; 2.846 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.081     ; 2.830      ;
; 2.891 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.065      ;
; 2.891 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.065      ;
; 2.891 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.065      ;
; 2.919 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 3.100      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 4.305 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.497      ;
; 4.305 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.497      ;
; 4.305 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.497      ;
; 4.305 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.497      ;
; 4.305 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.497      ;
; 4.305 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.497      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.335 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.528      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.354 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.547      ;
; 4.358 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.551      ;
; 4.358 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.551      ;
; 4.358 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.551      ;
; 4.358 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.551      ;
; 4.358 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.551      ;
; 4.358 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.118     ; 2.551      ;
; 4.384 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.120     ; 2.575      ;
; 4.384 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.120     ; 2.575      ;
; 4.384 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.120     ; 2.575      ;
; 4.384 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.120     ; 2.575      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.391 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.119     ; 2.583      ;
; 4.551 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.117     ; 2.745      ;
; 4.551 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.117     ; 2.745      ;
; 4.551 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -2.117     ; 2.745      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 78.13 MHz  ; 78.13 MHz       ; clk                                                ;      ;
; 101.24 MHz ; 101.24 MHz      ; cmos_pclk                                          ;      ;
; 122.34 MHz ; 122.34 MHz      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 187.06 MHz ; 187.06 MHz      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                   ; -8.878 ; -4875.490     ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -6.403 ; -25.397       ;
; clk                                                         ; -2.018 ; -62.227       ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 1.826  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 7.987  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; cmos_pclk                                                   ; 0.071 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 0.383 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 0.384 ; 0.000         ;
; clk                                                         ; 0.400 ; 0.000         ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 1.138 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -1.894 ; -44.726       ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.527  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 6.082  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; cmos_pclk                                          ; 1.396 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.438 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.820 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                   ; -4.000 ; -2052.255     ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.011 ; -0.021        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 4.670  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 6.339  ; 0.000         ;
; clk                                                         ; 9.772  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.878 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.790      ;
; -8.764 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.676      ;
; -8.755 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.667      ;
; -8.703 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.615      ;
; -8.659 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.571      ;
; -8.641 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.553      ;
; -8.629 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.541      ;
; -8.589 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.501      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.587 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.808      ;
; -8.574 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.486      ;
; -8.541 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.453      ;
; -8.536 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.448      ;
; -8.517 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[21]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.429      ;
; -8.515 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.427      ;
; -8.508 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[5]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.420      ;
; -8.484 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.396      ;
; -8.460 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.372      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.165      ; 9.643      ;
; -8.452 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[6]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.364      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.431 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.604      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.422 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 9.595      ;
; -8.418 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.330      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.413 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.199      ; 9.634      ;
; -8.410 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.322      ;
; -8.409 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[22]      ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.123      ; 9.321      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.403 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.592      ; 7.555      ;
; -6.342 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.591      ; 7.508      ;
; -6.341 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.751      ; 7.506      ;
; -6.311 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.753      ; 7.506      ;
; -6.244 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[35] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.658      ; 7.462      ;
; -6.237 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.606      ; 7.403      ;
; -6.213 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[35] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.657      ; 7.445      ;
; -6.176 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.605      ; 7.356      ;
; -6.175 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.765      ; 7.354      ;
; -6.173 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.658      ; 7.391      ;
; -6.162 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.709      ; 7.431      ;
; -6.158 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.592      ; 7.310      ;
; -6.152 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.643      ; 7.355      ;
; -6.145 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.767      ; 7.354      ;
; -6.142 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.657      ; 7.374      ;
; -6.105 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.719      ; 7.238      ;
; -6.101 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.708      ; 7.384      ;
; -6.100 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.868      ; 7.382      ;
; -6.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.721      ; 7.262      ;
; -6.097 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.591      ; 7.263      ;
; -6.096 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.751      ; 7.261      ;
; -6.091 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.642      ; 7.308      ;
; -6.090 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.802      ; 7.306      ;
; -6.070 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.870      ; 7.382      ;
; -6.066 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.753      ; 7.261      ;
; -6.060 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.804      ; 7.306      ;
; -6.038 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.871      ; 7.323      ;
; -6.032 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.873      ; 7.347      ;
; -6.031 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.592      ; 7.183      ;
; -6.030 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.592      ; 7.182      ;
; -6.030 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.643      ; 7.233      ;
; -6.023 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.719      ; 7.156      ;
; -6.019 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[14] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.352      ; 6.931      ;
; -6.017 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.721      ; 7.180      ;
; -6.007 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[39] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.658      ; 7.225      ;
; -5.993 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.356      ; 6.909      ;
; -5.989 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.719      ; 7.122      ;
; -5.988 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[14] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.351      ; 6.914      ;
; -5.983 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.721      ; 7.146      ;
; -5.976 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[39] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.657      ; 7.208      ;
; -5.970 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.591      ; 7.136      ;
; -5.969 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.591      ; 7.135      ;
; -5.969 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.642      ; 7.186      ;
; -5.969 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.751      ; 7.134      ;
; -5.968 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.751      ; 7.133      ;
; -5.968 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.802      ; 7.184      ;
; -5.962 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.355      ; 6.892      ;
; -5.961 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.640      ; 7.161      ;
; -5.956 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.640      ; 7.156      ;
; -5.953 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[12] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.356      ; 6.869      ;
; -5.952 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[34] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.356      ; 6.868      ;
; -5.939 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.753      ; 7.134      ;
; -5.939 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[33] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.606      ; 7.105      ;
; -5.938 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.753      ; 7.133      ;
; -5.938 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.804      ; 7.184      ;
; -5.922 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[12] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.355      ; 6.852      ;
; -5.921 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[34] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.355      ; 6.851      ;
; -5.908 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[33] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.605      ; 7.088      ;
; -5.900 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.639      ; 7.114      ;
; -5.899 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.799      ; 7.112      ;
; -5.895 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.639      ; 7.109      ;
; -5.894 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.799      ; 7.107      ;
; -5.886 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.640      ; 7.086      ;
; -5.879 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.640      ; 7.079      ;
; -5.874 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[40] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.658      ; 7.092      ;
; -5.873 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.868      ; 7.155      ;
; -5.869 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.801      ; 7.112      ;
; -5.867 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[0]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.822      ; 7.103      ;
; -5.867 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.870      ; 7.179      ;
; -5.864 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.801      ; 7.107      ;
; -5.861 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[0]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.824      ; 7.127      ;
; -5.861 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.719      ; 6.994      ;
; -5.855 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.721      ; 7.018      ;
; -5.843 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[40] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.657      ; 7.075      ;
; -5.825 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.639      ; 7.039      ;
; -5.824 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.799      ; 7.037      ;
; -5.818 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.639      ; 7.032      ;
; -5.817 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.868      ; 7.099      ;
; -5.817 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.799      ; 7.030      ;
; -5.811 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.870      ; 7.123      ;
; -5.800 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.643      ; 7.003      ;
; -5.794 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.801      ; 7.037      ;
; -5.787 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.801      ; 7.030      ;
; -5.777 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.592      ; 6.929      ;
; -5.762 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.782      ; 6.958      ;
; -5.757 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.640      ; 6.957      ;
; -5.756 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.784      ; 6.982      ;
; -5.739 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.642      ; 6.956      ;
; -5.738 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.802      ; 6.954      ;
; -5.726 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[15] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.352      ; 6.638      ;
; -5.716 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.591      ; 6.882      ;
; -5.715 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.751      ; 6.880      ;
; -5.709 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.868      ; 6.991      ;
; -5.708 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.804      ; 6.954      ;
; -5.703 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.870      ; 7.015      ;
; -5.696 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.639      ; 6.910      ;
; -5.695 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[15] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.351      ; 6.621      ;
; -5.695 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.799      ; 6.908      ;
; -5.691 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.643      ; 6.894      ;
; -5.685 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.753      ; 6.880      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[1]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[0]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[3]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[2]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[4]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[5]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[6]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[7]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[12]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[8]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[9]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[10]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[11]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[15]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[13]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[14]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.803     ; 2.207      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[25]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[16]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[17]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[18]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[19]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[20]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[21]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[22]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[23]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[24]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[27]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[26]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[28]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[30]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[29]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.669 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[31]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.804     ; 1.857      ;
; -1.619 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color[1]                                       ; cmos_pclk    ; clk         ; 1.000        ; -0.796     ; 1.815      ;
; -1.616 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color[0]                                       ; cmos_pclk    ; clk         ; 1.000        ; -0.796     ; 1.812      ;
; 7.201  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.728     ;
; 7.244  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.682     ;
; 7.309  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.620     ;
; 7.374  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.555     ;
; 7.375  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.551     ;
; 7.441  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.485     ;
; 7.451  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.475     ;
; 7.481  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.448     ;
; 7.482  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.447     ;
; 7.505  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.424     ;
; 7.537  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.389     ;
; 7.558  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.371     ;
; 7.571  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.358     ;
; 7.573  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.356     ;
; 7.581  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.348     ;
; 7.643  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.283     ;
; 7.667  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.262     ;
; 7.684  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.242     ;
; 7.689  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.240     ;
; 7.718  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.208     ;
; 7.725  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 12.203     ;
; 7.753  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.176     ;
; 7.755  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.174     ;
; 7.765  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.164     ;
; 7.765  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.164     ;
; 7.776  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.150     ;
; 7.793  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.136     ;
; 7.804  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.125     ;
; 7.814  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.115     ;
; 7.830  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.096     ;
; 7.848  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.081     ;
; 7.851  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.078     ;
; 7.854  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.072     ;
; 7.856  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 12.072     ;
; 7.857  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.072     ;
; 7.887  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 12.039     ;
; 7.906  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.023     ;
; 7.922  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 12.006     ;
; 7.923  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 12.006     ;
; 7.929  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.997     ;
; 7.932  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 11.996     ;
; 7.960  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.969     ;
; 7.970  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.959     ;
; 7.978  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.948     ;
; 7.980  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.949     ;
; 7.984  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.945     ;
; 7.998  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.931     ;
; 8.018  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 11.910     ;
; 8.032  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.897     ;
; 8.037  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.889     ;
; 8.090  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.839     ;
; 8.103  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.826     ;
; 8.108  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.821     ;
; 8.117  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.809     ;
; 8.131  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.798     ;
; 8.144  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.785     ;
; 8.165  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 11.763     ;
; 8.168  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.761     ;
; 8.187  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.742     ;
; 8.196  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.733     ;
; 8.199  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 11.729     ;
; 8.221  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.076     ; 11.705     ;
; 8.238  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.691     ;
; 8.247  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.682     ;
; 8.257  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.074     ; 11.671     ;
; 8.262  ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.073     ; 11.667     ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.826 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.974      ;
; 1.970 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.823      ;
; 2.006 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.763      ;
; 2.064 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.737      ;
; 2.081 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.699      ;
; 2.092 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.707      ;
; 2.095 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.674      ;
; 2.109 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.684      ;
; 2.155 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.639      ;
; 2.160 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.641      ;
; 2.208 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.586      ;
; 2.242 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.538      ;
; 2.244 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.526      ;
; 2.256 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.538      ;
; 2.281 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 7.499      ;
; 2.293 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.498      ;
; 2.319 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.462      ;
; 2.324 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.470      ;
; 2.330 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.470      ;
; 2.333 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.437      ;
; 2.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.447      ;
; 2.380 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.421      ;
; 2.389 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.412      ;
; 2.393 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.402      ;
; 2.398 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.404      ;
; 2.441 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.352      ;
; 2.447 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.352      ;
; 2.456 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.331      ;
; 2.480 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.301      ;
; 2.482 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.315      ;
; 2.482 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.312      ;
; 2.494 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.301      ;
; 2.510 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.287      ;
; 2.511 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.268      ;
; 2.515 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.286      ;
; 2.519 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.262      ;
; 2.524 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.270      ;
; 2.531 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.261      ;
; 2.533 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.261      ;
; 2.551 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.250      ;
; 2.560 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.210      ;
; 2.562 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.233      ;
; 2.565 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.234      ;
; 2.566 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.213      ;
; 2.570 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.224      ;
; 2.584 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.210      ;
; 2.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.201      ;
; 2.598 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.196      ;
; 2.621 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.180      ;
; 2.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.175      ;
; 2.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.141      ;
; 2.635 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.146      ;
; 2.646 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.154      ;
; 2.649 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.121      ;
; 2.659 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.135      ;
; 2.660 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.141      ;
; 2.663 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.131      ;
; 2.672 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.107      ;
; 2.679 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.115      ;
; 2.681 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.110      ;
; 2.682 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.110      ;
; 2.694 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.094      ;
; 2.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.099      ;
; 2.695 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.075      ;
; 2.709 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.086      ;
; 2.709 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.083      ;
; 2.711 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.068      ;
; 2.713 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.085      ;
; 2.714 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 7.088      ;
; 2.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.096      ;
; 2.716 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.052      ;
; 2.720 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.078      ;
; 2.720 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.075      ;
; 2.723 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.067      ;
; 2.727 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.052      ;
; 2.729 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.070      ;
; 2.730 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.062      ;
; 2.731 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.039      ;
; 2.745 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.067      ;
; 2.745 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.023      ;
; 2.748 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.050      ;
; 2.765 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.029      ;
; 2.766 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.013      ;
; 2.770 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.011      ;
; 2.771 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.024      ;
; 2.776 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.017      ;
; 2.778 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.012      ;
; 2.779 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.012      ;
; 2.781 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.019      ;
; 2.781 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.019      ;
; 2.784 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.986      ;
; 2.793 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.986      ;
; 2.796 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.005      ;
; 2.796 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.985      ;
; 2.798 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.001      ;
; 2.798 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.996      ;
; 2.801 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.969      ;
; 2.802 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.949      ;
; 2.802 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.949      ;
; 2.804 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.990      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 7.987 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.212      ; 5.597      ;
; 8.042 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.370      ; 5.663      ;
; 8.042 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.370      ; 5.663      ;
; 8.043 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.370      ; 5.662      ;
; 8.060 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.370      ; 5.645      ;
; 8.157 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 5.106      ;
; 8.221 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 5.361      ;
; 8.232 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 5.350      ;
; 8.241 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 5.341      ;
; 8.276 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.427      ;
; 8.276 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.427      ;
; 8.277 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.426      ;
; 8.287 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.416      ;
; 8.287 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.416      ;
; 8.288 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.415      ;
; 8.294 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.409      ;
; 8.295 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 5.287      ;
; 8.296 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.407      ;
; 8.296 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.407      ;
; 8.297 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.406      ;
; 8.305 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.398      ;
; 8.313 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.255     ; 4.804      ;
; 8.313 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.255     ; 4.804      ;
; 8.314 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.389      ;
; 8.320 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.943      ;
; 8.335 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.928      ;
; 8.350 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.353      ;
; 8.350 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.353      ;
; 8.351 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.352      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.870      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.870      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.870      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.870      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.335      ;
; 8.369 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.869      ;
; 8.369 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.869      ;
; 8.379 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.884      ;
; 8.381 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.255     ; 4.736      ;
; 8.381 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.255     ; 4.736      ;
; 8.386 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.852      ;
; 8.386 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.852      ;
; 8.391 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.074     ; 4.870      ;
; 8.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.074     ; 4.859      ;
; 8.406 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.211      ; 5.177      ;
; 8.409 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 5.173      ;
; 8.410 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.256     ; 4.706      ;
; 8.411 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.074     ; 4.850      ;
; 8.436 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.802      ;
; 8.436 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.802      ;
; 8.436 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.802      ;
; 8.436 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.802      ;
; 8.437 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.801      ;
; 8.437 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.801      ;
; 8.438 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.825      ;
; 8.450 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.370      ; 5.255      ;
; 8.453 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.810      ;
; 8.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.784      ;
; 8.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.784      ;
; 8.455 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.370      ; 5.250      ;
; 8.464 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.239      ;
; 8.464 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.239      ;
; 8.465 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.098     ; 4.772      ;
; 8.465 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.098     ; 4.772      ;
; 8.465 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.238      ;
; 8.465 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.074     ; 4.796      ;
; 8.466 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.098     ; 4.771      ;
; 8.466 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 5.116      ;
; 8.481 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.370      ; 5.224      ;
; 8.482 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.221      ;
; 8.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.098     ; 4.754      ;
; 8.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.539     ; 4.313      ;
; 8.483 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.539     ; 4.313      ;
; 8.489 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.255     ; 4.628      ;
; 8.497 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.766      ;
; 8.521 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.182      ;
; 8.521 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.182      ;
; 8.522 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.181      ;
; 8.526 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 5.056      ;
; 8.539 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.164      ;
; 8.544 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.694      ;
; 8.544 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.694      ;
; 8.545 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.693      ;
; 8.551 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.539     ; 4.245      ;
; 8.551 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.539     ; 4.245      ;
; 8.554 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.255     ; 4.563      ;
; 8.562 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.676      ;
; 8.579 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.074     ; 4.682      ;
; 8.580 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.540     ; 4.215      ;
; 8.581 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.122      ;
; 8.581 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.122      ;
; 8.582 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.121      ;
; 8.599 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.368      ; 5.104      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.629      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.629      ;
; 8.610 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.628      ;
; 8.627 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.097     ; 4.611      ;
; 8.629 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[2]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.210      ; 4.953      ;
; 8.634 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.629      ;
; 8.635 ; vga_interface:u_vga|cnt_h[1]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.072     ; 4.628      ;
; 8.636 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.074     ; 4.625      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.071 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|age[2]                                                                                                                                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.259      ; 3.795      ;
; 0.110 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[1]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 3.765      ;
; 0.144 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[2]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 3.799      ;
; 0.245 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[5]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 3.914      ;
; 0.254 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[6]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 3.909      ;
; 0.259 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[4]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 3.928      ;
; 0.263 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 3.932      ;
; 0.317 ; color[1]                                                                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[2]                                                                                                                             ; clk                                                         ; cmos_pclk   ; 0.000        ; 1.191      ; 1.733      ;
; 0.318 ; color[1]                                                                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[3]                                                                                                                             ; clk                                                         ; cmos_pclk   ; 0.000        ; 1.191      ; 1.734      ;
; 0.326 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[8]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 3.981      ;
; 0.329 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|age[1]                                                                                                                                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.259      ; 4.053      ;
; 0.333 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|age[0]                                                                                                                                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.259      ; 4.057      ;
; 0.342 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[5]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 3.997      ;
; 0.345 ; color[1]                                                                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[0]                                                                                                                             ; clk                                                         ; cmos_pclk   ; 0.000        ; 1.191      ; 1.761      ;
; 0.345 ; color[1]                                                                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[1]                                                                                                                             ; clk                                                         ; cmos_pclk   ; 0.000        ; 1.191      ; 1.761      ;
; 0.346 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[8]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 4.015      ;
; 0.348 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 4.017      ;
; 0.354 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[6]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.600      ; 4.419      ;
; 0.354 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.600      ; 4.419      ;
; 0.361 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[2]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 4.030      ;
; 0.364 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[7]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 4.033      ;
; 0.366 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[3]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 4.021      ;
; 0.376 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.840      ; 1.446      ;
; 0.379 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[3]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 4.048      ;
; 0.381 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]                                                                                                                           ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 4.036      ;
; 0.382 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[7]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 4.037      ;
; 0.396 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 4.051      ;
; 0.405 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[6]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.204      ; 4.074      ;
; 0.421 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[4]                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.190      ; 4.076      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; capture:u_capture|flag                                                                                                                                                  ; capture:u_capture|flag                                                                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid                                                                                           ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid                                                                                                         ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                ; imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[44]                                                                                              ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[44]                                                                                                            ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|dout                                                                                                        ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|dout                                                                                                                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[1]                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[1]                                                                                                                            ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[0]                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[0]                                                                                                                            ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_STOP                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_STOP                                                                                                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                                            ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data_valid                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data_valid                                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                           ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_SEND                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_SEND                                                                                                                           ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[3]                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[3]                                                                                                                            ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[1]                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[1]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[2]                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[2]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[0]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[0]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[2]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[2]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[3]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[3]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[4]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[4]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[5]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[5]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[6]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[6]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[7]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[7]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[8]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[8]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[9]                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[9]                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[10]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[10]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[11]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[11]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[12]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[12]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[13]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[13]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[16]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[16]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[17]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[17]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[18]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[18]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[19]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[19]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[20]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[20]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[21]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[21]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[22]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[22]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[14]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[14]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[15]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[15]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[23]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[23]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[24]                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[24]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[0]                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[0]                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[0]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[8]                                                                                                           ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[8]                                                                                                                         ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.456 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[9]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 3.166      ; 4.087      ;
; 0.469 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.096      ; 0.760      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.841      ; 1.542      ;
; 0.472 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.050      ; 0.717      ;
; 0.473 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[3]                                         ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.456      ; 1.124      ;
; 0.477 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_LOAD                                                                                                                           ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.051      ; 0.723      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.383 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vsync                                                                                                                                                          ; vga_interface:u_vga|vsync                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|hsync                                                                                                                                                          ; vga_interface:u_vga|hsync                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|rd_req                                                                                                                                                         ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_interface:u_vga|v_vld                                                                                                                                                          ; vga_interface:u_vga|v_vld                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.451 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.737      ;
; 0.451 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.737      ;
; 0.451 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.737      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.739      ;
; 0.455 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.741      ;
; 0.455 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.741      ;
; 0.469 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.736      ;
; 0.478 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.747      ;
; 0.509 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[6]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.776      ;
; 0.510 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[3]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.777      ;
; 0.511 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[1]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.778      ;
; 0.580 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.847      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.624 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.891      ;
; 0.627 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.913      ;
; 0.627 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.913      ;
; 0.627 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.913      ;
; 0.628 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.914      ;
; 0.628 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.914      ;
; 0.629 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.915      ;
; 0.651 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.305      ;
; 0.678 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.332      ;
; 0.679 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.411      ;
; 0.687 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.691 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.423      ;
; 0.694 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.701 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.358      ;
; 0.706 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.991      ;
; 0.707 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.995      ;
; 0.711 ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.717 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.723 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.723 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.008      ;
; 0.723 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.378      ;
; 0.724 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.991      ;
; 0.726 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.011      ;
; 0.728 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.015      ;
; 0.730 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.997      ;
; 0.734 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.019      ;
; 0.736 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.737 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.004      ;
; 0.741 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.395      ;
; 0.743 ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.010      ;
; 0.754 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.021      ;
; 0.761 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.028      ;
; 0.777 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[7]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.044      ;
; 0.778 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[9]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.045      ;
; 0.779 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[5]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.046      ;
; 0.793 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.060      ;
; 0.813 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.467      ;
; 0.840 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.565      ;
; 0.841 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 1.566      ;
; 0.856 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.123      ;
; 0.874 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.159      ;
; 0.875 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.160      ;
; 0.880 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.165      ;
; 0.891 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.546      ;
; 0.914 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.182      ;
; 0.919 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.574      ;
; 0.933 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.218      ;
; 0.933 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.200      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.WRITE                                                                                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.WRITE                                                                                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.422 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[0]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.075      ;
; 0.428 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[7]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.081      ;
; 0.436 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[8]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.089      ;
; 0.449 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.451 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.738      ;
; 0.451 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.738      ;
; 0.451 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[9]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.104      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.739      ;
; 0.452 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.739      ;
; 0.453 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[8]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[8]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.454 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.455 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[10]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.740      ;
; 0.465 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[6]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.470 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[2]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[2]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[0]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[0]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[1]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[1]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.490 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[11]                                                                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|delayed_wrptr_g[11]                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.493 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[10]                                                                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|delayed_wrptr_g[10]                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.509 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.531 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.104      ;
; 0.535 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.801      ;
; 0.540 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.806      ;
; 0.562 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.135      ;
; 0.572 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.839      ;
; 0.574 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.574 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.579 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.582 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.869      ;
; 0.585 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.872      ;
; 0.586 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.873      ;
; 0.596 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.881      ;
; 0.596 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.881      ;
; 0.598 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[1] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_data[1]                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[3]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[3]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.600 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.297      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.886      ;
; 0.603 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.604 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.872      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; color[1]                                        ; color[1]                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.462 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.731      ;
; 0.463 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.731      ;
; 0.471 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.741      ;
; 0.491 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.761      ;
; 0.495 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.764      ;
; 0.497 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|scl            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.766      ;
; 0.497 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.766      ;
; 0.506 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.775      ;
; 0.508 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.776      ;
; 0.509 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.777      ;
; 0.621 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.637 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.905      ;
; 0.660 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.928      ;
; 0.693 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.699 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.970      ;
; 0.704 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; color_cnt[3]                                    ; color_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; color_cnt[5]                                    ; color_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; color_cnt[15]                                   ; color_cnt[15]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; color_cnt[13]                                   ; color_cnt[13]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; color_cnt[19]                                   ; color_cnt[19]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; color_cnt[21]                                   ; color_cnt[21]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; color_cnt[29]                                   ; color_cnt[29]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; color_cnt[11]                                   ; color_cnt[11]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; color_cnt[17]                                   ; color_cnt[17]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; color_cnt[27]                                   ; color_cnt[27]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; color_cnt[31]                                   ; color_cnt[31]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; color_cnt[1]                                    ; color_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; color_cnt[22]                                   ; color_cnt[22]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; color_cnt[25]                                   ; color_cnt[25]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; color_cnt[6]                                    ; color_cnt[6]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; color_cnt[9]                                    ; color_cnt[9]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; color_cnt[23]                                   ; color_cnt[23]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; color_cnt[7]                                    ; color_cnt[7]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; color_cnt[16]                                   ; color_cnt[16]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; color_cnt[2]                                    ; color_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; color_cnt[14]                                   ; color_cnt[14]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; color_cnt[18]                                   ; color_cnt[18]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; color_cnt[4]                                    ; color_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; color_cnt[12]                                   ; color_cnt[12]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; color_cnt[10]                                   ; color_cnt[10]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; color_cnt[20]                                   ; color_cnt[20]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; color_cnt[26]                                   ; color_cnt[26]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; color_cnt[28]                                   ; color_cnt[28]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; color_cnt[30]                                   ; color_cnt[30]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; color_cnt[8]                                    ; color_cnt[8]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; color_cnt[24]                                   ; color_cnt[24]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.718 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.986      ;
; 0.726 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.073      ; 0.994      ;
; 0.731 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.999      ;
; 0.733 ; color_cnt[0]                                    ; color_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.002      ;
; 0.737 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.005      ;
; 0.738 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.006      ;
; 0.748 ; color[0]                                        ; color[1]                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.016      ;
; 0.755 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.023      ;
; 0.794 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.062      ;
; 0.795 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.063      ;
; 0.798 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.066      ;
; 0.844 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.112      ;
; 0.844 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.112      ;
; 0.865 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.134      ;
; 0.875 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.143      ;
; 0.877 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.145      ;
; 0.890 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.158      ;
; 0.897 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.165      ;
; 0.987 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.255      ;
; 0.995 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.074      ; 1.264      ;
; 1.013 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.015 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.285      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.138 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[21]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.967      ; 2.635      ;
; 1.161 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[21]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.969      ; 2.660      ;
; 1.473 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.229      ; 3.232      ;
; 1.496 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.231      ; 3.257      ;
; 1.503 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.206      ; 3.239      ;
; 1.505 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.204      ; 3.239      ;
; 1.607 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.039      ; 3.176      ;
; 1.624 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.039      ; 3.193      ;
; 1.666 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.877      ; 3.073      ;
; 1.668 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.875      ; 3.073      ;
; 1.768 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.240      ; 3.538      ;
; 1.782 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.303      ; 3.615      ;
; 1.791 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.242      ; 3.563      ;
; 1.805 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.305      ; 3.640      ;
; 1.819 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.241      ; 3.590      ;
; 1.821 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.239      ; 3.590      ;
; 1.826 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.240      ; 3.596      ;
; 1.837 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.710      ; 3.077      ;
; 1.849 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.242      ; 3.621      ;
; 1.856 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.710      ; 3.096      ;
; 1.899 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.321      ; 3.750      ;
; 1.901 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.319      ; 3.750      ;
; 1.922 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.240      ; 3.692      ;
; 1.928 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.241      ; 3.699      ;
; 1.930 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.239      ; 3.699      ;
; 1.945 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.242      ; 3.717      ;
; 1.947 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.241      ; 3.718      ;
; 1.949 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.239      ; 3.718      ;
; 1.951 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.240      ; 3.721      ;
; 1.966 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.222      ; 3.718      ;
; 1.974 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.242      ; 3.746      ;
; 1.983 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.241      ; 3.754      ;
; 1.985 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.239      ; 3.754      ;
; 1.990 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.594      ;
; 1.997 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.220      ; 3.747      ;
; 2.013 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.307      ; 3.850      ;
; 2.016 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.005      ; 3.551      ;
; 2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.003      ; 3.551      ;
; 2.020 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.241      ; 3.791      ;
; 2.021 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.261      ; 3.812      ;
; 2.022 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.240      ; 3.792      ;
; 2.022 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.239      ; 3.791      ;
; 2.035 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.639      ;
; 2.044 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.305      ; 3.879      ;
; 2.045 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.242      ; 3.817      ;
; 2.052 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.259      ; 3.841      ;
; 2.054 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.659      ;
; 2.058 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.663      ;
; 2.070 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.154      ; 3.754      ;
; 2.084 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.204      ; 3.818      ;
; 2.087 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.692      ;
; 2.091 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.240      ; 3.861      ;
; 2.091 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.309      ; 3.930      ;
; 2.091 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.696      ;
; 2.093 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.307      ; 3.930      ;
; 2.099 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.703      ;
; 2.106 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.206      ; 3.842      ;
; 2.107 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.206      ; 3.843      ;
; 2.108 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.204      ; 3.842      ;
; 2.111 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.154      ; 3.795      ;
; 2.114 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[21] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.039      ; 3.683      ;
; 2.114 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.242      ; 3.886      ;
; 2.118 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.722      ;
; 2.123 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.240      ; 3.893      ;
; 2.123 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.206      ; 3.859      ;
; 2.125 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.204      ; 3.859      ;
; 2.129 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[21] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.039      ; 3.698      ;
; 2.144 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.748      ;
; 2.146 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.242      ; 3.918      ;
; 2.154 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.758      ;
; 2.159 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[1]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.005      ; 3.694      ;
; 2.161 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[1]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.003      ; 3.694      ;
; 2.163 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.767      ;
; 2.168 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.773      ;
; 2.170 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.307      ; 4.007      ;
; 2.183 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.018      ; 3.731      ;
; 2.185 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.016      ; 3.731      ;
; 2.187 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.838      ; 3.555      ;
; 2.191 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.795      ;
; 2.199 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.803      ;
; 2.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.305      ; 4.036      ;
; 2.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.806      ;
; 2.209 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.814      ;
; 2.215 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.190      ; 3.935      ;
; 2.232 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.838      ; 3.600      ;
; 2.236 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.074      ; 3.840      ;
; 2.238 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.192      ; 3.960      ;
; 2.242 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.075      ; 3.847      ;
; 2.255 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.237      ; 4.022      ;
; 2.256 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.142      ; 3.928      ;
; 2.258 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.018      ; 3.806      ;
; 2.260 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.016      ; 3.806      ;
; 2.267 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[0]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.241      ; 4.038      ;
; 2.269 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[0]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.239      ; 4.038      ;
; 2.273 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.142      ; 3.945      ;
; 2.277 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.039      ; 3.846      ;
; 2.278 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.239      ; 4.047      ;
; 2.287 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.190      ; 4.007      ;
; 2.292 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.237      ; 4.059      ;
; 2.294 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 2.039      ; 3.863      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.894 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.212      ; 3.050      ;
; -1.894 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.212      ; 3.050      ;
; -1.894 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.212      ; 3.050      ;
; -1.894 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.212      ; 3.050      ;
; -1.872 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 3.011      ;
; -1.872 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 3.011      ;
; -1.872 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 3.011      ;
; -1.872 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 3.011      ;
; -1.560 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 2.691      ;
; -1.560 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 2.691      ;
; -1.560 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 2.691      ;
; -1.560 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 2.691      ;
; -1.524 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.192      ; 2.660      ;
; -1.524 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.192      ; 2.660      ;
; -1.524 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.192      ; 2.660      ;
; -1.524 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.192      ; 2.660      ;
; -1.414 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.196      ; 2.554      ;
; -1.414 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.196      ; 2.554      ;
; -1.414 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.196      ; 2.554      ;
; -1.414 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.196      ; 2.554      ;
; -1.197 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.180      ; 2.321      ;
; -1.197 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.180      ; 2.321      ;
; -1.197 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.180      ; 2.321      ;
; -1.197 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.180      ; 2.321      ;
; -1.181 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.152      ; 2.277      ;
; -1.181 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.152      ; 2.277      ;
; -1.181 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.152      ; 2.277      ;
; -1.113 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.223      ; 2.280      ;
; -1.113 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.223      ; 2.280      ;
; -1.113 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]   ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.223      ; 2.280      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 1.527 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.794      ;
; 1.527 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.794      ;
; 1.527 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.794      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.735 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.585      ;
; 1.739 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.580      ;
; 1.739 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.580      ;
; 1.739 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.580      ;
; 1.739 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.580      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.757 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.563      ;
; 1.760 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.561      ;
; 1.760 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.561      ;
; 1.760 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.561      ;
; 1.760 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.561      ;
; 1.760 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.561      ;
; 1.760 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.297     ; 2.561      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.771 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.298     ; 2.549      ;
; 1.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.499      ;
; 1.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.499      ;
; 1.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.499      ;
; 1.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.499      ;
; 1.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.499      ;
; 1.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -2.299     ; 2.499      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 6.082 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.613      ;
; 6.082 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.613      ;
; 6.161 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.635      ;
; 6.161 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.635      ;
; 6.161 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.635      ;
; 6.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.544      ;
; 6.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.544      ;
; 6.236 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.545      ;
; 6.245 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.447      ;
; 6.245 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.447      ;
; 6.256 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.523      ;
; 6.256 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.523      ;
; 6.310 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 3.381      ;
; 6.316 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 3.375      ;
; 6.320 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.447      ;
; 6.320 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.447      ;
; 6.324 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.469      ;
; 6.324 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.469      ;
; 6.351 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.435      ;
; 6.351 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.435      ;
; 6.356 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.434      ;
; 6.357 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 3.311      ;
; 6.357 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 3.311      ;
; 6.360 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.332      ;
; 6.389 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.403      ;
; 6.395 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.405      ;
; 6.395 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.405      ;
; 6.395 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.397      ;
; 6.439 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.354      ;
; 6.439 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.354      ;
; 6.483 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.281      ;
; 6.483 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.281      ;
; 6.548 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.215      ;
; 6.554 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.209      ;
; 6.579 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.113      ;
; 6.581 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.169      ;
; 6.581 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.169      ;
; 6.598 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.166      ;
; 6.602 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.190      ;
; 6.611 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.157      ;
; 6.611 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.157      ;
; 6.616 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.182      ;
; 6.658 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.135      ;
; 6.663 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.128      ;
; 6.682 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.010      ;
; 6.682 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.010      ;
; 6.682 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 3.010      ;
; 6.761 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.032      ;
; 6.761 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.032      ;
; 6.761 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.032      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.786 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.147      ;
; 6.800 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.147      ;
; 6.800 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.147      ;
; 6.800 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.147      ;
; 6.800 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.147      ;
; 6.817 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.947      ;
; 6.870 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.921      ;
; 6.870 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.921      ;
; 6.883 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.048      ;
; 6.920 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.844      ;
; 6.920 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.844      ;
; 6.920 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.844      ;
; 6.923 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 2.744      ;
; 6.961 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.838      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.136 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.780      ;
; 7.147 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.602      ;
; 7.171 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.760      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.177 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 2.748      ;
; 7.386 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.404      ;
; 7.386 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.404      ;
; 7.447 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 2.481      ;
; 7.447 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 2.481      ;
; 7.447 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 2.481      ;
; 7.447 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 2.481      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.396 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.456      ; 2.042      ;
; 1.396 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.456      ; 2.042      ;
; 1.396 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.456      ; 2.042      ;
; 1.449 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.400      ; 2.039      ;
; 1.449 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.400      ; 2.039      ;
; 1.449 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.400      ; 2.039      ;
; 1.483 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.417      ; 2.090      ;
; 1.483 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.417      ; 2.090      ;
; 1.483 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.417      ; 2.090      ;
; 1.483 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.417      ; 2.090      ;
; 1.637 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.433      ; 2.260      ;
; 1.637 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.433      ; 2.260      ;
; 1.637 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.433      ; 2.260      ;
; 1.637 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.433      ; 2.260      ;
; 1.749 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.429      ; 2.368      ;
; 1.749 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.429      ; 2.368      ;
; 1.749 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.429      ; 2.368      ;
; 1.749 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.429      ; 2.368      ;
; 1.789 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 2.403      ;
; 1.789 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 2.403      ;
; 1.789 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 2.403      ;
; 1.789 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 2.403      ;
; 2.035 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 2.657      ;
; 2.035 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 2.657      ;
; 2.035 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 2.657      ;
; 2.035 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 2.657      ;
; 2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.450      ; 2.704      ;
; 2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.450      ; 2.704      ;
; 2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.450      ; 2.704      ;
; 2.064 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.450      ; 2.704      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.438 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.702      ;
; 1.438 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.702      ;
; 1.438 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.702      ;
; 1.438 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.702      ;
; 1.438 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.702      ;
; 1.438 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.702      ;
; 1.524 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000001000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|f_pop                                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.100000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.790      ;
; 1.539 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.823      ;
; 1.539 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.823      ;
; 1.539 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.823      ;
; 1.539 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.823      ;
; 1.539 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.823      ;
; 1.539 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.823      ;
; 1.574 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.747      ;
; 1.574 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.747      ;
; 1.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.859      ;
; 1.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.859      ;
; 1.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.859      ;
; 1.591 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.859      ;
; 1.607 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000000001                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.607 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000010000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.607 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000001000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.607 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.879      ;
; 1.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.879      ;
; 1.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.879      ;
; 1.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.879      ;
; 1.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000100000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.879      ;
; 1.627 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.879      ;
; 1.797 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.066      ;
; 1.797 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.066      ;
; 1.797 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.066      ;
; 1.797 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.066      ;
; 1.889 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.037      ;
; 1.889 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.037      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 1.924 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.189      ;
; 2.036 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.057     ; 2.032      ;
; 2.036 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.057     ; 2.032      ;
; 2.112 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.257      ;
; 2.112 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.257      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.125 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.387      ;
; 2.155 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.424      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.169 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.421      ;
; 2.172 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 2.333      ;
; 2.310 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.484      ;
; 2.310 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.484      ;
; 2.310 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.484      ;
; 2.363 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.631      ;
; 2.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 2.563      ;
; 2.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 2.563      ;
; 2.419 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.592      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.466 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.736      ;
; 2.507 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.665      ;
; 2.522 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.807      ;
; 2.522 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.807      ;
; 2.522 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.807      ;
; 2.522 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.807      ;
; 2.570 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.744      ;
; 2.580 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 2.558      ;
; 2.613 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.775      ;
; 2.613 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 2.775      ;
; 2.625 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.774      ;
; 2.625 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.774      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 3.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.274      ;
; 3.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.274      ;
; 3.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.274      ;
; 3.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.274      ;
; 3.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.274      ;
; 3.820 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.274      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.850 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.305      ;
; 3.862 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.318      ;
; 3.862 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.318      ;
; 3.862 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.318      ;
; 3.862 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.318      ;
; 3.862 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.318      ;
; 3.862 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.863 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.318      ;
; 3.887 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.341      ;
; 3.887 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.341      ;
; 3.887 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.341      ;
; 3.887 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.840     ; 2.341      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 3.895 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.839     ; 2.350      ;
; 4.038 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.494      ;
; 4.038 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.494      ;
; 4.038 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.838     ; 2.494      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                   ; -3.710 ; -1680.141     ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -2.355 ; -9.383        ;
; clk                                                         ; -0.194 ; -4.085        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 6.086  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 10.842 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; cmos_pclk                                                   ; 0.148 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 0.156 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 0.179 ; 0.000         ;
; clk                                                         ; 0.186 ; 0.000         ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.347 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -0.350 ; -4.411        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.988  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8.099  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; cmos_pclk                                          ; 0.625 ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.680 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.987 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cmos_pclk                                                   ; -3.000 ; -1468.928     ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.234  ; 0.000         ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 4.734  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 6.401  ; 0.000         ;
; clk                                                         ; 9.435  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                             ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.710 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.643      ;
; -3.697 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.630      ;
; -3.661 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.594      ;
; -3.648 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.581      ;
; -3.633 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172              ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.185     ; 2.925      ;
; -3.616 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187              ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[2]     ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.437     ; 2.656      ;
; -3.615 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.548      ;
; -3.602 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[20]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.535      ;
; -3.602 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.535      ;
; -3.576 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[22]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.509      ;
; -3.575 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187              ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.254     ; 2.798      ;
; -3.567 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.500      ;
; -3.566 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.499      ;
; -3.561 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172              ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[2]     ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.368     ; 2.670      ;
; -3.554 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.487      ;
; -3.553 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.486      ;
; -3.543 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.476      ;
; -3.530 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.463      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.528 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.043      ; 4.578      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.525 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.558      ;
; -3.518 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.451      ;
; -3.514 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[21]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.447      ;
; -3.507 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[20]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.440      ;
; -3.505 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.438      ;
; -3.504 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172              ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]         ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.385     ; 2.596      ;
; -3.498 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.431      ;
; -3.494 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.427      ;
; -3.485 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.418      ;
; -3.481 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.414      ;
; -3.481 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[22]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.414      ;
; -3.481 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187              ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[4]     ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.464     ; 2.494      ;
; -3.479 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[6]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.412      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.478 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.080      ; 4.565      ;
; -3.471 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172              ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[10]         ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.393     ; 2.555      ;
; -3.466 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[6]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.399      ;
; -3.460 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202              ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0]     ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.442     ; 2.495      ;
; -3.459 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[20]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.392      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]  ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.456 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14] ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.026      ; 4.489      ;
; -3.449 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]      ; cmos_pclk                                                   ; cmos_pclk   ; 1.000        ; 0.041      ; 4.382      ;
; -3.440 ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172              ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.500        ; -1.385     ; 2.532      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.355 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.495      ;
; -2.349 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.506      ;
; -2.346 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.498      ;
; -2.333 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.478      ;
; -2.279 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[35] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.465      ;
; -2.268 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.409      ;
; -2.258 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.411      ;
; -2.254 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[35] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.452      ;
; -2.251 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.120      ; 3.408      ;
; -2.245 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.186      ; 3.419      ;
; -2.242 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.120      ; 3.411      ;
; -2.234 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.420      ;
; -2.229 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.186      ; 3.391      ;
; -2.221 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[14] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.018      ; 3.276      ;
; -2.210 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.351      ;
; -2.209 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[37] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.407      ;
; -2.205 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[40] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.391      ;
; -2.200 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.353      ;
; -2.196 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[14] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.018      ; 3.263      ;
; -2.180 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[40] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.378      ;
; -2.174 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.314      ;
; -2.168 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.325      ;
; -2.165 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.317      ;
; -2.161 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.176      ; 3.374      ;
; -2.155 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.385      ;
; -2.154 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.295      ;
; -2.152 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.176      ; 3.377      ;
; -2.152 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.297      ;
; -2.151 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[39] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.337      ;
; -2.149 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.289      ;
; -2.144 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.297      ;
; -2.143 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.300      ;
; -2.140 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.292      ;
; -2.139 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.357      ;
; -2.127 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.272      ;
; -2.126 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[39] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.324      ;
; -2.114 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[12] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.021      ; 3.172      ;
; -2.113 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[34] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.021      ; 3.171      ;
; -2.111 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.251      ;
; -2.105 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.262      ;
; -2.102 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.254      ;
; -2.100 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.294      ;
; -2.098 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[12] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.021      ; 3.168      ;
; -2.097 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[34] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.021      ; 3.167      ;
; -2.094 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.305      ;
; -2.091 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.297      ;
; -2.089 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.234      ;
; -2.089 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.194      ; 3.259      ;
; -2.086 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.227      ;
; -2.079 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.194      ; 3.261      ;
; -2.078 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.277      ;
; -2.076 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.165      ; 3.229      ;
; -2.076 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.021      ; 3.134      ;
; -2.070 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.288      ;
; -2.060 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.290      ;
; -2.060 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[11] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.021      ; 3.130      ;
; -2.056 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.161      ; 3.254      ;
; -2.053 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.247      ;
; -2.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.227      ; 3.265      ;
; -2.049 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.267      ;
; -2.047 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.161      ; 3.257      ;
; -2.047 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.258      ;
; -2.045 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[33] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.120      ; 3.202      ;
; -2.044 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.250      ;
; -2.039 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.269      ;
; -2.034 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.227      ; 3.237      ;
; -2.031 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.230      ;
; -2.029 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[33] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.120      ; 3.198      ;
; -2.028 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.243      ; 3.247      ;
; -2.027 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[20] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.015      ; 3.079      ;
; -2.027 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[41] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.213      ;
; -2.026 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[25] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.243      ; 3.245      ;
; -2.024 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[16] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.018      ; 3.079      ;
; -2.023 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.217      ;
; -2.018 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.236      ;
; -2.017 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.228      ;
; -2.016 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[25] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.243      ; 3.247      ;
; -2.014 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.220      ;
; -2.013 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.243      ; 3.244      ;
; -2.010 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.204      ;
; -2.008 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.242      ; 3.238      ;
; -2.005 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.161      ; 3.203      ;
; -2.004 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.215      ;
; -2.003 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[23] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.235      ; 3.214      ;
; -2.002 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[20] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.015      ; 3.066      ;
; -2.002 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[41] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.149      ; 3.200      ;
; -2.001 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[36] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.021      ; 3.059      ;
; -2.001 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.157      ; 3.207      ;
; -2.001 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.200      ;
; -1.999 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[16] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.018      ; 3.066      ;
; -1.999 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.103      ; 3.139      ;
; -1.999 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.227      ; 3.214      ;
; -1.996 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.161      ; 3.206      ;
; -1.993 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[23] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.235      ; 3.216      ;
; -1.991 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[15] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.018      ; 3.046      ;
; -1.989 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.161      ; 3.187      ;
; -1.988 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.223      ; 3.187      ;
; -1.987 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[1]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.235      ; 3.198      ;
; -1.985 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.169      ; 3.130      ;
; -1.983 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0.500        ; 1.227      ; 3.198      ;
+--------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[1]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[0]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[3]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[2]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[4]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[5]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[6]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[7]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[12]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[8]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[9]                                   ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[10]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[11]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[15]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[13]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.194 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[14]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.240     ; 0.931      ;
; -0.091 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color[1]                                       ; cmos_pclk    ; clk         ; 1.000        ; -0.232     ; 0.836      ;
; -0.090 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color[0]                                       ; cmos_pclk    ; clk         ; 1.000        ; -0.232     ; 0.835      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[25]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[16]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[17]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[18]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[19]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[20]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[21]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[22]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[23]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[24]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[27]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[26]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[28]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[30]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[29]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; -0.050 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid ; color_cnt[31]                                  ; cmos_pclk    ; clk         ; 1.000        ; -0.242     ; 0.785      ;
; 14.115 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.833      ;
; 14.139 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.812      ;
; 14.149 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.802      ;
; 14.166 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.782      ;
; 14.172 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.776      ;
; 14.206 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.745      ;
; 14.229 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.722      ;
; 14.239 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.709      ;
; 14.240 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.708      ;
; 14.247 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.704      ;
; 14.254 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.697      ;
; 14.256 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.692      ;
; 14.271 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.677      ;
; 14.273 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.678      ;
; 14.274 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.677      ;
; 14.274 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.677      ;
; 14.275 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.676      ;
; 14.280 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.668      ;
; 14.290 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.661      ;
; 14.297 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.654      ;
; 14.322 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.629      ;
; 14.334 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.614      ;
; 14.334 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.617      ;
; 14.350 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.598      ;
; 14.367 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.581      ;
; 14.368 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.583      ;
; 14.376 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.575      ;
; 14.382 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.566      ;
; 14.384 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.567      ;
; 14.389 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.562      ;
; 14.397 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.037     ; 5.553      ;
; 14.400 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.548      ;
; 14.405 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.546      ;
; 14.407 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.544      ;
; 14.412 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.539      ;
; 14.416 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.535      ;
; 14.422 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.526      ;
; 14.424 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.527      ;
; 14.424 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.527      ;
; 14.433 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.518      ;
; 14.434 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.517      ;
; 14.453 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.495      ;
; 14.454 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.037     ; 5.496      ;
; 14.454 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.494      ;
; 14.456 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.495      ;
; 14.460 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.491      ;
; 14.470 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.481      ;
; 14.475 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.473      ;
; 14.478 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.470      ;
; 14.487 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.464      ;
; 14.487 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.464      ;
; 14.512 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.439      ;
; 14.520 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.431      ;
; 14.521 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.037     ; 5.429      ;
; 14.522 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.037     ; 5.428      ;
; 14.528 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.420      ;
; 14.537 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.414      ;
; 14.537 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[5] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.411      ;
; 14.538 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[4] ; clk          ; clk         ; 20.000       ; -0.039     ; 5.410      ;
; 14.538 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.413      ;
; 14.538 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[1] ; clk          ; clk         ; 20.000       ; -0.037     ; 5.412      ;
; 14.544 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]                                     ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.407      ;
; 14.554 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.397      ;
; 14.563 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.388      ;
; 14.565 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.386      ;
; 14.572 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]                                    ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0] ; clk          ; clk         ; 20.000       ; -0.036     ; 5.379      ;
+--------+-------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 6.086 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.814      ;
; 6.170 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.728      ;
; 6.223 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.676      ;
; 6.252 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.649      ;
; 6.282 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.601      ;
; 6.283 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.616      ;
; 6.306 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.592      ;
; 6.311 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.572      ;
; 6.327 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.562      ;
; 6.328 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.571      ;
; 6.336 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.563      ;
; 6.341 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.561      ;
; 6.341 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.560      ;
; 6.377 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.525      ;
; 6.378 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.521      ;
; 6.389 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.511      ;
; 6.396 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.500      ;
; 6.404 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.485      ;
; 6.413 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.488      ;
; 6.422 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.476      ;
; 6.425 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.474      ;
; 6.428 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.461      ;
; 6.448 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.451      ;
; 6.448 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.436      ;
; 6.449 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.451      ;
; 6.468 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.431      ;
; 6.469 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.423      ;
; 6.471 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.430      ;
; 6.472 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.427      ;
; 6.473 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.429      ;
; 6.477 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.407      ;
; 6.478 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.422      ;
; 6.485 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.417      ;
; 6.489 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.412      ;
; 6.491 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.405      ;
; 6.492 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.405      ;
; 6.493 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.397      ;
; 6.494 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.406      ;
; 6.497 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.402      ;
; 6.499 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.402      ;
; 6.504 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.395      ;
; 6.507 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.396      ;
; 6.508 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.391      ;
; 6.513 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.395      ;
; 6.525 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.357      ;
; 6.525 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.357      ;
; 6.528 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.371      ;
; 6.532 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.365      ;
; 6.537 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.371      ;
; 6.537 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.347      ;
; 6.538 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.362      ;
; 6.541 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.339      ;
; 6.543 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.360      ;
; 6.544 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.356      ;
; 6.549 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.350      ;
; 6.550 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.350      ;
; 6.551 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.348      ;
; 6.552 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.345      ;
; 6.555 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.344      ;
; 6.561 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.338      ;
; 6.562 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.335      ;
; 6.566 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.318      ;
; 6.567 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.321      ;
; 6.570 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.320      ;
; 6.571 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.330      ;
; 6.573 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.326      ;
; 6.576 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.323      ;
; 6.579 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[36] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.309      ;
; 6.582 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.308      ;
; 6.583 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.316      ;
; 6.583 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.317      ;
; 6.585 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.313      ;
; 6.588 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.311      ;
; 6.594 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.296      ;
; 6.596 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.307      ;
; 6.597 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.309      ;
; 6.605 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.293      ;
; 6.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.292      ;
; 6.608 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.291      ;
; 6.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.275      ;
; 6.610 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.290      ;
; 6.621 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.285      ;
; 6.626 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.628 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[27] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.271      ;
; 6.629 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.269      ;
; 6.629 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.269      ;
; 6.629 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[30] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.272      ;
; 6.629 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[29] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.270      ;
; 6.631 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.265      ;
; 6.632 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.271      ;
; 6.633 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.266      ;
; 6.633 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.267      ;
; 6.635 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.258      ;
; 6.636 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[32] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.264      ;
; 6.636 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.259      ;
; 6.638 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[33] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.246      ;
; 6.639 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[28] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.264      ;
; 6.644 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.238      ;
; 6.644 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.244      ;
; 6.645 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[38] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.253      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 10.842 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.108      ; 2.608      ;
; 10.873 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.153      ; 2.600      ;
; 10.876 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.153      ; 2.597      ;
; 10.876 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.153      ; 2.597      ;
; 10.890 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.153      ; 2.583      ;
; 10.940 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.107      ; 2.509      ;
; 10.948 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.107      ; 2.501      ;
; 10.949 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.107      ; 2.500      ;
; 10.968 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.107      ; 2.481      ;
; 10.971 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.501      ;
; 10.974 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 2.310      ;
; 10.974 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.498      ;
; 10.974 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.498      ;
; 10.979 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.493      ;
; 10.980 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.492      ;
; 10.982 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.490      ;
; 10.982 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.490      ;
; 10.983 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.489      ;
; 10.983 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.489      ;
; 10.988 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.484      ;
; 10.996 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.476      ;
; 10.996 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.093     ; 2.253      ;
; 10.997 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.475      ;
; 10.999 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.473      ;
; 11.002 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.093     ; 2.247      ;
; 11.002 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.470      ;
; 11.002 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.470      ;
; 11.011 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.093     ; 2.238      ;
; 11.016 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.456      ;
; 11.017 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.093     ; 2.232      ;
; 11.027 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.245      ;
; 11.028 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.107      ; 2.421      ;
; 11.030 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.242      ;
; 11.030 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.242      ;
; 11.033 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.239      ;
; 11.036 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 2.248      ;
; 11.036 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.236      ;
; 11.036 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.236      ;
; 11.042 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.230      ;
; 11.044 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.228      ;
; 11.045 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.227      ;
; 11.045 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.227      ;
; 11.046 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.106      ; 2.402      ;
; 11.048 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.224      ;
; 11.048 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.107      ; 2.401      ;
; 11.050 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.222      ;
; 11.051 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.221      ;
; 11.051 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.221      ;
; 11.057 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.153      ; 2.416      ;
; 11.059 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.413      ;
; 11.059 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.213      ;
; 11.061 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.093     ; 2.188      ;
; 11.062 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.410      ;
; 11.062 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.410      ;
; 11.063 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.153      ; 2.410      ;
; 11.065 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.207      ;
; 11.068 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 2.216      ;
; 11.071 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 2.213      ;
; 11.072 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.037     ; 2.211      ;
; 11.072 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|vsync                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 2.212      ;
; 11.076 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.396      ;
; 11.079 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.393      ;
; 11.080 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.037     ; 2.203      ;
; 11.081 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.037     ; 2.202      ;
; 11.082 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.093     ; 2.167      ;
; 11.082 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.390      ;
; 11.082 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.390      ;
; 11.084 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.153      ; 2.389      ;
; 11.092 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.180      ;
; 11.095 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.177      ;
; 11.095 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.177      ;
; 11.095 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.093     ; 2.154      ;
; 11.096 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[7]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.376      ;
; 11.098 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.107      ; 2.351      ;
; 11.100 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[10]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.037     ; 2.183      ;
; 11.103 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 2.181      ;
; 11.104 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|v_vld                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.036     ; 2.180      ;
; 11.109 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.163      ;
; 11.113 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.159      ;
; 11.116 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.156      ;
; 11.116 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.156      ;
; 11.126 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.146      ;
; 11.128 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.237     ; 1.955      ;
; 11.129 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.343      ;
; 11.129 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.143      ;
; 11.129 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.143      ;
; 11.130 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.142      ;
; 11.132 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.340      ;
; 11.132 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.340      ;
; 11.134 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.237     ; 1.949      ;
; 11.143 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.237     ; 1.940      ;
; 11.143 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.048     ; 2.129      ;
; 11.144 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.105      ; 2.303      ;
; 11.146 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[9]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.326      ;
; 11.149 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.237     ; 1.934      ;
; 11.152 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[11]                                                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.105      ; 2.295      ;
; 11.153 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.105      ; 2.294      ;
; 11.155 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.317      ;
; 11.160 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[8]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; -0.037     ; 2.123      ;
; 11.161 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13.333       ; 0.152      ; 2.311      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.148 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.428      ; 0.680      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.431      ; 0.721      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; capture:u_capture|flag                                                                                                                                                                  ; capture:u_capture|flag                                                                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid                                                                                                           ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid                                                                                                           ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                                ; imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[44]                                                                                                              ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[44]                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|dout                                                                                                                        ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|dout                                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_STOP                                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_STOP                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[0]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[0]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[1]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[1]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[3]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[3]                                                                                                                              ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                             ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data_valid                                                                                                                            ; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data_valid                                                                                                                            ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_SEND                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_SEND                                                                                                                             ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                                ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[1]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[1]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[2]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[2]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[0]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[0]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[2]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[2]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[3]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[3]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[5]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[5]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[4]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[4]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[6]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[6]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[8]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[8]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[10]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[10]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[11]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[11]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[12]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[12]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[9]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[9]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[7]                                                                                                                     ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[7]                                                                                                                     ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[13]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[13]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[16]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[16]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[15]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[15]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[18]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[18]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[19]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[19]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[20]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[20]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[21]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[21]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[22]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[22]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[23]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[23]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[24]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[24]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[17]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[17]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[14]                                                                                                                    ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[14]                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.040      ; 0.326      ;
; 0.204 ; imag_process:u_imag_process|Draw_box:u_Drawbox|vld[0]                                                                                                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|vld[1]                                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; imag_process:u_imag_process|sobel:u_sobel|line1_1[6]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line1_2[6]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[2]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 1.422      ; 1.847      ;
; 0.208 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[0]                                                                                                                       ; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[0]                                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[8]                                                                                                                           ; imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[8]                                                                                                                           ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; imag_process:u_imag_process|sobel:u_sobel|line1_1[0]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line1_2[0]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.023      ; 0.315      ;
; 0.209 ; imag_process:u_imag_process|Dilation:u_Dilation|line0_0                                                                                                                                 ; imag_process:u_imag_process|Dilation:u_Dilation|line0_1                                                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.021      ; 0.314      ;
; 0.210 ; imag_process:u_imag_process|Dilation:u_Dilation|line1_0                                                                                                                                 ; imag_process:u_imag_process|Dilation:u_Dilation|line1_1                                                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.318      ;
; 0.211 ; imag_process:u_imag_process|Dilation:u_Dilation|line2_0                                                                                                                                 ; imag_process:u_imag_process|Dilation:u_Dilation|line2_1                                                                                                                                 ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; capture:u_capture|data[1]                                                                                                                                                               ; capture:u_capture|data[9]                                                                                                                                                               ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.023      ; 0.319      ;
; 0.213 ; imag_process:u_imag_process|Erosion:u_Erosion|line2_0                                                                                                                                   ; imag_process:u_imag_process|Erosion:u_Erosion|line2_1                                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.319      ;
; 0.214 ; imag_process:u_imag_process|Erosion:u_Erosion|line0_0                                                                                                                                   ; imag_process:u_imag_process|Erosion:u_Erosion|line0_1                                                                                                                                   ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.322      ;
; 0.215 ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[1]                                                                                                                              ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk   ; 0.000        ; 1.422      ; 1.856      ;
; 0.217 ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                             ; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_LOAD                                                                                                                             ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.323      ;
; 0.217 ; imag_process:u_imag_process|sobel:u_sobel|line1_0[6]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line1_1[6]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; imag_process:u_imag_process|sobel:u_sobel|line0_0[6]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line0_1[6]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; imag_process:u_imag_process|sobel:u_sobel|line2_1[0]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line2_2[0]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|sop[0]                                                                                                                      ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|sop[1]                                                                                                                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.025      ; 0.326      ;
; 0.220 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                  ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.025      ; 0.329      ;
; 0.220 ; imag_process:u_imag_process|sobel:u_sobel|line0_0[5]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line0_1[5]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.328      ;
; 0.222 ; imag_process:u_imag_process|sobel:u_sobel|line2_0[1]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line2_1[1]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.328      ;
; 0.222 ; imag_process:u_imag_process|sobel:u_sobel|line0_0[1]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line0_1[1]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.330      ;
; 0.223 ; imag_process:u_imag_process|sobel:u_sobel|line0_0[3]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line0_1[3]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.331      ;
; 0.224 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.332      ;
; 0.226 ; imag_process:u_imag_process|sobel:u_sobel|line2_0[2]                                                                                                                                    ; imag_process:u_imag_process|sobel:u_sobel|line2_1[2]                                                                                                                                    ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.332      ;
; 0.227 ; imag_process:u_imag_process|Dilation:u_Dilation|vld[1]                                                                                                                                  ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|vld[0]                                                                                                                      ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.025      ; 0.336      ;
; 0.228 ; imag_process:u_imag_process|Dilation:u_Dilation|vld[1]                                                                                                                                  ; imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                                ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.025      ; 0.337      ;
; 0.228 ; imag_process:u_imag_process|sobel:u_sobel|vld[0]                                                                                                                                        ; imag_process:u_imag_process|sobel:u_sobel|vld[1]                                                                                                                                        ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.024      ; 0.336      ;
; 0.229 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                          ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                          ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.022      ; 0.335      ;
; 0.229 ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                        ; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                       ; cmos_pclk                                                   ; cmos_pclk   ; 0.000        ; 0.025      ; 0.338      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.156 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[7]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.162 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[0]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.164 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[8]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.168 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[9]                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a12~porta_address_reg0                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.497      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                                                                                                                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[8]                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[8]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                        ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                         ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                       ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                     ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1]  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0]  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.READ                                                                                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                            ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|flag_sel                                                                                                                                                                           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.WRITE                                                                                                                                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|state_c.WRITE                                                                                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                             ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                           ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                                                          ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[11]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[11]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[1]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[10]                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[10]                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.193 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                          ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_bank[1]                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[2]                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[2]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[0]                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[0]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[1]                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[1]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                     ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[6]                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[11]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|delayed_wrptr_g[11]                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|wrptr_g[10]                                                                                                      ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|delayed_wrptr_g[10]                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.228 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.507      ;
; 0.229 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.350      ;
; 0.234 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.236 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                                                                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.515      ;
; 0.247 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.367      ;
; 0.249 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[0]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.369      ;
; 0.250 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.370      ;
; 0.253 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[3]                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[3]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[1]  ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_data[1]                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                             ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                   ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.385      ;
; 0.257 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.386      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]                                                  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]                                                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a[9]                                                       ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9|dffe11a[9]                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.261 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[23] ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_addr[5]                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_refs[2]                                                                                                               ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_flag                                                                                                                                                                             ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|prior_flag                                                                                                                                                                         ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                              ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[6]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[8]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[2]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; vga_interface:u_vga|vsync                                                                                                                                                          ; vga_interface:u_vga|vsync                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|hsync                                                                                                                                                          ; vga_interface:u_vga|hsync                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|rd_req                                                                                                                                                         ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_interface:u_vga|v_vld                                                                                                                                                          ; vga_interface:u_vga|v_vld                                                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[4]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.315      ;
; 0.189 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[10] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.317      ;
; 0.189 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[0]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.317      ;
; 0.194 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.215 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.230 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[6]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.350      ;
; 0.231 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[3]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.351      ;
; 0.233 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[1]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.353      ;
; 0.253 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[11] ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[3]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[1]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[7]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[9]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.388      ;
; 0.261 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe7a[5]  ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6|dffe8a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.389      ;
; 0.264 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|rdptr_g[0]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.283 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.613      ;
; 0.294 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.624      ;
; 0.296 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.626      ;
; 0.298 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.627      ;
; 0.298 ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[3]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[7]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.434      ;
; 0.307 ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[8]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[2]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.436      ;
; 0.309 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[0]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[4]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.439      ;
; 0.313 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.442      ;
; 0.315 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.635      ;
; 0.316 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                                                          ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.646      ;
; 0.316 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.445      ;
; 0.317 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.637      ;
; 0.318 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                                               ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[0]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.443      ;
; 0.327 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]                                   ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~portb_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.657      ;
; 0.329 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.337 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3]                                ; vga_interface:u_vga|rd_req                                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.457      ;
; 0.341 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[7]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.341 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[9]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.343 ; vga_interface:u_vga|cnt_v[2]                                                                                                                                                       ; vga_interface:u_vga|cnt_v[5]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.463      ;
; 0.367 ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; vga_interface:u_vga|cnt_h[8]                                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                                                           ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.488      ;
; 0.373 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.501      ;
; 0.374 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.502      ;
; 0.376 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.504      ;
; 0.391 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 0.485      ;
; 0.391 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                                                 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.512      ;
; 0.392 ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                       ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ram_block1a0~porta_address_reg0                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.721      ;
; 0.392 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.708      ;
; 0.393 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.709      ;
; 0.396 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 0.490      ;
; 0.396 ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ram_block5a4~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.010     ; 0.490      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; color[1]                                        ; color[1]                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[6]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.201 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.205 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.337      ;
; 0.223 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.344      ;
; 0.225 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|scl            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.346      ;
; 0.225 ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.346      ;
; 0.276 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.283 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.403      ;
; 0.297 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.299 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; color_cnt[31]                                   ; color_cnt[31]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; color_cnt[15]                                   ; color_cnt[15]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; color_cnt[3]                                    ; color_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; color_cnt[5]                                    ; color_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; color_cnt[13]                                   ; color_cnt[13]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; color_cnt[17]                                   ; color_cnt[17]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; color_cnt[19]                                   ; color_cnt[19]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; color_cnt[21]                                   ; color_cnt[21]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; color_cnt[27]                                   ; color_cnt[27]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; color_cnt[29]                                   ; color_cnt[29]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; color_cnt[25]                                   ; color_cnt[25]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; color_cnt[1]                                    ; color_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; color_cnt[6]                                    ; color_cnt[6]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; color_cnt[7]                                    ; color_cnt[7]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; color_cnt[11]                                   ; color_cnt[11]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; color_cnt[16]                                   ; color_cnt[16]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; color_cnt[22]                                   ; color_cnt[22]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; color_cnt[23]                                   ; color_cnt[23]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; color_cnt[2]                                    ; color_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; color_cnt[8]                                    ; color_cnt[8]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; color_cnt[9]                                    ; color_cnt[9]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; color_cnt[14]                                   ; color_cnt[14]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; color_cnt[18]                                   ; color_cnt[18]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; color_cnt[20]                                   ; color_cnt[20]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; color_cnt[24]                                   ; color_cnt[24]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; color_cnt[30]                                   ; color_cnt[30]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; color_cnt[4]                                    ; color_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; color_cnt[12]                                   ; color_cnt[12]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; color_cnt[10]                                   ; color_cnt[10]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; color_cnt[26]                                   ; color_cnt[26]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; color_cnt[28]                                   ; color_cnt[28]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.316 ; color_cnt[0]                                    ; color_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.442      ;
; 0.328 ; color[0]                                        ; color[1]                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt1[1]       ; cmos_top:u_cmos|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.449      ;
; 0.334 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[2]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[7]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.456      ;
; 0.350 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[3]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.471      ;
; 0.351 ; cmos_top:u_cmos|cmos_config:u_cfg|tran_dout[0]  ; cmos_top:u_cmos|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.472      ;
; 0.352 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.473      ;
; 0.356 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[0]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.477      ;
; 0.376 ; cmos_top:u_cmos|i2c_master:u_i2c|command[1]     ; cmos_top:u_cmos|i2c_master:u_i2c|state_c.START  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.498      ;
; 0.378 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.499      ;
; 0.381 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.502      ;
; 0.417 ; cmos_top:u_cmos|i2c_master:u_i2c|command[3]     ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.538      ;
; 0.424 ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[2]     ; cmos_top:u_cmos|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.545      ;
; 0.446 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[11]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.567      ;
; 0.451 ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.IDLE  ; cmos_top:u_cmos|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.571      ;
; 0.451 ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[15]      ; cmos_top:u_cmos|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                           ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.347 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[21]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.310      ; 1.187      ;
; 0.356 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[21]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.310      ; 1.196      ;
; 0.531 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.407      ; 1.468      ;
; 0.540 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.407      ; 1.477      ;
; 0.552 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.492      ;
; 0.566 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.506      ;
; 0.581 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.340      ; 1.451      ;
; 0.593 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.341      ; 1.464      ;
; 0.603 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.269      ; 1.402      ;
; 0.617 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.597      ;
; 0.617 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.269      ; 1.416      ;
; 0.626 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.606      ;
; 0.638 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.618      ;
; 0.647 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.627      ;
; 0.652 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.464      ; 1.646      ;
; 0.655 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.199      ; 1.384      ;
; 0.661 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.464      ; 1.655      ;
; 0.667 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.200      ; 1.397      ;
; 0.693 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.673      ;
; 0.698 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.657      ;
; 0.698 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.678      ;
; 0.702 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.682      ;
; 0.707 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.687      ;
; 0.712 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.671      ;
; 0.745 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.465      ; 1.740      ;
; 0.746 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.465      ; 1.741      ;
; 0.748 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.464      ; 1.742      ;
; 0.750 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.730      ;
; 0.750 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.458      ; 1.738      ;
; 0.751 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.458      ; 1.739      ;
; 0.757 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.716      ;
; 0.759 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.739      ;
; 0.759 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.418      ; 1.707      ;
; 0.760 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.418      ; 1.708      ;
; 0.762 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.464      ; 1.756      ;
; 0.766 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.381      ; 1.677      ;
; 0.766 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.359      ; 1.655      ;
; 0.771 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.730      ;
; 0.772 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.380      ; 1.682      ;
; 0.773 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.732      ;
; 0.773 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.381      ; 1.684      ;
; 0.776 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.756      ;
; 0.779 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.380      ; 1.689      ;
; 0.780 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.394      ; 1.704      ;
; 0.785 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.765      ;
; 0.787 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.746      ;
; 0.790 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[21] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.340      ; 1.660      ;
; 0.791 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.360      ; 1.681      ;
; 0.791 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.336      ; 1.657      ;
; 0.792 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.395      ; 1.717      ;
; 0.793 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[21] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.341      ; 1.664      ;
; 0.794 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.734      ;
; 0.798 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.757      ;
; 0.803 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.743      ;
; 0.805 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.336      ; 1.671      ;
; 0.807 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.747      ;
; 0.809 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.789      ;
; 0.809 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.749      ;
; 0.811 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.770      ;
; 0.812 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.346      ; 1.688      ;
; 0.812 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.771      ;
; 0.818 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.450      ; 1.798      ;
; 0.821 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.761      ;
; 0.823 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.410      ; 1.763      ;
; 0.825 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.359      ; 1.714      ;
; 0.825 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.429      ; 1.784      ;
; 0.826 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.346      ; 1.702      ;
; 0.827 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.465      ; 1.822      ;
; 0.828 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.465      ; 1.823      ;
; 0.831 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.381      ; 1.742      ;
; 0.837 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.380      ; 1.747      ;
; 0.841 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.359      ; 1.730      ;
; 0.844 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.472      ; 1.846      ;
; 0.844 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.402      ; 1.776      ;
; 0.844 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.346      ; 1.720      ;
; 0.846 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.381      ; 1.757      ;
; 0.850 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.360      ; 1.740      ;
; 0.852 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.380      ; 1.762      ;
; 0.856 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.403      ; 1.789      ;
; 0.858 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.472      ; 1.860      ;
; 0.858 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.346      ; 1.734      ;
; 0.859 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.266      ; 1.655      ;
; 0.863 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[1]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.336      ; 1.729      ;
; 0.865 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.394      ; 1.789      ;
; 0.866 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.360      ; 1.756      ;
; 0.866 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.359      ; 1.755      ;
; 0.874 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.394      ; 1.798      ;
; 0.875 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.340      ; 1.745      ;
; 0.877 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[1]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.336      ; 1.743      ;
; 0.877 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.340      ; 1.747      ;
; 0.879 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.359      ; 1.768      ;
; 0.880 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.276      ; 1.686      ;
; 0.882 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.446      ; 1.858      ;
; 0.884 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[29]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.346      ; 1.760      ;
; 0.884 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.267      ; 1.681      ;
; 0.888 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.446      ; 1.864      ;
; 0.891 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.446      ; 1.867      ;
; 0.891 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]    ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.360      ; 1.781      ;
; 0.893 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[43] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.340      ; 1.763      ;
; 0.894 ; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[28] ; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187 ; cmos_pclk    ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -0.500       ; 1.458      ; 1.882      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.476      ;
; -0.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.476      ;
; -0.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.476      ;
; -0.350 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.476      ;
; -0.341 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.128      ; 1.444      ;
; -0.341 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.128      ; 1.444      ;
; -0.341 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.128      ; 1.444      ;
; -0.341 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.128      ; 1.444      ;
; -0.216 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.105      ; 1.296      ;
; -0.216 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.105      ; 1.296      ;
; -0.216 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.105      ; 1.296      ;
; -0.216 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.105      ; 1.296      ;
; -0.123 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.156      ; 1.254      ;
; -0.123 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.156      ; 1.254      ;
; -0.123 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.156      ; 1.254      ;
; -0.123 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.156      ; 1.254      ;
; -0.063 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.189      ;
; -0.063 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.189      ;
; -0.063 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.189      ;
; -0.063 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]       ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.151      ; 1.189      ;
; -0.013 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.071      ; 1.059      ;
; -0.013 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.071      ; 1.059      ;
; -0.013 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.071      ; 1.059      ;
; 0.032  ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.146      ; 1.089      ;
; 0.032  ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.146      ; 1.089      ;
; 0.032  ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.146      ; 1.089      ;
; 0.032  ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]        ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.146      ; 1.089      ;
; 0.069  ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.155      ; 1.061      ;
; 0.069  ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]    ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.155      ; 1.061      ;
; 0.069  ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]   ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.155      ; 1.061      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 3.988 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.296      ;
; 3.988 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.296      ;
; 3.988 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.296      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.069 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.213      ;
; 4.077 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.204      ;
; 4.077 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.204      ;
; 4.077 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.204      ;
; 4.077 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.204      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.082 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.320     ; 1.201      ;
; 4.086 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.198      ;
; 4.086 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.198      ;
; 4.086 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.198      ;
; 4.086 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.198      ;
; 4.086 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.198      ;
; 4.086 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.319     ; 1.198      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.098 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.321     ; 1.184      ;
; 4.113 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.168      ;
; 4.113 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.168      ;
; 4.113 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.168      ;
; 4.113 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.168      ;
; 4.113 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.168      ;
; 4.113 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.666        ; -1.322     ; 1.168      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 8.099 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 1.755      ;
; 8.099 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 1.755      ;
; 8.140 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.752      ;
; 8.140 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.752      ;
; 8.143 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.759      ;
; 8.144 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.758      ;
; 8.144 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.758      ;
; 8.175 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.676      ;
; 8.175 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.676      ;
; 8.186 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.703      ;
; 8.186 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.703      ;
; 8.188 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 1.703      ;
; 8.201 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.649      ;
; 8.206 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.644      ;
; 8.209 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.680      ;
; 8.209 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 1.680      ;
; 8.220 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.679      ;
; 8.220 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.679      ;
; 8.223 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.673      ;
; 8.227 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.624      ;
; 8.233 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.659      ;
; 8.233 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.659      ;
; 8.246 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.656      ;
; 8.246 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.656      ;
; 8.246 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.652      ;
; 8.248 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.598      ;
; 8.248 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.598      ;
; 8.251 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.647      ;
; 8.272 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.627      ;
; 8.272 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.627      ;
; 8.309 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.580      ;
; 8.309 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.580      ;
; 8.335 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.553      ;
; 8.340 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.548      ;
; 8.340 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.511      ;
; 8.342 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.618      ;
; 8.342 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.618      ;
; 8.342 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.618      ;
; 8.342 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.618      ;
; 8.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.535      ;
; 8.347 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.535      ;
; 8.353 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.546      ;
; 8.361 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.537      ;
; 8.361 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.528      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.483      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.483      ;
; 8.368 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 1.483      ;
; 8.383 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.500      ;
; 8.383 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.500      ;
; 8.385 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.514      ;
; 8.390 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.507      ;
; 8.413 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.486      ;
; 8.413 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.486      ;
; 8.413 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.486      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.416 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.539      ;
; 8.474 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.415      ;
; 8.489 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 1.464      ;
; 8.500 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.397      ;
; 8.500 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 1.397      ;
; 8.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.398      ;
; 8.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.387      ;
; 8.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.387      ;
; 8.502 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.387      ;
; 8.504 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.340      ;
; 8.597 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.357      ;
; 8.603 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.277      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.609 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.334      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001           ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.634 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]   ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.313      ;
; 8.735 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.161      ;
; 8.735 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.161      ;
; 8.749 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.200      ;
; 8.749 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.200      ;
; 8.749 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.200      ;
; 8.749 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.200      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.625 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 0.987      ;
; 0.625 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 0.987      ;
; 0.625 ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4   ; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 0.987      ;
; 0.655 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[1]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.267      ; 1.012      ;
; 0.655 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[2]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.267      ; 1.012      ;
; 0.655 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.267      ; 1.012      ;
; 0.655 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[9]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.267      ; 1.012      ;
; 0.696 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.196      ; 0.982      ;
; 0.696 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[8]  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.196      ; 0.982      ;
; 0.696 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4 ; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.196      ; 0.982      ;
; 0.740 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[3]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.102      ;
; 0.740 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[4]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.102      ;
; 0.740 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[10]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.102      ;
; 0.740 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[11]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.102      ;
; 0.786 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[0]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.277      ; 1.153      ;
; 0.786 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[16]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.277      ; 1.153      ;
; 0.786 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[17]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.277      ; 1.153      ;
; 0.786 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[18]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.277      ; 1.153      ;
; 0.864 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[7]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.224      ; 1.178      ;
; 0.864 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[14]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.224      ; 1.178      ;
; 0.864 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[15]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.224      ; 1.178      ;
; 0.864 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[23]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.224      ; 1.178      ;
; 0.970 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[19]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.248      ; 1.308      ;
; 0.970 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[20]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.248      ; 1.308      ;
; 0.970 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[21]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.248      ; 1.308      ;
; 0.970 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[22]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.248      ; 1.308      ;
; 0.971 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[5]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.333      ;
; 0.971 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[6]        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.333      ;
; 0.971 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[12]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.333      ;
; 0.971 ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4       ; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|q_b[13]       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.272      ; 1.333      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.680 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.797      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.797      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.797      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.797      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.797      ;
; 0.680 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.797      ;
; 0.717 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000001000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|f_pop                                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.100000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|rd_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.837      ;
; 0.736 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.864      ;
; 0.736 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.864      ;
; 0.736 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.864      ;
; 0.736 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.864      ;
; 0.736 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.864      ;
; 0.736 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                 ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.864      ;
; 0.744 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.010000000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[1] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entries[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.865      ;
; 0.748 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000000001                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.867      ;
; 0.748 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000010000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.867      ;
; 0.748 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_next.000001000                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.867      ;
; 0.748 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000001                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.867      ;
; 0.752 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 0.836      ;
; 0.752 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 0.836      ;
; 0.769 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.879      ;
; 0.769 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.879      ;
; 0.769 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.879      ;
; 0.769 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.879      ;
; 0.769 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000100000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.879      ;
; 0.769 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|wr_address ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.879      ;
; 0.850 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.973      ;
; 0.850 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.973      ;
; 0.850 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000100                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.973      ;
; 0.850 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.010000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.973      ;
; 0.857 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.933      ;
; 0.857 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.933      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[0]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|init_done                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.000                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.111                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.898 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.000                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.016      ;
; 0.923 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 0.922      ;
; 0.923 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 0.922      ;
; 0.961 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.035      ;
; 0.961 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.035      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.001                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[1]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[3]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[5]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[6]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[11]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.007 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[12]                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.123      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 1.097      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_cmd[1]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.101                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.101                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[1]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[0]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_count[2]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_next.010                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.011                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.111                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.020 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_state.010                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.132      ;
; 1.032 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|i_addr[12]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.155      ;
; 1.134 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.209      ;
; 1.134 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.209      ;
; 1.134 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.219      ;
; 1.134 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.219      ;
; 1.134 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.219      ;
; 1.134 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_valid                                                                                                               ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.256      ;
; 1.141 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]                                                                                                              ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.220      ;
; 1.146 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.231      ;
; 1.182 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.035     ; 1.177      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_request                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                      ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|ack_refresh_request                                                                                                    ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                  ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[2]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[1]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|rd_valid[0]                                                                                                            ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.354      ;
; 1.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[7]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.354      ;
; 1.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[2]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.354      ;
; 1.224 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|refresh_counter[0]                                                                                                     ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.354      ;
; 1.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.314      ;
; 1.235 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                        ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.314      ;
; 1.239 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.316      ;
; 1.239 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.316      ;
; 1.239 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]                                                                                                             ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.316      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; 1.987 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[0] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.098      ;
; 1.987 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[1] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.098      ;
; 1.987 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[3] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.098      ;
; 1.987 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|full_dff                                  ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.098      ;
; 1.987 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter|counter_reg_bit[2] ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.098      ;
; 1.987 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|rd_req                                                                                                                          ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.098      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_1_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_0_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|usedw_is_2_dff                            ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|empty_dff                                 ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|v_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|rd_ptr_lsb                                ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[0]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.001 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.113      ;
; 2.002 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[0]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.116      ;
; 2.002 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[1]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.116      ;
; 2.002 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb|counter_reg_bit[2]    ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.116      ;
; 2.002 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[3]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.116      ;
; 2.002 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[2]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.116      ;
; 2.002 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|low_addressa[1]                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.116      ;
; 2.007 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.118      ;
; 2.007 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.118      ;
; 2.007 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|h_vld                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.118      ;
; 2.007 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|hsync                                                                                                                           ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.072     ; 1.118      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[9]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.008 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.070     ; 1.121      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[1]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[2]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[3]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[5]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[6]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[7]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.014 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_h[10]                                                                                                                       ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.071     ; 1.126      ;
; 2.096 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[0]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.210      ;
; 2.096 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[4]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.210      ;
; 2.096 ; cmos_top:u_cmos|cmos_config:u_cfg|config_flag ; vga_interface:u_vga|cnt_v[8]                                                                                                                        ; clk          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.069     ; 1.210      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -9.802    ; 0.071 ; -2.064   ; 0.625   ; -4.000              ;
;  clk                                                         ; -2.110    ; 0.186 ; N/A      ; N/A     ; 9.435               ;
;  cmos_pclk                                                   ; -9.802    ; 0.071 ; -2.064   ; 0.625   ; -4.000              ;
;  imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -6.777    ; 0.347 ; N/A      ; N/A     ; -0.011              ;
;  u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 7.751     ; 0.179 ; 0.973    ; 1.987   ; 6.339               ;
;  u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 1.328     ; 0.156 ; 5.844    ; 0.680   ; 4.670               ;
; Design-wide TNS                                              ; -5433.448 ; 0.0   ; -49.521  ; 0.0     ; -2052.276           ;
;  clk                                                         ; -65.049   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cmos_pclk                                                   ; -5341.473 ; 0.000 ; -49.521  ; 0.000   ; -2052.255           ;
;  imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; -26.926   ; 0.000 ; N/A      ; N/A     ; -0.021              ;
;  u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_xclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_reset     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_csn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_rasn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_casn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wen      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_pin         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Robot_TX       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Pump_TX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_pin                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sel_A_B                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_process_out         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en_color                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sel_VGA_out             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tx_pin         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Robot_TX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; Pump_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; led_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tx_pin         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Robot_TX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; Pump_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; led_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_pin         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Robot_TX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Pump_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                         ; clk                                                         ; 48939    ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; clk                                                         ; 34       ; 0        ; 0        ; 0        ;
; clk                                                         ; cmos_pclk                                                   ; 21       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; cmos_pclk                                                   ; 232903   ; 0        ; 0        ; 0        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk                                                   ; 1096     ; 1956     ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; cmos_pclk                                                   ; 13       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0        ; 0        ; 6584     ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 1815     ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 12       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 12       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 17925    ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                         ; clk                                                         ; 48939    ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; clk                                                         ; 34       ; 0        ; 0        ; 0        ;
; clk                                                         ; cmos_pclk                                                   ; 21       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; cmos_pclk                                                   ; 232903   ; 0        ; 0        ; 0        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk                                                   ; 1096     ; 1956     ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; cmos_pclk                                                   ; 13       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; 0        ; 0        ; 6584     ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 1815     ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; 12       ; 0        ; 0        ; 0        ;
; cmos_pclk                                                   ; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 12       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 12       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; 17925    ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; cmos_pclk                                          ; cmos_pclk                                          ; 30       ; 0        ; 0        ; 0        ;
; clk                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 47       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; cmos_pclk                                          ; cmos_pclk                                          ; 30       ; 0        ; 0        ; 0        ;
; clk                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 47       ; 0        ; 0        ; 0        ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 1670  ; 1670 ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 111   ; 111  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; clk                                                         ; clk                                                         ; Base      ; Constrained ;
; cmos_pclk                                                   ; cmos_pclk                                                   ; Base      ; Constrained ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; Base      ; Constrained ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0]          ; u_pll0|altpll_component|auto_generated|pll1|clk[0]          ; Generated ; Constrained ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; u_pll0|altpll_component|auto_generated|pll1|clk[1]          ; Generated ; Constrained ;
; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; u_pll1|altpll_component|auto_generated|pll1|clk[0]          ; Generated ; Constrained ;
; u_pll1|altpll_component|auto_generated|pll1|clk[1]          ; u_pll1|altpll_component|auto_generated|pll1|clk[1]          ; Generated ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Sel_VGA_out  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_color     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; Partially constrained                                                                ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_csn      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_pin         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Sel_VGA_out  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_color     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; Partially constrained                                                                ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_out[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_csn      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_pin         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 07 20:27:54 2025
Info: Command: quartus_sta C4MB_test -c C4MB_test
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_42l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_j2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: '../ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_pll0|altpll_component|auto_generated|pll1|clk[0]} {u_pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {u_pll0|altpll_component|auto_generated|pll1|clk[1]} {u_pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll1|altpll_component|auto_generated|pll1|clk[0]} {u_pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 108.00 -duty_cycle 50.00 -name {u_pll1|altpll_component|auto_generated|pll1|clk[1]} {u_pll1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cmos_pclk cmos_pclk
    Info (332105): create_clock -period 1.000 -name imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.802           -5341.473 cmos_pclk 
    Info (332119):    -6.777             -26.926 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
    Info (332119):    -2.110             -65.049 clk 
    Info (332119):     1.328               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.751               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.244               0.000 cmos_pclk 
    Info (332119):     0.434               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.434               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 clk 
    Info (332119):     0.933               0.000 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
Info (332146): Worst-case recovery slack is -2.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.064             -49.521 cmos_pclk 
    Info (332119):     0.973               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.844               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.505               0.000 cmos_pclk 
    Info (332119):     1.608               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.305               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2039.505 cmos_pclk 
    Info (332119):     0.231               0.000 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
    Info (332119):     4.696               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.366               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.780               0.000 clk 
Info (332114): Report Metastability: Found 64 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.878           -4875.490 cmos_pclk 
    Info (332119):    -6.403             -25.397 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
    Info (332119):    -2.018             -62.227 clk 
    Info (332119):     1.826               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.987               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.071               0.000 cmos_pclk 
    Info (332119):     0.383               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.384               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 clk 
    Info (332119):     1.138               0.000 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
Info (332146): Worst-case recovery slack is -1.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.894             -44.726 cmos_pclk 
    Info (332119):     1.527               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.082               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.396               0.000 cmos_pclk 
    Info (332119):     1.438               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.820               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2052.255 cmos_pclk 
    Info (332119):    -0.011              -0.021 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
    Info (332119):     4.670               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.339               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.772               0.000 clk 
Info (332114): Report Metastability: Found 64 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.710           -1680.141 cmos_pclk 
    Info (332119):    -2.355              -9.383 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
    Info (332119):    -0.194              -4.085 clk 
    Info (332119):     6.086               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.842               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 cmos_pclk 
    Info (332119):     0.156               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 clk 
    Info (332119):     0.347               0.000 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
Info (332146): Worst-case recovery slack is -0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.350              -4.411 cmos_pclk 
    Info (332119):     3.988               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.099               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.625               0.000 cmos_pclk 
    Info (332119):     0.680               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.987               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1468.928 cmos_pclk 
    Info (332119):     0.234               0.000 imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] 
    Info (332119):     4.734               0.000 u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.401               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.435               0.000 clk 
Info (332114): Report Metastability: Found 64 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Mon Jul 07 20:27:59 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


