#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr 20 10:38:31 2019
# Process ID: 3112
# Current directory: D:/PROJECTs/fpga-iot/adc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5504 D:\PROJECTs\fpga-iot\adc\adc.xpr
# Log file: D:/PROJECTs/fpga-iot/adc/vivado.log
# Journal file: D:/PROJECTs/fpga-iot/adc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PROJECTs/fpga-iot/adc/adc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 731.125 ; gain = 65.824
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/PROJECTs/esp8266/esp8266.srcs/constrs_1/imports/new/Basys3_Master.xdc
import_files -fileset constrs_1 D:/PROJECTs/esp8266/esp8266.srcs/constrs_1/imports/new/Basys3_Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 20 10:44:56 2019] Launched synth_1...
Run output will be captured here: D:/PROJECTs/fpga-iot/adc/adc.runs/synth_1/runme.log
[Sat Apr 20 10:44:56 2019] Launched impl_1...
Run output will be captured here: D:/PROJECTs/fpga-iot/adc/adc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A5800EA
set_property PROGRAM.FILE {D:/PROJECTs/fpga-iot/adc/adc.runs/impl_1/adc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/PROJECTs/fpga-iot/adc/adc.runs/impl_1/adc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_project
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/PROJECTs/fpga-iot/adc/adc.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 20 12:30:03 2019...
create_project lcd_2x8 D:/PROJECTs/fpga-iot/lcd_2x8 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.563 ; gain = 26.488
set_property target_language VHDL [current_project]
add_files -norecurse {C:/Users/ARGE/Downloads/lcd_example.vhd C:/Users/ARGE/Downloads/lcd_controller.vhd}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse C:/Users/ARGE/Downloads/Basys3_Master.xdc
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 27 12:49:53 2019] Launched synth_1...
Run output will be captured here: D:/PROJECTs/fpga-iot/lcd_2x8/lcd_2x8.runs/synth_1/runme.log
[Sat Apr 27 12:49:53 2019] Launched impl_1...
Run output will be captured here: D:/PROJECTs/fpga-iot/lcd_2x8/lcd_2x8.runs/impl_1/runme.log
open_hw
