Fitter report for C5G
Thu Mar 24 20:51:23 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Receiver Channel
 19. Transmitter Channel
 20. Transmitter PLL
 21. Transceiver Reconfiguration Report
 22. Optimized GXB Elements
 23. PLL Usage Summary
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Non-Global High Fan-Out Signals
 30. Fitter RAM Summary
 31. Fitter DSP Block Usage Summary
 32. DSP Block Details
 33. Routing Usage Summary
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Mar 24 20:51:23 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; C5G                                         ;
; Top-level Entity Name           ; C5G                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 9,930 / 29,080 ( 34 % )                     ;
; Total registers                 ; 19204                                       ;
; Total pins                      ; 53 / 364 ( 15 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 335,024 / 4,567,040 ( 7 % )                 ;
; Total RAM Blocks                ; 45 / 446 ( 10 % )                           ;
; Total DSP Blocks                ; 28 / 150 ( 19 % )                           ;
; Total HSSI RX PCSs              ; 1 / 6 ( 17 % )                              ;
; Total HSSI PMA RX Deserializers ; 1 / 6 ( 17 % )                              ;
; Total HSSI TX PCSs              ; 1 / 6 ( 17 % )                              ;
; Total HSSI PMA TX Serializers   ; 1 / 6 ( 17 % )                              ;
; Total PLLs                      ; 3 / 12 ( 25 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC5C6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.46        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  15.3%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; UART_TX  ; Missing drive strength and slew rate ;
; CLKOUT0  ; Missing drive strength and slew rate ;
; TX_P[2]  ; Incomplete set of assignments        ;
; LEDG[0]  ; Missing drive strength and slew rate ;
; LEDG[1]  ; Missing drive strength and slew rate ;
; LEDG[2]  ; Missing drive strength and slew rate ;
; LEDG[3]  ; Missing drive strength and slew rate ;
; LEDG[4]  ; Missing drive strength and slew rate ;
; LEDG[5]  ; Missing drive strength and slew rate ;
; LEDG[6]  ; Missing drive strength and slew rate ;
; LEDG[7]  ; Missing drive strength and slew rate ;
; LEDR[0]  ; Missing drive strength and slew rate ;
; LEDR[1]  ; Missing drive strength and slew rate ;
; LEDR[2]  ; Missing drive strength and slew rate ;
; LEDR[3]  ; Missing drive strength and slew rate ;
; LEDR[4]  ; Missing drive strength and slew rate ;
; LEDR[5]  ; Missing drive strength and slew rate ;
; LEDR[6]  ; Missing drive strength and slew rate ;
; LEDR[7]  ; Missing drive strength and slew rate ;
; LEDR[8]  ; Missing drive strength and slew rate ;
; LEDR[9]  ; Missing drive strength and slew rate ;
; RX_P[0]  ; Incomplete set of assignments        ;
; RX_P[1]  ; Incomplete set of assignments        ;
; RX_P[2]  ; Incomplete set of assignments        ;
; TX_P[0]  ; Incomplete set of assignments        ;
; TX_P[1]  ; Incomplete set of assignments        ;
; TX_P[2]  ; Missing location assignment          ;
; RX_P[0]  ; Missing location assignment          ;
; RX_P[1]  ; Missing location assignment          ;
; RX_P[2]  ; Missing location assignment          ;
; TX_P[0]  ; Missing location assignment          ;
; TX_P[1]  ; Missing location assignment          ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; REFCLK_p0~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; REFCLK_p0~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                                                ; ATB0OUT          ;                       ;
; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                                                      ; AVMMREADDATA     ;                       ;
; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.avmm_readdata[0]                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                                                      ; AVMMREADDATA     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[0]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[0]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[1]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[1]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[2]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[2]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[3]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[3]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[4]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[4]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[5]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[5]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[6]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[6]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[7]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[7]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[8]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[8]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[9]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[9]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[10]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[10]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[11]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[11]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[12]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[12]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[13]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[13]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[14]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[14]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[15]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[15]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[16]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[16]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[17]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[17]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[18]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[18]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[19]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[19]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[20]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[20]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[21]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[21]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[22]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[22]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[23]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[23]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[0]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[0]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[1]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[1]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[2]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[2]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[3]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[3]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[4]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[4]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[5]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[5]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[6]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[6]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[7]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[7]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[8]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[8]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[9]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[9]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[10]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[10]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[11]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[11]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[12]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[12]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[13]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[13]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[14]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[15]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[16]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[17]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[18]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[19]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[20]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[21]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[22]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[23]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[24]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[25]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[26]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[27]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[28]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[29]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[30]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[31]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[32]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[32]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[33]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[33]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[34]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[34]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[35]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[35]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[36]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[36]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[37]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[37]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[38]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[38]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[39]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[39]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[40]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[40]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[41]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[41]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[42]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[42]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[43]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[43]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[44]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[44]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[45]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[45]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[46]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[46]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[47]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[47]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[0]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[0]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[1]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[1]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[2]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[2]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[3]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[3]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[4]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[4]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[5]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[5]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[6]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[6]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[7]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[7]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[8]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[8]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[9]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[9]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[10]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[10]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[11]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[11]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[12]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[12]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[13]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[13]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[14]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[15]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[16]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[17]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[18]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[19]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[20]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[21]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[22]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[23]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[24]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[24]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[25]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[25]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[26]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[26]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[27]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[27]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[28]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[28]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[29]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[29]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[30]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[30]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[31]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[31]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[32]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[32]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[33]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[33]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[34]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[34]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[35]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[35]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[36]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[36]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[37]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[37]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[38]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[38]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[39]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[39]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[40]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[40]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[41]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[41]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[42]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[42]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[43]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[43]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[44]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[44]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[45]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[45]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[46]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[46]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_reg[47]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|dataout_wire[47]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[0]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[0]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[1]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[1]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[2]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[2]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[3]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[3]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[4]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[4]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[5]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[5]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[6]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[6]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[7]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[7]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[8]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[8]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[9]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[9]                                                                                       ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[10]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[10]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[11]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[11]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[12]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[12]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[13]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[13]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[14]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[14]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[15]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[15]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[16]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[16]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[17]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[17]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[18]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[18]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[19]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[19]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[20]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[20]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[21]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[21]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[22]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[22]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_reg[23]                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|dataout_wire[23]                                                                                      ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[0]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[0]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[1]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[1]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[2]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[2]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[3]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[3]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[4]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[4]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[5]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[5]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[6]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[6]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[7]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[7]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[8]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[8]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[9]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[9]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[10]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[10]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[11]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[11]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[12]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[12]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[13]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[13]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[14]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[14]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[15]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[15]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[16]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[16]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[17]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[17]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[18]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[18]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[19]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[19]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[20]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[20]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[21]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[21]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[22]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[22]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_reg[23]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|dataout_wire[23]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_anl[0]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; ACCUMULATE       ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_anl[0]~0                                                                                                                                                                                     ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][2]~7                                                                                                                                                                                   ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][4]~8                                                                                                                                                                                   ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[1][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][1]~13                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][2]~14                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][4]~15                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][1]~20                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][2]~21                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][3]~22                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][4]~23                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][5]~24                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[3][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][1]~29                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][3]~30                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][6]~31                                                                                                                                                                                  ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[5][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[0]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[0]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[1]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[1]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[2]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[2]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[3]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[3]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[4]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[4]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[5]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[5]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[6]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[6]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[7]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[7]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[8]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[8]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[9]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[9]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[10]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[10]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[11]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[11]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[12]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[12]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[13]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[13]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[14]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[14]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[15]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[15]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[16]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[16]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[17]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[17]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[18]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[18]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[19]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[19]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[20]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[20]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[21]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[21]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[22]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[22]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_reg[23]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|dataout_wire[23]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][13]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][14]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][15]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][16]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][17]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][18]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][19]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][20]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][21]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][22]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][23]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_anl[0]                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; ACCUMULATE       ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_anl[0]~0                                                                                                                                                                                     ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][3]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][3]~0                                                                                                                                                                                   ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][4]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][5]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][6]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][7]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][8]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][9]                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][10]                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[0]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[0]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[1]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[1]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[2]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[2]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[3]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[3]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[4]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[4]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[5]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[5]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[6]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[6]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[7]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[7]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[8]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[8]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[9]                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[9]                                                                                                     ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[10]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[10]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[11]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[11]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[12]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[12]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[13]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[13]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[14]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[14]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_reg[15]                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|dataout_wire[15]                                                                                                    ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[0]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[0]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[1]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[1]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[2]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[2]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[3]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[3]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[4]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[4]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[5]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[5]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[6]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[6]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[7]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[7]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[8]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[8]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[9]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[9]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[10]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[10]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[11]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[11]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[12]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[12]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[13]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[13]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[14]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[14]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_reg[15]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|dataout_wire[15]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]~0                                                                                                                                                                      ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; AX               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_p[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][1]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][2]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][3]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][4]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][5]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][6]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][7]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][8]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][9]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][10]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][11]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][12]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][13]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][14]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][15]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][16]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][17]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][18]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][19]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][20]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][21]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][22]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][23]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_cma_s[0][0]                                                                                                                                                                                   ; RESULTA          ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem|altera_syncram_4cs3:auto_generated|altsyncram_imb4:altsyncram1|dataout_reg[0]                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem|altera_syncram_4cs3:auto_generated|altsyncram_imb4:altsyncram1|dataout_wire[0]                                                                                                   ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[0]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[0]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[1]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[1]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[2]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[2]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[3]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[3]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[4]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[4]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[5]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[5]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[6]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[6]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[7]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[7]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[8]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[8]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_reg[9]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|dataout_wire[9]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[0]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[0]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[1]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[1]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[2]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[2]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[3]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[3]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[4]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[4]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[5]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[5]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[6]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[6]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[7]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[7]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[8]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[8]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[9]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[9]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[0]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[0]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[1]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[1]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[2]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[2]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[3]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[3]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[4]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[4]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[5]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[5]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[6]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[6]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[7]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[7]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[8]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[8]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[9]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[9]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[0]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[0]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[1]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[1]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[2]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[2]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[3]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[3]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[4]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[4]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[5]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[5]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[6]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[6]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[7]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[7]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[8]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[8]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[9]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[9]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[0]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[0]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[1]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[1]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[2]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[2]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[3]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[3]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[4]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[4]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[5]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[5]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[6]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[6]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[7]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[7]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[8]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[8]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_reg[9]                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|dataout_wire[9]                                                                                              ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[0]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[0]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[1]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[1]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[2]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[2]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[3]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[3]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[4]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[4]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[5]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[5]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[6]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[6]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[7]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[7]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[8]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[8]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_reg[9]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|dataout_wire[9]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[0]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[0]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[1]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[1]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[2]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[2]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[3]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[3]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[4]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[4]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[5]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[5]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[6]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[6]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[7]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[7]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[8]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[8]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_reg[9]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|dataout_wire[9]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[0]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[0]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[1]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[1]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[2]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[2]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[3]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[3]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[4]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[4]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[5]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[5]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[6]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[6]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[7]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[7]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[8]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[8]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_reg[9]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|dataout_wire[9]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[0]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[0]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[1]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[1]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[2]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[2]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[3]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[3]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[4]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[4]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[5]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[5]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[6]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[6]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[7]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[7]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[8]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[8]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_reg[9]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|dataout_wire[9]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[0]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[0]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[1]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[1]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[2]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[2]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[3]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[3]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[4]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[4]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[5]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[5]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[6]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[6]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[7]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[7]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[8]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[8]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_reg[9]                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|dataout_wire[9]                                                                                             ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[0]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[0]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[1]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[1]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[2]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[2]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[3]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[3]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[4]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[4]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[5]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[5]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[6]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[6]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[7]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[7]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[8]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[8]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_reg[9]                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|dataout_wire[9]                                                                                            ; PORTBDATAOUT     ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[1][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[2][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[3][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[4][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[5][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[6][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[7][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[8][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[9][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[10][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[11][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[12][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[13][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[14][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[15][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[16][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[17][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[18][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[19][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[20][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[21][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[22][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[23][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[24][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[25][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[26][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[27][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[28][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[29][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[30][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][3]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][4]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][5]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][6]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][7]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][8]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_a0[31][9]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[1][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[2][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[3][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[2][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[4][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[5][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[4][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[6][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[7][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[6][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[8][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[9][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[8][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[10][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[11][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[10][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[12][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[13][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[12][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[14][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[15][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[14][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[16][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[17][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[16][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[18][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[19][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[18][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[20][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[21][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[20][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[22][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[23][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[22][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[24][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[25][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[24][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[26][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[27][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[26][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[28][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[29][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[28][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[30][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][0]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][1]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_c0[31][2]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma0_s[30][0]                                                                                                                                                                                                      ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[0][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[1][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[2][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[3][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[4][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[5][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[6][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; BY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_a0[7][9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; AY               ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[0][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[1][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[0][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[2][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[3][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[2][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[4][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[5][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[4][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[6][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; COEFSELB         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_c0[7][2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_cma1_s[6][0]                                                                                                                                                                                                       ; COEFSELA         ;                       ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[8]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[8]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[11]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[11]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a5                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a7                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|parity9                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a3                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a5                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a9                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a14                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a14~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|wrptr_g[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|wrptr_g[7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|wrptr_g[14]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|wrptr_g[14]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_ca5_i[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_ca5_i[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr5_wraddr_q[4]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr5_wraddr_q[4]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_wa0_i[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_wa0_i[5]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_ra0_count0_i[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_wa0_i[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_sys_delay_rdcnt_i[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_sys_delay_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi2_r0_delayr4_rdcnt_i[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi2_r0_delayr4_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi4_r0_delayr8_rdcnt_i[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi4_r0_delayr8_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi5_r0_delayr10_wraddr_q[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi5_r0_delayr10_wraddr_q[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi6_r0_delayr12_rdcnt_i[0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi6_r0_delayr12_rdcnt_i[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi9_r0_delayr18_rdcnt_i[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi9_r0_delayr18_rdcnt_i[1]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi9_r0_delayr18_wraddr_q[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi9_r0_delayr18_wraddr_q[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi10_r0_delayr20_wraddr_q[3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi10_r0_delayr20_wraddr_q[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi11_r0_delayr22_wraddr_q[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi11_r0_delayr22_wraddr_q[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi12_r0_delayr24_rdcnt_i[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi12_r0_delayr24_rdcnt_i[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi13_r0_delayr26_rdcnt_i[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi13_r0_delayr26_rdcnt_i[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi18_r0_delayr36_wraddr_q[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi18_r0_delayr36_wraddr_q[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[23]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[23]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[3]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe8                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe8~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|a[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe8                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe8~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[3]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[8]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe3                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe3~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe6                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe6~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe9                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe9~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated|dffe16                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated|dffe16~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[3]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|xordvalue[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe7                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe7~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[4]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe1                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated|dffe1~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].sync_r[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].sync_r[1]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_arbiter:arbiter|grant[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|mutex_req~DUPLICATE                                                                                         ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[2]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[10]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[10]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_lch[0]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_lch[0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~DUPLICATE                                                                                                                               ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[2]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[2]~DUPLICATE                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[7]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[7]~DUPLICATE                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en~DUPLICATE                                                                                                            ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[1]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]~DUPLICATE                                                                                                    ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR~DUPLICATE                                                                                                   ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CH_WAIT                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CH_WAIT~DUPLICATE                                                                                                     ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD~DUPLICATE                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write~DUPLICATE                                                                                                                              ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ACQUIRE_PMUTEX_STATE                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ACQUIRE_PMUTEX_STATE~DUPLICATE                                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_REQ_DATA_STATE                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_REQ_DATA_STATE~DUPLICATE                                                                                                                ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE~DUPLICATE                                                                                                                   ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_DATA_STATE                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_DATA_STATE~DUPLICATE                                                                                                         ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_START_STATE                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_START_STATE~DUPLICATE                                                                                                        ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_DATA_STATE                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_DATA_STATE~DUPLICATE                                                                                                             ;                  ;                       ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_PHY_RESET_OVERRIDE_START_STATE                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_PHY_RESET_OVERRIDE_START_STATE~DUPLICATE                                                                                                  ;                  ;                       ;
; radio:radio_1|up:up_1|cnt[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|up:up_1|cnt[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|up:up_1|cnt[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; radio:radio_1|up:up_1|cnt[13]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|cnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a0                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a3                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a6                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a7                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a2                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a4                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a12                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|rdptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                             ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+-------------------------+----------------------------+
; Name                                             ; Ignored Entity            ; Ignored From ; Ignored To                                                 ; Ignored Value           ; Ignored Source             ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+-------------------------+----------------------------+
; Location                                         ;                           ;              ; DDR2LP_CA[0]                                               ; PIN_AE6                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[1]                                               ; PIN_AF6                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[2]                                               ; PIN_AF7                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[3]                                               ; PIN_AF8                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[4]                                               ; PIN_U10                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[5]                                               ; PIN_U11                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[6]                                               ; PIN_AE9                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[7]                                               ; PIN_AF9                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[8]                                               ; PIN_AB12                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CA[9]                                               ; PIN_AB11                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CKE[0]                                              ; PIN_AF14                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CKE[1]                                              ; PIN_AE13                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CK_n                                                ; PIN_P10                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CK_p                                                ; PIN_N10                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CS_n[0]                                             ; PIN_R11                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_CS_n[1]                                             ; PIN_T11                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DM[0]                                               ; PIN_AF11                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DM[1]                                               ; PIN_AE18                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DM[2]                                               ; PIN_AE20                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DM[3]                                               ; PIN_AE24                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_n[0]                                            ; PIN_W13                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_n[1]                                            ; PIN_V14                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_n[2]                                            ; PIN_W15                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_n[3]                                            ; PIN_W17                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_p[0]                                            ; PIN_V13                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_p[1]                                            ; PIN_U14                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_p[2]                                            ; PIN_V15                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQS_p[3]                                            ; PIN_W16                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[0]                                               ; PIN_AA14                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[10]                                              ; PIN_AC14                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[11]                                              ; PIN_AF13                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[12]                                              ; PIN_AB16                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[13]                                              ; PIN_AA16                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[14]                                              ; PIN_AE14                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[15]                                              ; PIN_AF18                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[16]                                              ; PIN_AD16                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[17]                                              ; PIN_AD17                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[18]                                              ; PIN_AC18                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[19]                                              ; PIN_AF19                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[1]                                               ; PIN_Y14                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[20]                                              ; PIN_AC17                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[21]                                              ; PIN_AB17                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[22]                                              ; PIN_AF21                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[23]                                              ; PIN_AE21                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[24]                                              ; PIN_AE15                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[25]                                              ; PIN_AE16                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[26]                                              ; PIN_AC20                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[27]                                              ; PIN_AD21                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[28]                                              ; PIN_AF16                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[29]                                              ; PIN_AF17                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[2]                                               ; PIN_AD11                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[30]                                              ; PIN_AD23                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[31]                                              ; PIN_AF23                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[3]                                               ; PIN_AD12                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[4]                                               ; PIN_Y13                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[5]                                               ; PIN_W12                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[6]                                               ; PIN_AD10                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[7]                                               ; PIN_AF12                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[8]                                               ; PIN_AC15                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_DQ[9]                                               ; PIN_AB15                ; QSF Assignment             ;
; Location                                         ;                           ;              ; DDR2LP_OCT_RZQ                                             ; PIN_AE11                ; QSF Assignment             ;
; Location                                         ;                           ;              ; I2C_SCL                                                    ; PIN_B7                  ; QSF Assignment             ;
; Location                                         ;                           ;              ; I2C_SDA                                                    ; PIN_G11                 ; QSF Assignment             ;
; Location                                         ;                           ;              ; REFCLK_p1                                                  ; PIN_N7                  ; QSF Assignment             ;
; Location                                         ;                           ;              ; SMA_GXB_RX_p                                               ; PIN_M2                  ; QSF Assignment             ;
; Location                                         ;                           ;              ; SMA_GXB_TX_p                                               ; PIN_K2                  ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[0]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[1]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[2]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[3]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[4]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[5]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[6]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[7]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[8]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CA[9]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CKE[0]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CKE[1]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CK_n                                                ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CK_p                                                ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CS_n[0]                                             ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_CS_n[1]                                             ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DM[0]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DM[1]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DM[2]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DM[3]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_n[0]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_n[1]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_n[2]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_n[3]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_p[0]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_p[1]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_p[2]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQS_p[3]                                            ; DIFFERENTIAL 1.2-V HSUL ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[0]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[10]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[11]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[12]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[13]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[14]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[15]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[16]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[17]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[18]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[19]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[1]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[20]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[21]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[22]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[23]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[24]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[25]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[26]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[27]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[28]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[29]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[2]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[30]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[31]                                              ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[3]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[4]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[5]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[6]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[7]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[8]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_DQ[9]                                               ; 1.2-V HSUL              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; DDR2LP_OCT_RZQ                                             ; 1.2 V                   ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; I2C_SCL                                                    ; 2.5 V                   ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; I2C_SDA                                                    ; 2.5 V                   ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; REFCLK_p1                                                  ; 1.5-V PCML              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; SMA_GXB_RX_p                                               ; 1.5-V PCML              ; QSF Assignment             ;
; I/O Standard                                     ; C5G                       ;              ; SMA_GXB_TX_p                                               ; 1.5-V PCML              ; QSF Assignment             ;
; Merge TX PLL driven by registers with same clear ; altera_xcvr_reset_control ;              ; alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset ; ON                      ; Compiler or HDL Assignment ;
+--------------------------------------------------+---------------------------+--------------+------------------------------------------------------------+-------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 38999 ) ; 0.00 % ( 0 / 38999 )       ; 0.00 % ( 0 / 38999 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 38999 ) ; 0.00 % ( 0 / 38999 )       ; 0.00 % ( 0 / 38999 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 38617 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 168 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 51 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/tomas/trx/cad/nios/C5G.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9,930 / 29,080        ; 34 %  ;
; ALMs needed [=A-B+C]                                        ; 9,930                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10,780 / 29,080       ; 37 %  ;
;         [a] ALMs used for LUT logic and registers           ; 8,129                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,015                 ;       ;
;         [c] ALMs used for registers                         ; 1,276                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 360                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 850 / 29,080          ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 29,080            ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,396 / 2,908         ; 48 %  ;
;     -- Logic LABs                                           ; 1,360                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 36                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 18,022                ;       ;
;     -- 7 input functions                                    ; 21                    ;       ;
;     -- 6 input functions                                    ; 560                   ;       ;
;     -- 5 input functions                                    ; 372                   ;       ;
;     -- 4 input functions                                    ; 417                   ;       ;
;     -- <=3 input functions                                  ; 16,652                ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,505                 ;       ;
; Memory ALUT usage                                           ; 415                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 415                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 19,204                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 18,809 / 58,160       ; 32 %  ;
;         -- Secondary logic registers                        ; 395 / 58,160          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 19,059                ;       ;
;         -- Routing optimization registers                   ; 145                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 53 / 364              ; 15 %  ;
;     -- Clock pins                                           ; 10 / 14               ; 71 %  ;
;     -- Dedicated input pins                                 ; 5 / 23                ; 22 %  ;
;                                                             ;                       ;       ;
; Global signals                                              ; 4                     ;       ;
; M10K blocks                                                 ; 45 / 446              ; 10 %  ;
; Total MLAB memory bits                                      ; 7,146                 ;       ;
; Total block memory bits                                     ; 335,024 / 4,567,040   ; 7 %   ;
; Total block memory implementation bits                      ; 460,800 / 4,567,040   ; 10 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 28 / 150              ; 19 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 2 / 16                ; 13 %  ;
; Quadrant clocks                                             ; 2 / 88                ; 2 %   ;
; Horizontal periphery clocks                                 ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 1 / 6                 ; 17 %  ;
; HSSI PMA RX Deserializers                                   ; 1 / 6                 ; 17 %  ;
; Standard TX PCSs                                            ; 1 / 6                 ; 17 %  ;
; HSSI PMA TX Serializers                                     ; 1 / 6                 ; 17 %  ;
; Channel PLLs                                                ; 2 / 6                 ; 33 %  ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.4% / 6.5% / 6.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 14.0% / 14.5% / 13.2% ;       ;
; Maximum fan-out                                             ; 19688                 ;       ;
; Highest non-global fan-out                                  ; 18535                 ;       ;
; Total fan-out                                               ; 130005                ;       ;
; Average fan-out                                             ; 3.31                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9917 / 29080 ( 34 % )  ; 65 / 29080 ( < 1 % ) ; 61 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 9917                   ; 65                   ; 61                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10635 / 29080 ( 37 % ) ; 74 / 29080 ( < 1 % ) ; 72 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 8102                   ; 10                   ; 18                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 944                    ; 38                   ; 33                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1229                   ; 26                   ; 21                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 360                    ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 718 / 29080 ( 2 % )    ; 9 / 29080 ( < 1 % )  ; 11 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 29080 ( 0 % )      ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                      ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                  ; Low                            ;
;                                                             ;                        ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 1373 / 2908 ( 47 % )   ; 11 / 2908 ( < 1 % )  ; 13 / 2908 ( < 1 % )  ; 0 / 2908 ( 0 % )               ;
;     -- Logic LABs                                           ; 1337                   ; 11                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 36                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 18254                  ; 91                   ; 92                   ; 0                              ;
;     -- 7 input functions                                    ; 15                     ; 4                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 540                    ; 12                   ; 8                    ; 0                              ;
;     -- 5 input functions                                    ; 333                    ; 15                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 387                    ; 17                   ; 13                   ; 0                              ;
;     -- <=3 input functions                                  ; 16564                  ; 43                   ; 45                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1451                   ; 37                   ; 17                   ; 0                              ;
; Memory ALUT usage                                           ; 415                    ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 415                    ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 18661 / 58160 ( 32 % ) ; 72 / 58160 ( < 1 % ) ; 76 / 58160 ( < 1 % ) ; 0 / 58160 ( 0 % )              ;
;         -- Secondary logic registers                        ; 386 / 58160 ( < 1 % )  ; 5 / 58160 ( < 1 % )  ; 4 / 58160 ( < 1 % )  ; 0 / 58160 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 18911                  ; 72                   ; 76                   ; 0                              ;
;         -- Routing optimization registers                   ; 136                    ; 5                    ; 4                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
;                                                             ;                        ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 44                     ; 0                    ; 0                    ; 9                              ;
; I/O registers                                               ; 0                      ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 335024                 ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 460800                 ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 45 / 446 ( 10 % )      ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )                ;
; DSP block                                                   ; 28 / 150 ( 18 % )      ; 0 / 150 ( 0 % )      ; 0 / 150 ( 0 % )      ; 0 / 150 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 4 / 116 ( 3 % )                ;
; HSSI AVMM Interface                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; Channel PLL                                                 ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 2 / 6 ( 33 % )                 ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Standard RX PCS                                             ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Standard TX PCS                                             ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI Common PCS PMA Interface                               ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI Common PLD PCS Interface                               ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 2 / 6 ( 33 % )                 ;
; HSSI PMA RX Buffer                                          ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI PMA RX Deserializer                                    ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Clock Divider                                               ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI refclk divider                                         ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )        ; 1 / 8 ( 12 % )                 ;
; HSSI RX PCS PMA Interface                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI RX PLD PCS Interface                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI TX PCS PMA Interface                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; HSSI TX PLD PCS Interface                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                        ;                      ;                      ;                                ;
; Connections                                                 ;                        ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 39154                  ; 63                   ; 116                  ; 62                             ;
;     -- Registered Input Connections                         ; 37189                  ; 27                   ; 88                   ; 0                              ;
;     -- Output Connections                                   ; 62                     ; 323                  ; 34                   ; 38976                          ;
;     -- Registered Output Connections                        ; 14                     ; 322                  ; 33                   ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Internal Connections                                        ;                        ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 136110                 ; 895                  ; 630                  ; 40396                          ;
;     -- Registered Connections                               ; 81819                  ; 670                  ; 436                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; External Connections                                        ;                        ;                      ;                      ;                                ;
;     -- Top                                                  ; 0                      ; 320                  ; 1                    ; 38895                          ;
;     -- pzdyqx:nabboc                                        ; 320                    ; 0                    ; 36                   ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 1                      ; 36                   ; 0                    ; 113                            ;
;     -- hard_block:auto_generated_inst                       ; 38895                  ; 30                   ; 113                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Partition Interface                                         ;                        ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 23                     ; 11                   ; 36                   ; 155                            ;
;     -- Output Ports                                         ; 27                     ; 4                    ; 54                   ; 119                            ;
;     -- Bidir Ports                                          ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Registered Ports                                            ;                        ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 1                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 20                   ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Port Connectivity                                           ;                        ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 24                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 29                   ; 105                            ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 42                   ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; CLKIN0         ; N9    ; 8A       ; 21           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; CLKIN_P[1]     ; G15   ; 7A       ; 46           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; User                 ; no        ;
; CLKIN_P[1](n)  ; G14   ; 7A       ; 46           ; 61           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; Fitter               ; no        ;
; CLKIN_P[2]     ; L8    ; 8A       ; 15           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; User                 ; no        ;
; CLKIN_P[2](n)  ; K9    ; 8A       ; 15           ; 61           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; Fitter               ; no        ;
; CLOCK_125_p    ; U12   ; 4A       ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_125_p(n) ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; Fitter               ; no        ;
; CLOCK_50_B5B   ; R20   ; 5B       ; 68           ; 22           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B6A   ; N20   ; 6A       ; 68           ; 32           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B7A   ; H12   ; 7A       ; 38           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B8A   ; M10   ; 8A       ; 21           ; 61           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; CPU_RESET_n    ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; KEY[0]         ; P11   ; 3B       ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; KEY[1]         ; P12   ; 3B       ; 21           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; KEY[2]         ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; KEY[3]         ; Y16   ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; REFCLK_p0      ; V6    ; B0L      ; 0            ; 19           ; 30           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; REFCLK_p0(n)   ; W6    ; B0L      ; 0            ; 19           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; AC Coupling 100 Ohm OCT ; --                        ; Fitter               ; no        ;
; RX_P[0]        ; V8    ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; Fitter               ; no        ;
; RX_P[1]        ; AB25  ; 5B       ; 68           ; 16           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; Fitter               ; no        ;
; RX_P[2]        ; C23   ; 7A       ; 66           ; 61           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; Fitter               ; no        ;
; RX_P[3]        ; V2    ; B1L      ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; RX_P[3](n)     ; V1    ; B1L      ; 0            ; 26           ; 12           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; UART_RX        ; M9    ; 8A       ; 18           ; 61           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; CLKOUT0        ; A7    ; 8A       ; 19           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CLKOUT_P[1]    ; A19   ; 7A       ; 57           ; 61           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CLKOUT_P[1](n) ; A18   ; 7A       ; 57           ; 61           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; CLKOUT_P[2]    ; A17   ; 7A       ; 55           ; 61           ; 74           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CLKOUT_P[2](n) ; A16   ; 7A       ; 55           ; 61           ; 91           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDG[0]        ; L7    ; 8A       ; 10           ; 61           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[1]        ; K6    ; 8A       ; 10           ; 61           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[2]        ; D8    ; 8A       ; 10           ; 61           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[3]        ; E9    ; 8A       ; 10           ; 61           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[4]        ; A5    ; 8A       ; 21           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[5]        ; B6    ; 8A       ; 21           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[6]        ; H8    ; 8A       ; 19           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[7]        ; H9    ; 8A       ; 19           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]        ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]        ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]        ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]        ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]        ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]        ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]        ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]        ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]        ; H7    ; 8A       ; 12           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]        ; J10   ; 8A       ; 12           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TX_P[0]        ; C13   ; 7A       ; 34           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TX_P[1]        ; B14   ; 7A       ; 51           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TX_P[2]        ; T8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TX_P[3]        ; W4    ; B1L      ; 0            ; 23           ; 14           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TX_P[3](n)     ; W3    ; B1L      ; 0            ; 23           ; 12           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; UART_TX        ; L9    ; 8A       ; 18           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 4 / 14 ( 29 % )  ; --            ; --           ; --            ;
; B0L      ; 2 / 14 ( 14 % )  ; --            ; --           ; --            ;
; 3A       ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 2 / 32 ( 6 % )   ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 4 / 80 ( 5 % )   ; 1.2V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 2 / 32 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 10 / 80 ( 13 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 25 / 32 ( 78 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; LEDG[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; CLKOUT0                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; CLKOUT_P[2](n)                  ; output ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A17      ; 292        ; 7A       ; CLKOUT_P[2]                     ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 290        ; 7A       ; CLKOUT_P[1](n)                  ; output ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A19      ; 288        ; 7A       ; CLKOUT_P[1]                     ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ; 21         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 63         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 65         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; CPU_RESET_n                     ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; RX_P[1]                         ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB26     ; 199        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 64         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 59         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 103        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC23     ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 193        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 88         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 91         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ; 93         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD17     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 94         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 86         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ; 99         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF13     ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; LEDG[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 350        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; TX_P[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; TX_P[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; RX_P[2]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C24      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; LEDG[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; LEDG[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; CLKIN_P[1](n)                   ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G15      ; 311        ; 7A       ; CLKIN_P[1]                      ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 347        ; 8A       ; LEDG[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 349        ; 8A       ; LEDG[7]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; CLOCK_50_B7A                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; LEDG[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; CLKIN_P[2](n)                   ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K10      ; 367        ; 8A       ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 232        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; LEDG[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 359        ; 8A       ; CLKIN_P[2]                      ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L9       ; 353        ; 8A       ; UART_TX                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; UART_RX                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ; 345        ; 8A       ; CLOCK_50_B8A                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; CLKIN0                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; CLOCK_50_B6A                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P11      ; 84         ; 3B       ; KEY[0]                          ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P12      ; 82         ; 3B       ; KEY[1]                          ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 206        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P22      ; 208        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ; 192        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 60         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; CLOCK_50_B5B                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 194        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 196        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 204        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ; 9          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; T7       ; 38         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 40         ; 3A       ; TX_P[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 66         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 186        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 188        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 100        ; 4A       ; CLOCK_125_p                     ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U25      ; 211        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 213        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ; 13         ; B1L      ; RX_P[3](n)                      ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; V2       ; 12         ; B1L      ; RX_P[3]                         ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; V3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; REFCLK_p0                       ; input  ; 1.5-V PCML   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V7       ; 28         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V8       ; 41         ; 3A       ; RX_P[0]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; CLOCK_125_p(n)                  ; input  ; LVDS         ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 197        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; TX_P[3](n)                      ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; W4       ; 11         ; B1L      ; TX_P[3]                         ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; W5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; REFCLK_p0(n)                    ; input  ; 1.5-V PCML   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 97         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ; 90         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 209        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ; 17         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 44         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ; 89         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 116        ; 4A       ; KEY[2]                          ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 114        ; 4A       ; KEY[3]                          ; input  ; 1.2 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y26      ; 205        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RX_P[3]~input                                                                                             ;                                                                                                                                                                                                                                                                                                                        ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y26_N15                                                                                                                                                                                                                                                                                                      ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                           ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y26_N10                                                                                                                                                                                                                                                                                              ;
;         -- Mode                                                                                           ; 20                                                                                                                                                                                                                                                                                                                     ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                            ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                    ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                  ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                           ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y26_N11                                                                                                                                                                                                                                                                                                ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                      ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                      ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                               ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                    ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                    ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                        ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                    ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                           ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y25_N37                                                                                                                                                                                                                                                                                   ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_1000                                                                                                                                                                                                                                                                                                            ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                     ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                     ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                         ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                           ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y26_N35                                                                                                                                                                                                                                                                                                 ;
;         -- Protocol                                                                                       ; basic                                                                                                                                                                                                                                                                                                                  ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                         ;
;         -- Word Aligner Mode                                                                              ; bit_slip                                                                                                                                                                                                                                                                                                               ;
;         -- Run Length Check                                                                               ; en_runlength_dw                                                                                                                                                                                                                                                                                                        ;
;         -- Rate Match Mode                                                                                ; dis_rm                                                                                                                                                                                                                                                                                                                 ;
;         -- 8b10b Decoder                                                                                  ; dis_8b10b                                                                                                                                                                                                                                                                                                              ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                 ;
;         -- Phase Compensation FIFO Mode                                                                   ; low_latency                                                                                                                                                                                                                                                                                                            ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                           ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y25_N9                                                                                                                                                                                                                                                                                                   ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                             ;
;         -- Reference Clock Frequency                                                                      ; 125.0 MHz                                                                                                                                                                                                                                                                                                              ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                             ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                    ;
;         -- M Counter                                                                                      ; 10                                                                                                                                                                                                                                                                                                                     ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                            ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                      ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                      ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                    ;
;         -- Reference Clock Divider                                                                        ; 1                                                                                                                                                                                                                                                                                                                      ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                    ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk3                                                                                                                                                                                                                                                                                                             ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TX_P[3]~output                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                             ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                     ; IOOBUF_X0_Y23_N15                                                                                                                                                                                                                                                                                           ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                             ;
;         -- Name                                                                                                                                                                                                                                                                                         ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                              ; HSSIPMATXSER_X0_Y23_N10                                                                                                                                                                                                                                                                                     ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                          ; Off                                                                                                                                                                                                                                                                                                         ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                         ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                            ; On                                                                                                                                                                                                                                                                                                          ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                            ; N/A                                                                                                                                                                                                                                                                                                         ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                             ; Off                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                                                                                                                                                                                                                         ; 10                                                                                                                                                                                                                                                                                                          ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                             ;
;         -- radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                             ;
;             -- Location                                                                                                                                                                                                                                                                                 ; HSSIPMATXCGB_X0_Y23_N9                                                                                                                                                                                                                                                                                      ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                       ; Local                                                                                                                                                                                                                                                                                                       ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                         ; Off                                                                                                                                                                                                                                                                                                         ;
;             -- Mode                                                                                                                                                                                                                                                                                     ; 10                                                                                                                                                                                                                                                                                                          ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                          ; ch1_txpll_t                                                                                                                                                                                                                                                                                                 ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                       ; 1                                                                                                                                                                                                                                                                                                           ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                          ; cgb_x1_m_div                                                                                                                                                                                                                                                                                                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                             ;
;         -- Name                                                                                                                                                                                                                                                                                         ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                  ; HSSIPMATXBUF_X0_Y23_N11                                                                                                                                                                                                                                                                                     ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                         ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                               ; 10                                                                                                                                                                                                                                                                                                          ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                 ; 0                                                                                                                                                                                                                                                                                                           ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                ; N/A                                                                                                                                                                                                                                                                                                         ;
;         -- Termination                                                                                                                                                                                                                                                                                  ; 100 Ohms                                                                                                                                                                                                                                                                                                    ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                            ; 3                                                                                                                                                                                                                                                                                                           ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                                                         ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                         ;
;         -- RX Det                                                                                                                                                                                                                                                                                       ; 0                                                                                                                                                                                                                                                                                                           ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                ; N/A                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                             ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                      ; PCS                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                             ;
;         -- Name                                                                                                                                                                                                                                                                                         ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                            ; HSSI8GTXPCS_X0_Y23_N35                                                                                                                                                                                                                                                                                      ;
;         -- Protocol                                                                                                                                                                                                                                                                                     ; basic                                                                                                                                                                                                                                                                                                       ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                ; dis_pcs_bypass                                                                                                                                                                                                                                                                                              ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                      ; low_latency                                                                                                                                                                                                                                                                                                 ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                              ; dis_bs                                                                                                                                                                                                                                                                                                      ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                ; dis_8b10b                                                                                                                                                                                                                                                                                                   ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                          ; dis_tx_bitslip                                                                                                                                                                                                                                                                                              ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                            ; individual                                                                                                                                                                                                                                                                                                  ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                             ;
;         -- Name                                                                                                                                                                                                                                                                                         ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                 ;
;         -- PLL Location                                                                                                                                                                                                                                                                                 ; CHANNELPLL_X0_Y29_N9                                                                                                                                                                                                                                                                                        ;
;         -- PLL Type                                                                                                                                                                                                                                                                                     ; CMU PLL                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                           ; Auto (Medium)                                                                                                                                                                                                                                                                                               ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                          ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Name                                                                                                                                                                                                                                                                                                    ;                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                             ;                        ;
;     -- PLL Type                                                                                                                                                                                                                                                                                         ; CMU PLL                ;
;     -- PLL Location                                                                                                                                                                                                                                                                                     ; CHANNELPLL_X0_Y29_N9   ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                    ; Auto (Medium)          ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                        ; 125.0 MHz              ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                       ; Dedicated Pin          ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                           ; 625.0 MHz              ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                       ; On                     ;
;     -- M Counter                                                                                                                                                                                                                                                                                        ; 5                      ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                           ; pcie_100mhz            ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                     ; 1                      ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                    ; 4                      ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                              ; vcoclk                 ;
;     -- Powerdown                                                                                                                                                                                                                                                                                        ; Off                    ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                          ; 1                      ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                          ; Off                    ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                    ; ref_iqclk3             ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                    ;                        ;
;         -- radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                        ;
;             -- Location                                                                                                                                                                                                                                                                                 ; HSSIPMATXCGB_X0_Y23_N9 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                       ; Local                  ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                         ; Off                    ;
;             -- Mode                                                                                                                                                                                                                                                                                     ; 10                     ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                          ; ch1_txpll_t            ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                       ; 1                      ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                          ; cgb_x1_m_div           ;
;             -- Data Rate                                                                                                                                                                                                                                                                                ; 1250.0 Mbps            ;
;                                                                                                                                                                                                                                                                                                         ;                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                            ;
+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; trx_reconfig_1              ;                       ;                                                                                                                                                                                                                                                                          ;
;     -- Logical Interface 2  ; CDR TX PLL            ;                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; Channel               ;                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; AVMM                  ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                ;
;     -- Logical Interface 1  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; Channel               ; TX_P[3]                                                                                                                                                                                                                                                                  ;
;          -- Component Block ; AVMM                  ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                          ;
;          -- Component Block ; Channel               ; RX_P[3]                                                                                                                                                                                                                                                                  ;
;          -- Component Block ; AVMM                  ; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                       ; Removed Component                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI PMA Aux. blocks                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                             ;
;  radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux                ;                                                                                                                                                                                                                                                                                                             ;
;   --                                                                                                                                                                                                                                                                      ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
; HSSI AVMM Interfaces                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                             ;
;  radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;                                                                                                                                                                                                                                                                                                             ;
;   --                                                                                                                                                                                                                                                                      ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst                                    ;
;   --                                                                                                                                                                                                                                                                      ; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                              ;
+---------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                   ;                            ;
+---------------------------------------------------------------------------------------------------+----------------------------+
; PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                   ; Fractional PLL             ;
;     -- PLL Location                                                                               ; FRACTIONALPLL_X68_Y1_N0    ;
;     -- PLL Feedback clock type                                                                    ; none                       ;
;     -- PLL Bandwidth                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                    ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                  ; 125.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                          ; 548.697599 MHz             ;
;     -- PLL Operation Mode                                                                         ; Direct                     ;
;     -- PLL Freq Min Lock                                                                          ; 100.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                          ; 182.249749 MHz             ;
;     -- PLL Enable                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                    ; 3346473522 / 4294967296    ;
;     -- M Counter                                                                                  ; 8                          ;
;     -- N Counter                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                         ; PLLREFCLKSELECT_X68_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                    ; CLOCK_125_p~input          ;
;             -- CLKIN(1) source                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                         ;                            ;
;         -- PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                             ; 49.881599 MHz              ;
;             -- Output Clock Location                                                              ; PLLOUTPUTCOUNTER_X68_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                             ; On                         ;
;             -- Duty Cycle                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                          ; 11                         ;
;             -- C Counter PH Mux PRST                                                              ; 0                          ;
;             -- C Counter PRST                                                                     ; 1                          ;
;                                                                                                   ;                            ;
+---------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |C5G                                                                                                                                    ; 9929.5 (0.5)         ; 10779.0 (0.5)                    ; 849.5 (0.0)                                       ; 0.0 (0.0)                        ; 360.0 (0.0)          ; 18022 (1)           ; 19204 (0)                 ; 0 (0)         ; 335024            ; 45    ; 28         ; 53   ; 0            ; |C5G                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |PLL:PLL_1|                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|PLL:PLL_1                                                                                                                                                                                                                                                                                                                                  ; pll          ;
;       |PLL_0002:pll_inst|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|PLL:PLL_1|PLL_0002:pll_inst                                                                                                                                                                                                                                                                                                                ; PLL          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                        ; work         ;
;    |RS232:RS232_1|                                                                                                                      ; 84.2 (0.0)           ; 92.0 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (0)             ; 127 (0)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1                                                                                                                                                                                                                                                                                                                              ; rs232        ;
;       |RS232_rs232_0:rs232_0|                                                                                                           ; 84.2 (1.3)           ; 92.0 (1.8)                       ; 7.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (3)             ; 127 (0)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0                                                                                                                                                                                                                                                                                                        ; RS232        ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 37.2 (2.0)           ; 42.8 (6.5)                       ; 5.6 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (4)              ; 59 (10)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                  ; RS232        ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 10.7 (10.7)          ; 11.5 (11.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                       ; RS232        ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 24.6 (0.0)           ; 24.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                ; RS232        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.6 (0.0)           ; 24.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                               ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 24.6 (0.0)           ; 24.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 34 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                    ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 24.6 (13.6)          ; 24.8 (13.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (25)             ; 34 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                               ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                       ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                           ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                               ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                        ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 45.7 (11.5)          ; 47.3 (12.2)                      ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (22)             ; 68 (19)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                    ; RS232        ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                        ; RS232        ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 24.4 (0.0)           ; 25.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                 ; RS232        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 24.4 (0.0)           ; 25.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 24.4 (0.0)           ; 25.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                     ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 24.4 (13.6)          ; 25.2 (14.2)                      ; 0.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 33 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                        ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                            ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                         ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 59.5 (0.0)           ; 74.0 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 59.5 (6.5)           ; 74.0 (8.0)                       ; 14.5 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 77 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 27.3 (10.8)          ; 34.0 (14.8)                      ; 6.7 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 32 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 16.5 (16.5)          ; 19.2 (19.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 11.2 (11.2)          ; 15.0 (15.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 7.7 (7.7)            ; 10.0 (10.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; work         ;
;    |radio:radio_1|                                                                                                                      ; 9732.8 (0.0)         ; 10542.0 (0.0)                    ; 809.2 (0.0)                                       ; 0.0 (0.0)                        ; 360.0 (0.0)          ; 17675 (0)           ; 18920 (0)                 ; 0 (0)         ; 332976            ; 43    ; 28         ; 0    ; 0            ; |C5G|radio:radio_1                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |down:down_1|                                                                                                                     ; 61.5 (0.3)           ; 81.8 (0.3)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (1)              ; 156 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |down_fifo:down_fifo_1|                                                                                                        ; 61.2 (0.0)           ; 81.4 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 156 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1                                                                                                                                                                                                                                                                                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 61.2 (0.0)           ; 81.4 (0.0)                       ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 156 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                    ; work         ;
;                |dcfifo_dql1:auto_generated|                                                                                             ; 61.2 (7.6)           ; 81.4 (19.3)                      ; 20.2 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (4)              ; 156 (48)                  ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated                                                                                                                                                                                                                                         ; work         ;
;                   |a_graycounter_mvb:wrptr_g1p|                                                                                         ; 13.7 (13.7)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_qh6:rdptr_g1p|                                                                                         ; 16.6 (16.6)          ; 17.6 (17.6)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p                                                                                                                                                                                                             ; work         ;
;                   |alt_synch_pipe_ual:rs_dgwp|                                                                                          ; 6.3 (0.0)            ; 10.7 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_ual:rs_dgwp                                                                                                                                                                                                              ; work         ;
;                      |dffpipe_f09:dffpipe14|                                                                                            ; 6.3 (6.3)            ; 10.7 (10.7)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_val:ws_dgrp|                                                                                          ; 6.2 (0.0)            ; 9.2 (0.0)                        ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_val:ws_dgrp                                                                                                                                                                                                              ; work         ;
;                      |dffpipe_g09:dffpipe17|                                                                                            ; 6.2 (6.2)            ; 9.2 (9.2)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17                                                                                                                                                                                        ; work         ;
;                   |altsyncram_4la1:fifo_ram|                                                                                            ; 4.8 (0.9)            ; 4.9 (1.3)                        ; 0.1 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 3 (3)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram                                                                                                                                                                                                                ; work         ;
;                      |decode_s07:wren_decode_a|                                                                                         ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|decode_s07:wren_decode_a                                                                                                                                                                                       ; work         ;
;                      |mux_ns7:mux13|                                                                                                    ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|mux_ns7:mux13                                                                                                                                                                                                  ; work         ;
;                   |cmpr_e06:rdempty_eq_comp|                                                                                            ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|cmpr_e06:rdempty_eq_comp                                                                                                                                                                                                                ; work         ;
;                   |cmpr_e06:wrfull_eq_comp|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|cmpr_e06:wrfull_eq_comp                                                                                                                                                                                                                 ; work         ;
;       |trx:trx_1|                                                                                                                       ; 9603.8 (74.2)        ; 10356.6 (74.5)                   ; 752.8 (0.3)                                       ; 0.0 (0.0)                        ; 360.0 (0.0)          ; 17500 (238)         ; 18565 (47)                ; 0 (0)         ; 5296              ; 3     ; 28         ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |ddc_fir1:ddc_fir1_1|                                                                                                          ; 271.9 (0.0)          ; 293.3 (0.0)                      ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 120.0 (0.0)          ; 283 (0)             ; 259 (0)                   ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1                                                                                                                                                                                                                                                                                                ; ddc_fir1     ;
;             |ddc_fir1_0002:ddc_fir1_inst|                                                                                               ; 271.9 (0.0)          ; 293.3 (0.0)                      ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 120.0 (0.0)          ; 283 (0)             ; 259 (0)                   ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst                                                                                                                                                                                                                                                                    ; ddc_fir1     ;
;                |ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|                                                                               ; 271.9 (0.0)          ; 293.3 (0.0)                      ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 120.0 (0.0)          ; 283 (0)             ; 259 (0)                   ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst                                                                                                                                                                                                                           ; ddc_fir1     ;
;                   |auk_dspip_avalon_streaming_source_hpfir:source|                                                                      ; 5.9 (5.9)            ; 9.6 (9.6)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                            ; ddc_fir1     ;
;                   |auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|                                                                   ; 49.6 (49.6)          ; 50.2 (50.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (92)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk                                                                                                                                                                         ; ddc_fir1     ;
;                   |ddc_fir1_0002_rtl:hpfircore|                                                                                         ; 216.4 (90.8)         ; 233.6 (102.3)                    ; 17.2 (11.4)                                       ; 0.0 (0.0)                        ; 120.0 (0.0)          ; 191 (190)           ; 179 (150)                 ; 0 (0)         ; 0                 ; 0     ; 6          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore                                                                                                                                                                                               ; ddc_fir1     ;
;                      |altera_syncram:d_xIn_0_13_mem_dmem|                                                                               ; 20.5 (0.0)           ; 20.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                                                            ; work         ;
;                         |altera_syncram_7cs3:auto_generated|                                                                            ; 20.5 (0.0)           ; 20.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated                                                                                                                         ; work         ;
;                            |altsyncram_lmb4:altsyncram1|                                                                                ; 20.5 (20.5)          ; 20.5 (20.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1                                                                                             ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|                                                                 ; 31.3 (0.0)           ; 31.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem                                                                                                                                              ; work         ;
;                         |altera_syncram_6gs3:auto_generated|                                                                            ; 31.3 (0.0)           ; 31.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated                                                                                                           ; work         ;
;                            |altsyncram_kqb4:altsyncram1|                                                                                ; 31.3 (31.3)          ; 31.8 (31.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1                                                                               ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|                                                                 ; 31.2 (0.0)           ; 31.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem                                                                                                                                              ; work         ;
;                         |altera_syncram_6gs3:auto_generated|                                                                            ; 31.2 (0.0)           ; 31.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated                                                                                                           ; work         ;
;                            |altsyncram_kqb4:altsyncram1|                                                                                ; 31.2 (31.2)          ; 31.5 (31.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1                                                                               ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|                                                                 ; 21.2 (0.0)           ; 21.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem                                                                                                                                              ; work         ;
;                         |altera_syncram_qfs3:auto_generated|                                                                            ; 21.2 (0.0)           ; 21.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated                                                                                                           ; work         ;
;                            |altsyncram_8qb4:altsyncram1|                                                                                ; 21.2 (21.2)          ; 21.8 (21.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1                                                                               ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                       ; 19.8 (0.0)           ; 22.5 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_khq3:auto_generated|                                                                            ; 19.8 (0.0)           ; 22.5 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_2s94:altsyncram1|                                                                                ; 19.8 (19.8)          ; 22.5 (22.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1                                                                                     ; work         ;
;                      |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                                                  ; ddc_fir1     ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_13|                                                                             ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13                                                                                                                                                          ; ddc_fir1     ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                          ; ddc_fir1     ;
;                      |dspba_delay:u0_m0_wo0_compute|                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                 ; ddc_fir1     ;
;                      |dspba_delay:u0_m0_wo0_memread|                                                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                 ; ddc_fir1     ;
;          |ddc_fir2:ddc_fir2_1|                                                                                                          ; 110.2 (0.0)          ; 124.7 (0.0)                      ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 166 (0)             ; 139 (0)                   ; 0 (0)         ; 1200              ; 1     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1                                                                                                                                                                                                                                                                                                ; ddc_fir2     ;
;             |ddc_fir2_0002:ddc_fir2_inst|                                                                                               ; 110.2 (0.0)          ; 124.7 (0.0)                      ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 166 (0)             ; 139 (0)                   ; 0 (0)         ; 1200              ; 1     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst                                                                                                                                                                                                                                                                    ; ddc_fir2     ;
;                |ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|                                                                               ; 110.2 (0.0)          ; 124.7 (0.0)                      ; 14.6 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 166 (0)             ; 139 (0)                   ; 0 (0)         ; 1200              ; 1     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst                                                                                                                                                                                                                           ; ddc_fir2     ;
;                   |auk_dspip_avalon_streaming_source_hpfir:source|                                                                      ; 0.6 (0.6)            ; 8.0 (8.0)                        ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                            ; ddc_fir2     ;
;                   |auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|                                                                   ; 36.2 (36.2)          ; 38.5 (38.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk                                                                                                                                                                         ; ddc_fir2     ;
;                   |ddc_fir2_0002_rtl:hpfircore|                                                                                         ; 73.4 (50.8)          ; 78.2 (54.7)                      ; 4.8 (3.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 98 (97)             ; 83 (74)                   ; 0 (0)         ; 1200              ; 1     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore                                                                                                                                                                                               ; ddc_fir2     ;
;                      |altera_syncram:d_xIn_0_13_mem_dmem|                                                                               ; 20.5 (0.0)           ; 20.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                                                            ; work         ;
;                         |altera_syncram_7cs3:auto_generated|                                                                            ; 20.5 (0.0)           ; 20.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated                                                                                                                         ; work         ;
;                            |altsyncram_lmb4:altsyncram1|                                                                                ; 20.5 (20.5)          ; 20.5 (20.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1                                                                                             ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 1     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_jeq3:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 1     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_jeq3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_1p94:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1200              ; 1     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_jeq3:auto_generated|altsyncram_1p94:altsyncram1                                                                                     ; work         ;
;                      |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                     ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                                                  ; ddc_fir2     ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_13|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13                                                                                                                                                          ; ddc_fir2     ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                          ; ddc_fir2     ;
;                      |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                          ; ddc_fir2     ;
;                      |dspba_delay:u0_m0_wo0_compute|                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                 ; ddc_fir2     ;
;                      |dspba_delay:u0_m0_wo0_memread|                                                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                 ; ddc_fir2     ;
;          |ddc_fir3:ddc_fir3_1|                                                                                                          ; 95.0 (0.0)           ; 101.6 (0.0)                      ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 140 (0)             ; 147 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1                                                                                                                                                                                                                                                                                                ; ddc_fir3     ;
;             |ddc_fir3_0002:ddc_fir3_inst|                                                                                               ; 95.0 (0.0)           ; 101.6 (0.0)                      ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 140 (0)             ; 147 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst                                                                                                                                                                                                                                                                    ; ddc_fir3     ;
;                |ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|                                                                               ; 95.0 (0.0)           ; 101.6 (0.0)                      ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 140 (0)             ; 147 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst                                                                                                                                                                                                                           ; ddc_fir3     ;
;                   |auk_dspip_avalon_streaming_source_hpfir:source|                                                                      ; 1.9 (1.9)            ; 3.5 (3.5)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                            ; ddc_fir3     ;
;                   |auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|                                                                   ; 22.3 (22.3)          ; 24.2 (24.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk                                                                                                                                                                         ; ddc_fir3     ;
;                   |ddc_fir3_0002_rtl:hpfircore|                                                                                         ; 70.8 (46.2)          ; 73.9 (48.3)                      ; 3.2 (2.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 97 (92)             ; 116 (101)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore                                                                                                                                                                                               ; ddc_fir3     ;
;                      |altera_syncram:d_xIn_0_13_mem_dmem|                                                                               ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                                                            ; work         ;
;                         |altera_syncram_9cs3:auto_generated|                                                                            ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated                                                                                                                         ; work         ;
;                            |altsyncram_nmb4:altsyncram1|                                                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1                                                                                             ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                       ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_qhq3:auto_generated|                                                                            ; 11.8 (0.0)           ; 12.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 4 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_8s94:altsyncram1|                                                                                ; 11.8 (11.8)          ; 12.5 (12.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1                                                                                     ; work         ;
;                      |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                                                  ; ddc_fir3     ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                          ; ddc_fir3     ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                          ; ddc_fir3     ;
;                      |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                             ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                          ; ddc_fir3     ;
;                      |dspba_delay:u0_m0_wo0_compute|                                                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                 ; ddc_fir3     ;
;                      |dspba_delay:u0_m0_wo0_memread|                                                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                 ; ddc_fir3     ;
;          |ddc_fir:ddc_fir_1|                                                                                                            ; 432.2 (0.0)          ; 478.2 (0.0)                      ; 45.9 (0.0)                                        ; 0.0 (0.0)                        ; 200.0 (0.0)          ; 423 (0)             ; 411 (0)                   ; 0 (0)         ; 0                 ; 0     ; 20         ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1                                                                                                                                                                                                                                                                                                  ; ddc_fir      ;
;             |ddc_fir_0002:ddc_fir_inst|                                                                                                 ; 432.2 (0.0)          ; 478.2 (0.0)                      ; 45.9 (0.0)                                        ; 0.0 (0.0)                        ; 200.0 (0.0)          ; 423 (0)             ; 411 (0)                   ; 0 (0)         ; 0                 ; 0     ; 20         ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst                                                                                                                                                                                                                                                                        ; ddc_fir      ;
;                |ddc_fir_0002_ast:ddc_fir_0002_ast_inst|                                                                                 ; 432.2 (0.0)          ; 478.2 (0.0)                      ; 45.9 (0.0)                                        ; 0.0 (0.0)                        ; 200.0 (0.0)          ; 423 (0)             ; 411 (0)                   ; 0 (0)         ; 0                 ; 0     ; 20         ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst                                                                                                                                                                                                                                 ; ddc_fir      ;
;                   |auk_dspip_avalon_streaming_source_hpfir:source|                                                                      ; 3.9 (3.9)            ; 11.8 (11.8)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                  ; ddc_fir      ;
;                   |ddc_fir_0002_rtl:hpfircore|                                                                                          ; 428.3 (202.1)        ; 466.3 (230.2)                    ; 38.0 (28.2)                                       ; 0.0 (0.0)                        ; 200.0 (0.0)          ; 423 (423)           ; 386 (275)                 ; 0 (0)         ; 0                 ; 0     ; 20         ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore                                                                                                                                                                                                      ; ddc_fir      ;
;                      |altera_syncram:u0_m0_wo0_sys_delay_mem_dmem|                                                                      ; 11.2 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem                                                                                                                                                          ; work         ;
;                         |altera_syncram_4cs3:auto_generated|                                                                            ; 11.2 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem|altera_syncram_4cs3:auto_generated                                                                                                                       ; work         ;
;                            |altsyncram_imb4:altsyncram1|                                                                                ; 11.2 (11.2)          ; 11.3 (11.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem|altera_syncram_4cs3:auto_generated|altsyncram_imb4:altsyncram1                                                                                           ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|                                                                 ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem                                                                                                                                                     ; work         ;
;                         |altera_syncram_4fs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated                                                                                                                  ; work         ;
;                            |altsyncram_ipb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1                                                                                      ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|                                                               ; 11.1 (0.0)           ; 11.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_0fs3:auto_generated|                                                                            ; 11.1 (0.0)           ; 11.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_epb4:altsyncram1|                                                                                ; 11.1 (11.1)          ; 11.8 (11.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|                                                               ; 11.0 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_ecs3:auto_generated|                                                                            ; 11.0 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_smb4:altsyncram1|                                                                                ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|                                                               ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_8cs3:auto_generated|                                                                            ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_mmb4:altsyncram1|                                                                                ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|                                                               ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_5cs3:auto_generated|                                                                            ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_jmb4:altsyncram1|                                                                                ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|                                                               ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_ubs3:auto_generated|                                                                            ; 10.5 (0.0)           ; 11.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_cmb4:altsyncram1|                                                                                ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|                                                               ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_6fs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_kpb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|                                                               ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_kfs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_2qb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|                                                               ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_hfs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_vpb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|                                                               ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem                                                                                                                                                   ; work         ;
;                         |altera_syncram_cfs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated                                                                                                                ; work         ;
;                            |altsyncram_qpb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1                                                                                    ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|                                                                 ; 11.2 (0.0)           ; 12.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem                                                                                                                                                     ; work         ;
;                         |altera_syncram_kfs3:auto_generated|                                                                            ; 11.2 (0.0)           ; 12.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated                                                                                                                  ; work         ;
;                            |altsyncram_2qb4:altsyncram1|                                                                                ; 11.2 (11.2)          ; 12.3 (12.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1                                                                                      ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|                                                                 ; 11.3 (0.0)           ; 12.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem                                                                                                                                                     ; work         ;
;                         |altera_syncram_hfs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 12.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated                                                                                                                  ; work         ;
;                            |altsyncram_vpb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 12.2 (12.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1                                                                                      ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|                                                                 ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem                                                                                                                                                     ; work         ;
;                         |altera_syncram_cfs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated                                                                                                                  ; work         ;
;                            |altsyncram_qpb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1                                                                                      ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|                                                                 ; 11.2 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem                                                                                                                                                     ; work         ;
;                         |altera_syncram_lfs3:auto_generated|                                                                            ; 11.2 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated                                                                                                                  ; work         ;
;                            |altsyncram_3qb4:altsyncram1|                                                                                ; 11.2 (11.2)          ; 11.3 (11.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1                                                                                      ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|                                                                ; 11.3 (0.0)           ; 12.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_5fs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 12.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_jpb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 12.0 (12.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1                                                                                     ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|                                                                ; 11.2 (0.0)           ; 11.7 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_jfs3:auto_generated|                                                                            ; 11.2 (0.0)           ; 11.7 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_1qb4:altsyncram1|                                                                                ; 11.2 (11.2)          ; 11.7 (11.7)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1                                                                                     ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|                                                                ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_ffs3:auto_generated|                                                                            ; 11.3 (0.0)           ; 11.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_tpb4:altsyncram1|                                                                                ; 11.3 (11.3)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1                                                                                     ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|                                                                ; 11.0 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_dfs3:auto_generated|                                                                            ; 11.0 (0.0)           ; 11.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_rpb4:altsyncram1|                                                                                ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1                                                                                     ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|                                                                ; 11.1 (0.0)           ; 11.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem                                                                                                                                                    ; work         ;
;                         |altera_syncram_9fs3:auto_generated|                                                                            ; 11.1 (0.0)           ; 11.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated                                                                                                                 ; work         ;
;                            |altsyncram_npb4:altsyncram1|                                                                                ; 11.1 (11.1)          ; 11.5 (11.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1                                                                                     ; work         ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_11|                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_11                                                                                                                                                                 ; ddc_fir      ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_12|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_12                                                                                                                                                                 ; ddc_fir      ;
;                      |dspba_delay:u0_m0_wo0_wi15_r0_delayr30|                                                                           ; 2.5 (2.5)            ; 6.7 (6.7)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi15_r0_delayr30                                                                                                                                                               ; ddc_fir      ;
;          |ddc_nco:\chann_nco:0:ddc_nco_1|                                                                                               ; 418.0 (0.0)          ; 452.6 (0.0)                      ; 34.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 801 (0)             ; 892 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 418.0 (0.0)          ; 452.6 (0.0)                      ; 34.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 801 (0)             ; 892 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_altqmcpipe:ux000|                                                                                                   ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                      ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_hth:auto_generated|                                                                                       ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                           ; work         ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_isdr:ux710isdr|                                                                                                 ; 3.5 (1.0)            ; 3.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_counter:lpm_counter_component|                                                                                   ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component                                                                                                                                                                                                  ; work         ;
;                      |cntr_tki:auto_generated|                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_tki:auto_generated                                                                                                                                                                          ; work         ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.5 (14.5)          ; 16.0 (16.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 2.0 (2.0)            ; 6.8 (6.8)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 27 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.5 (1.5)            ; 6.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 15 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 13.0 (7.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 22 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.0 (1.5)            ; 9.2 (3.7)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.8)                       ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.7 (4.0)           ; 15.7 (6.9)                       ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 31 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:10:ddc_nco_1|                                                                                              ; 402.8 (0.0)          ; 431.5 (0.0)                      ; 28.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 842 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 402.8 (0.0)          ; 431.5 (0.0)                      ; 28.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 842 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 17.0 (17.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_fs:cfs|                                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                                                                              ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 5.2 (5.2)            ; 6.2 (6.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.6 (1.6)            ; 7.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 15 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.2 (1.8)            ; 7.2 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.7)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.7 (4.0)           ; 14.8 (6.1)                       ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.0 (8.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:10:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:11:ddc_nco_1|                                                                                              ; 402.0 (0.0)          ; 437.7 (0.0)                      ; 35.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 770 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 402.0 (0.0)          ; 437.7 (0.0)                      ; 35.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 770 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 16.0 (16.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_fs:cfs|                                                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                                                                              ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 2.5 (2.5)            ; 7.0 (7.0)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.2 (8.2)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 26 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 8.1 (3.1)            ; 9.3 (4.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (4)              ; 22 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.2 (9.2)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 10.5 (5.0)           ; 10.5 (5.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (10)             ; 23 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.7)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 11.2 (2.5)           ; 15.2 (6.5)                       ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.0 (8.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:11:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:12:ddc_nco_1|                                                                                              ; 401.0 (0.0)          ; 433.3 (0.0)                      ; 32.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 845 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 401.0 (0.0)          ; 433.3 (0.0)                      ; 32.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 845 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 13.8 (13.8)          ; 17.0 (17.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.5 (3.5)            ; 6.5 (6.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; -0.2 (-0.2)          ; 21.5 (21.5)                      ; 21.7 (21.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.7 (7.7)           ; 13.0 (8.0)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 11.8 (6.8)           ; 11.8 (6.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 22 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 7.0 (2.0)            ; 7.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.5 (2.0)            ; 9.0 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 35 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.5 (8.7)           ; 17.5 (8.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.5 (8.7)           ; 17.5 (8.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.7)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.5 (3.8)           ; 15.2 (6.5)                       ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.1 (8.2)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:12:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:13:ddc_nco_1|                                                                                              ; 397.5 (0.0)          ; 433.5 (0.0)                      ; 36.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 844 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 397.5 (0.0)          ; 433.5 (0.0)                      ; 36.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 844 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.5 (0.5)            ; 8.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (1)              ; 17 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.5 (14.5)          ; 15.9 (15.9)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 1.0 (1.0)            ; 7.0 (7.0)                        ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.3 (8.3)           ; 13.3 (8.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.8 (1.8)            ; 7.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.8 (2.2)            ; 9.5 (4.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.8 (9.2)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.4)           ; 17.2 (8.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.5 (8.7)           ; 17.5 (8.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.7)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 10.7 (2.0)           ; 14.8 (6.0)                       ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.1 (8.2)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:13:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:14:ddc_nco_1|                                                                                              ; 400.5 (0.0)          ; 431.3 (0.0)                      ; 30.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 848 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 400.5 (0.0)          ; 431.3 (0.0)                      ; 30.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 848 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 15.7 (15.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_fs:cfs|                                                                                                            ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                                                                              ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.8 (3.8)            ; 6.2 (6.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 26 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 11.8 (6.8)           ; 11.8 (6.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.8 (5.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 7.0 (2.0)            ; 7.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 17 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.2 (5.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.8 (2.2)            ; 7.8 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.3 (8.5)           ; 17.6 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.7)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.3 (8.4)           ; 17.3 (8.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.7)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 11.6 (2.8)           ; 14.2 (5.5)                       ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.6 (8.8)                       ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:14:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:15:ddc_nco_1|                                                                                              ; 405.0 (0.0)          ; 432.0 (0.0)                      ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 847 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 405.0 (0.0)          ; 432.0 (0.0)                      ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 847 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 16.0 (16.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 5.2 (5.2)            ; 5.9 (5.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 1.0 (1.0)            ; 22.0 (22.0)                      ; 21.0 (21.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 27 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 7.0 (2.0)            ; 7.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 15 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 26 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 8.2 (2.8)            ; 10.0 (4.5)                       ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.4 (8.7)           ; 17.4 (8.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.3 (8.6)           ; 17.5 (8.7)                       ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 13.1 (4.3)           ; 14.8 (6.1)                       ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.0 (8.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:15:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:16:ddc_nco_1|                                                                                              ; 406.8 (0.0)          ; 437.2 (0.0)                      ; 30.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 770 (0)             ; 858 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 406.8 (0.0)          ; 437.2 (0.0)                      ; 30.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 770 (0)             ; 858 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.8 (7.8)            ; 7.9 (7.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.5 (14.5)          ; 16.6 (16.6)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.6 (3.6)            ; 5.7 (5.7)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 1.5 (1.5)            ; 22.0 (22.0)                      ; 20.5 (20.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 29 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.2 (9.2)           ; 14.2 (9.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 29 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 8.3 (2.8)            ; 10.2 (4.8)                       ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (3)              ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.3 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.4 (8.7)           ; 17.4 (8.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.8)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.0 (3.2)           ; 14.3 (5.6)                       ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:16:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:17:ddc_nco_1|                                                                                              ; 402.0 (0.0)          ; 430.5 (0.0)                      ; 28.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 844 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 402.0 (0.0)          ; 430.5 (0.0)                      ; 28.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 844 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.5 (14.5)          ; 17.1 (17.1)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.2 (3.2)            ; 5.9 (5.9)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 1.8 (1.8)            ; 22.0 (22.0)                      ; 20.2 (20.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.7 (1.7)            ; 7.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.8 (2.2)            ; 7.8 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.4 (8.7)           ; 17.5 (8.7)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 11.5 (2.8)           ; 14.5 (5.8)                       ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:17:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:18:ddc_nco_1|                                                                                              ; 402.5 (0.0)          ; 432.2 (0.0)                      ; 29.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 849 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 402.5 (0.0)          ; 432.2 (0.0)                      ; 29.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 849 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.5 (14.5)          ; 15.4 (15.4)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_fs:cfs|                                                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                                                                              ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.8 (3.8)            ; 6.2 (6.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 25 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 7.0 (2.0)            ; 7.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 16 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.2 (9.2)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 22 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 8.8 (3.3)            ; 9.5 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.5 (3.8)           ; 15.0 (6.2)                       ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:18:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:19:ddc_nco_1|                                                                                              ; 393.5 (0.0)          ; 433.5 (0.0)                      ; 40.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 845 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1                                                                                                                                                                                                                                                                                    ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 393.5 (0.0)          ; 433.5 (0.0)                      ; 40.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 845 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                        ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                        ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                        ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                             ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 15.0 (15.0)          ; 16.8 (16.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_fs:cfs|                                                                                                            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_fs:cfs                                                                                                                                                                                                                                              ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 0.0 (0.0)            ; 7.0 (7.0)                        ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 22 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.5 (2.0)            ; 6.8 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 14 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.2 (5.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.0 (1.5)            ; 8.5 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.8)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                   ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                    ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                         ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 9.7 (1.0)            ; 14.8 (6.0)                       ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.0 (8.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                              ; ddc_nco      ;
;          |ddc_nco:\chann_nco:1:ddc_nco_1|                                                                                               ; 402.0 (0.0)          ; 430.5 (0.0)                      ; 28.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 841 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 402.0 (0.0)          ; 430.5 (0.0)                      ; 28.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 841 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 16.0 (16.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 5.5 (5.5)            ; 6.1 (6.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.5 (1.5)            ; 6.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.0 (1.5)            ; 7.5 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.8 (9.0)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.4 (8.7)           ; 17.4 (8.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 13.2 (4.5)           ; 14.7 (5.9)                       ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:1:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:2:ddc_nco_1|                                                                                               ; 405.5 (0.0)          ; 436.3 (0.0)                      ; 30.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 405.5 (0.0)          ; 436.3 (0.0)                      ; 30.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.5 (14.5)          ; 15.8 (15.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.0 (3.0)            ; 6.2 (6.2)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 29 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 26 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 10.8 (5.8)           ; 11.0 (6.0)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 9.3 (3.8)            ; 10.7 (5.2)                       ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.4 (8.6)           ; 17.4 (8.7)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.0 (3.2)           ; 14.3 (5.6)                       ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:2:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:3:ddc_nco_1|                                                                                               ; 400.5 (0.0)          ; 438.3 (0.0)                      ; 37.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 770 (0)             ; 855 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 400.5 (0.0)          ; 438.3 (0.0)                      ; 37.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 770 (0)             ; 855 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 17.2 (17.2)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 0.8 (0.8)            ; 6.2 (6.2)                        ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; -0.2 (-0.2)          ; 22.0 (22.0)                      ; 22.2 (22.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 10.2 (5.2)           ; 10.3 (5.3)                       ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (10)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 9.6 (4.1)            ; 11.2 (5.7)                       ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.3 (8.8)           ; 14.3 (8.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.4 (8.6)           ; 17.4 (8.7)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.3 (8.6)           ; 17.4 (8.6)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 10.2 (1.5)           ; 14.3 (5.6)                       ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.0 (8.2)           ; 17.2 (8.5)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 33 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.4)           ; 17.3 (8.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:3:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:4:ddc_nco_1|                                                                                               ; 400.0 (0.0)          ; 438.5 (0.0)                      ; 38.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 857 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 400.0 (0.0)          ; 438.5 (0.0)                      ; 38.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 857 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 15.9 (15.9)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 0.6 (0.6)            ; 5.6 (5.6)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 22 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 11.2 (6.2)           ; 11.5 (6.5)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 9.6 (4.1)            ; 10.0 (4.5)                       ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.3 (8.6)           ; 17.6 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.3 (8.6)           ; 17.4 (8.7)                       ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 10.7 (2.0)           ; 14.2 (5.4)                       ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 0.0 (0.0)            ; 5.0 (5.0)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:4:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:5:ddc_nco_1|                                                                                               ; 409.0 (0.0)          ; 435.0 (0.0)                      ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 409.0 (0.0)          ; 435.0 (0.0)                      ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 15.0 (15.0)          ; 15.5 (15.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 5.2 (5.2)            ; 6.1 (6.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 1.0 (1.0)            ; 22.0 (22.0)                      ; 21.0 (21.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 28 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 26 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 10.3 (5.3)           ; 11.1 (6.1)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.2 (9.2)           ; 14.2 (9.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 8.8 (3.2)            ; 8.9 (3.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.4 (8.7)           ; 17.4 (8.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.7 (4.0)           ; 14.5 (5.8)                       ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:5:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:6:ddc_nco_1|                                                                                               ; 398.0 (0.0)          ; 429.2 (0.0)                      ; 31.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 841 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 398.0 (0.0)          ; 429.2 (0.0)                      ; 31.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 762 (0)             ; 841 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 15.0 (15.0)          ; 15.2 (15.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 2.0 (2.0)            ; 6.8 (6.8)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.5 (1.5)            ; 6.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 26 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 7.0 (1.5)            ; 7.5 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.4)           ; 17.3 (8.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.0 (3.2)           ; 14.8 (6.0)                       ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:6:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:7:ddc_nco_1|                                                                                               ; 405.0 (0.0)          ; 436.2 (0.0)                      ; 31.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 405.0 (0.0)          ; 436.2 (0.0)                      ; 31.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 859 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 13.5 (13.5)          ; 16.5 (16.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.5 (3.5)            ; 5.8 (5.8)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 26 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 10.9 (5.9)           ; 11.2 (6.2)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 24 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 9.3 (3.8)            ; 9.8 (4.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.3 (8.5)           ; 17.3 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.3 (8.6)           ; 17.5 (8.7)                       ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.4 (8.6)           ; 17.5 (8.7)                       ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.7)           ; 17.2 (8.7)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 11.7 (3.0)           ; 13.8 (4.9)                       ; 2.0 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:7:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:8:ddc_nco_1|                                                                                               ; 397.5 (0.0)          ; 430.7 (0.0)                      ; 33.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 845 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 397.5 (0.0)          ; 430.7 (0.0)                      ; 33.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 761 (0)             ; 845 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.5 (14.5)          ; 15.7 (15.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 2.0 (2.0)            ; 6.0 (6.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 0.0 (0.0)            ; 22.0 (22.0)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.7 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 24 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 6.5 (1.5)            ; 6.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 14 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.0 (9.0)           ; 14.0 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 8.1 (2.6)            ; 8.9 (3.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 17 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 10.7 (2.0)           ; 14.4 (5.7)                       ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.5 (8.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.6 (8.8)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:8:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |ddc_nco:\chann_nco:9:ddc_nco_1|                                                                                               ; 410.0 (0.0)          ; 434.8 (0.0)                      ; 24.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 857 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1                                                                                                                                                                                                                                                                                     ; ddc_nco      ;
;             |ddc_nco_nco_ii_0:nco_ii_0|                                                                                                 ; 410.0 (0.0)          ; 434.8 (0.0)                      ; 24.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 769 (0)             ; 857 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |asj_crs_par:ux006|                                                                                                      ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_crs_par:ux006                                                                                                                                                                                                                                         ; ddc_nco      ;
;                |asj_nco_pxx:ux004|                                                                                                      ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                         ; ddc_nco      ;
;                   |lpm_add_sub:acc|                                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_s0h:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                              ; work         ;
;                |cord_2c:cordinv|                                                                                                        ; 14.0 (14.0)          ; 16.2 (16.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_init_pm:ci|                                                                                                        ; 3.8 (3.8)            ; 5.9 (5.9)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_init_pm:ci                                                                                                                                                                                                                                           ; ddc_nco      ;
;                |cord_seg_sel:css|                                                                                                       ; 3.8 (3.8)            ; 20.8 (20.8)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_seg_sel:css                                                                                                                                                                                                                                          ; ddc_nco      ;
;                |cordic_axor_1p_lpm:u11|                                                                                                 ; 13.5 (8.5)           ; 13.7 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u14|                                                                                                 ; 13.0 (8.0)           ; 13.0 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u17|                                                                                                 ; 12.5 (7.5)           ; 12.5 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u20|                                                                                                 ; 12.0 (7.0)           ; 12.0 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u23|                                                                                                 ; 11.5 (6.5)           ; 11.5 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u26|                                                                                                 ; 11.0 (6.0)           ; 11.0 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u29|                                                                                                 ; 10.5 (5.5)           ; 10.5 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_axor_1p_lpm:u5|                                                                                                  ; 10.7 (5.8)           ; 10.7 (5.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (11)             ; 23 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_axor_1p_lpm:u8|                                                                                                  ; 14.2 (9.2)           ; 14.2 (9.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_m0h:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_m0h:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u10|                                                                                                 ; 14.0 (8.5)           ; 14.0 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u13|                                                                                                 ; 13.5 (8.0)           ; 13.5 (8.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 26 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u16|                                                                                                 ; 13.0 (7.5)           ; 13.0 (7.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 25 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u19|                                                                                                 ; 12.5 (7.0)           ; 12.5 (7.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (14)             ; 24 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u22|                                                                                                 ; 12.0 (6.5)           ; 12.0 (6.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (13)             ; 23 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u25|                                                                                                 ; 11.5 (6.0)           ; 11.5 (6.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (12)             ; 22 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u28|                                                                                                 ; 11.0 (5.5)           ; 11.0 (5.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_sxor_1p_lpm:u4|                                                                                                  ; 9.2 (3.8)            ; 9.8 (4.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 21 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_sxor_1p_lpm:u7|                                                                                                  ; 14.5 (9.0)           ; 14.5 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 28 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_9kg:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_9kg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u12|                                                                                                 ; 17.2 (8.5)           ; 17.4 (8.7)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u15|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u18|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u21|                                                                                                 ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u24|                                                                                                 ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u27|                                                                                                 ; 16.8 (8.6)           ; 17.2 (8.7)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 19 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27                                                                                                                                                                                                                                    ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.2 (0.0)            ; 8.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                                                                                                     ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                          ; work         ;
;                |cordic_zxor_1p_lpm:u3|                                                                                                  ; 12.2 (3.5)           ; 14.6 (5.8)                       ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u6|                                                                                                  ; 17.2 (8.5)           ; 17.2 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |cordic_zxor_1p_lpm:u9|                                                                                                  ; 17.2 (8.5)           ; 17.3 (8.5)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (16)             ; 34 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9                                                                                                                                                                                                                                     ; ddc_nco      ;
;                   |lpm_add_sub:u0|                                                                                                      ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_fkg:auto_generated|                                                                                       ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated                                                                                                                                                                                           ; work         ;
;                |sop_reg:sop|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:9:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|sop_reg:sop                                                                                                                                                                                                                                               ; ddc_nco      ;
;          |rx_native:rx_native_1|                                                                                                        ; 12.6 (0.0)           ; 13.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1                                                                                                                                                                                                                                                                                              ; rx_native    ;
;             |altera_xcvr_native_av:rx_native_inst|                                                                                      ; 12.6 (0.0)           ; 13.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst                                                                                                                                                                                                                                                         ; rx_native    ;
;                |av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|                     ; 12.6 (0.0)           ; 13.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst                                                                                                                                                      ; rx_native    ;
;                   |av_pcs:inst_av_pcs|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                   ; rx_native    ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                    ; rx_native    ;
;                         |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                                                       ; rx_native    ;
;                         |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface                         ; rx_native    ;
;                         |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface                         ; rx_native    ;
;                         |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface                                 ; rx_native    ;
;                         |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface                                 ; rx_native    ;
;                   |av_pma:inst_av_pma|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                   ; rx_native    ;
;                      |av_rx_pma:av_rx_pma|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                                               ; rx_native    ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                      ; 12.6 (2.1)           ; 13.2 (2.2)                       ; 0.6 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (4)              ; 14 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                       ; rx_native    ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                   ; 10.5 (10.0)          ; 11.0 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (17)             ; 13 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                        ; rx_native    ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ; rx_native    ;
;          |rx_reset:rx_reset_1|                                                                                                          ; 11.8 (0.0)           ; 13.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_reset:rx_reset_1                                                                                                                                                                                                                                                                                                ; rx_reset     ;
;             |altera_xcvr_reset_control:rx_reset_inst|                                                                                   ; 11.8 (0.3)           ; 13.3 (0.3)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (1)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst                                                                                                                                                                                                                                                        ; rx_reset     ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|                                                        ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset                                                                                                                                                                                        ; rx_reset     ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|                                                       ; 6.4 (6.4)            ; 6.4 (6.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset                                                                                                                                                                                       ; rx_reset     ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready|                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready                                                                                                                                                                                              ; rx_reset     ;
;                |alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset                                                                                                                                                                                                     ; rx_reset     ;
;                |alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy|                                                                   ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy                                                                                                                                                                                                   ; rx_reset     ;
;          |trx_reconfig:trx_reconfig_1|                                                                                                  ; 514.3 (0.0)          ; 538.0 (0.0)                      ; 23.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 834 (0)             ; 439 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1                                                                                                                                                                                                                                                                                        ; trx_reconfig ;
;             |alt_xcvr_reconfig:trx_reconfig_inst|                                                                                       ; 514.3 (4.3)          ; 538.0 (4.3)                      ; 23.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 834 (7)             ; 439 (3)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst                                                                                                                                                                                                                                                    ; trx_reconfig ;
;                |alt_xcvr_arbiter:arbiter|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                           ; trx_reconfig ;
;                |alt_xcvr_reconfig_analog:analog.sc_analog|                                                                              ; 22.1 (0.0)           ; 22.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog                                                                                                                                                                                                          ; trx_reconfig ;
;                   |alt_xcvr_reconfig_analog_av:reconfig_analog_cv|                                                                      ; 22.1 (0.0)           ; 22.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv                                                                                                                                                           ; trx_reconfig ;
;                      |alt_xreconf_cif:inst_xreconf_cif|                                                                                 ; 22.1 (0.0)           ; 22.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif                                                                                                                          ; trx_reconfig ;
;                         |alt_xreconf_basic_acq:inst_basic_acq|                                                                          ; 22.1 (22.1)          ; 22.6 (22.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                     ; trx_reconfig ;
;                |alt_xcvr_reconfig_basic:basic|                                                                                          ; 192.5 (0.0)          ; 199.8 (0.0)                      ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (0)             ; 141 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                      ; trx_reconfig ;
;                   |av_xcvr_reconfig_basic:a5|                                                                                           ; 192.5 (10.2)         ; 199.8 (10.7)                     ; 7.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (21)            ; 141 (15)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                            ; trx_reconfig ;
;                      |alt_xcvr_arbiter:pif[0].pif_arb|                                                                                  ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                            ; trx_reconfig ;
;                      |alt_xcvr_arbiter:pif[1].pif_arb|                                                                                  ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                            ; trx_reconfig ;
;                      |alt_xcvr_arbiter:pif[2].pif_arb|                                                                                  ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb                                                                                                                                                            ; trx_reconfig ;
;                      |av_xrbasic_lif:lif[0].logical_if|                                                                                 ; 182.3 (52.8)         ; 187.5 (52.8)                     ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 300 (112)           ; 123 (7)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                           ; trx_reconfig ;
;                         |av_xrbasic_lif_csr:lif_csr|                                                                                    ; 116.1 (109.9)        ; 120.0 (113.4)                    ; 3.9 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (162)           ; 116 (104)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                ; trx_reconfig ;
;                            |av_xrbasic_l2p_addr:l2paddr|                                                                                ; 6.2 (6.2)            ; 6.6 (6.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                    ; trx_reconfig ;
;                            |av_xrbasic_l2p_rom:l2pch|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                       ; trx_reconfig ;
;                               |altsyncram:rom_l2p_ch_rtl_0|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                           ; work         ;
;                                  |altsyncram_je12:auto_generated|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_je12:auto_generated                                            ; work         ;
;                         |csr_mux:pif_tbus_mux|                                                                                          ; 13.3 (13.3)          ; 14.7 (14.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                      ; trx_reconfig ;
;                |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                                      ; -0.2 (-0.2)          ; 0.9 (0.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                  ; trx_reconfig ;
;                |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                                 ; 293.2 (0.0)          ; 308.7 (0.0)                      ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 465 (0)             ; 264 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                             ; trx_reconfig ;
;                   |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                                     ; 293.2 (120.8)        ; 308.7 (127.7)                    ; 15.5 (6.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 465 (175)           ; 264 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                             ; trx_reconfig ;
;                      |alt_arbiter_acq:mutex_inst|                                                                                       ; 5.2 (5.2)            ; 5.7 (5.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                  ; trx_reconfig ;
;                      |alt_cal_av:alt_cal_inst|                                                                                          ; 167.2 (165.3)        ; 175.3 (169.2)                    ; 8.2 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 278 (266)           ; 160 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                     ; work         ;
;                         |alt_cal_edge_detect:pd0_det|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                         ; work         ;
;                         |alt_cal_edge_detect:pd180_det|                                                                                 ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                       ; work         ;
;                         |alt_cal_edge_detect:pd270_det|                                                                                 ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                       ; work         ;
;                         |alt_cal_edge_detect:pd90_det|                                                                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                        ; work         ;
;                |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                           ; trx_reconfig ;
;          |tx_native:tx_native_1|                                                                                                        ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1                                                                                                                                                                                                                                                                                              ; tx_native    ;
;             |altera_xcvr_native_av:tx_native_inst|                                                                                      ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst                                                                                                                                                                                                                                                         ; tx_native    ;
;                |av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|                     ; 8.1 (0.0)            ; 8.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst                                                                                                                                                      ; tx_native    ;
;                   |av_pcs:inst_av_pcs|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                   ; tx_native    ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                    ; tx_native    ;
;                         |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                                                       ; tx_native    ;
;                         |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface                                 ; tx_native    ;
;                         |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface                                 ; tx_native    ;
;                   |av_pma:inst_av_pma|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                   ; tx_native    ;
;                      |av_tx_pma:av_tx_pma|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                               ; tx_native    ;
;                         |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                                ; tx_native    ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                      ; 8.1 (1.6)            ; 8.5 (1.6)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (3)              ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                       ; tx_native    ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                   ; 6.4 (6.4)            ; 6.9 (6.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                        ; tx_native    ;
;                |av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|                         ; 6.5 (0.8)            ; 6.5 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (2)              ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls                                                                                                                                                          ; tx_native    ;
;                   |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                                                  ; 5.7 (4.9)            ; 5.7 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                       ; tx_native    ;
;                      |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                                          ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                               ; tx_native    ;
;          |tx_reset:tx_reset_1|                                                                                                          ; 7.5 (0.0)            ; 10.0 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_reset:tx_reset_1                                                                                                                                                                                                                                                                                                ; tx_reset     ;
;             |altera_xcvr_reset_control:tx_reset_inst|                                                                                   ; 7.5 (0.5)            ; 10.0 (0.5)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 19 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_reset:tx_reset_1|altera_xcvr_reset_control:tx_reset_inst                                                                                                                                                                                                                                                        ; tx_reset     ;
;                |alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|                                                                     ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_reset:tx_reset_1|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown                                                                                                                                                                                                     ; tx_reset     ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                                       ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_reset:tx_reset_1|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                                                                       ; tx_reset     ;
;                |alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_reset:tx_reset_1|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset                                                                                                                                                                                                     ; tx_reset     ;
;                |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                                                   ; 0.6 (0.6)            ; 1.6 (1.6)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|trx:trx_1|tx_reset:tx_reset_1|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                                                                   ; tx_reset     ;
;       |up:up_1|                                                                                                                         ; 67.5 (16.0)          ; 103.7 (21.5)                     ; 36.2 (5.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (23)            ; 199 (45)                  ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |up_fifo:up_fifo_1|                                                                                                            ; 51.5 (0.0)           ; 82.2 (0.0)                       ; 30.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 154 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1                                                                                                                                                                                                                                                                                                    ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 51.5 (0.0)           ; 82.2 (0.0)                       ; 30.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 154 (0)                   ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                            ; work         ;
;                |dcfifo_dql1:auto_generated|                                                                                             ; 51.5 (6.7)           ; 82.2 (20.3)                      ; 30.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (4)              ; 154 (46)                  ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;                   |a_graycounter_mvb:wrptr_g1p|                                                                                         ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_mvb:wrptr_g1p                                                                                                                                                                                                                     ; work         ;
;                   |a_graycounter_qh6:rdptr_g1p|                                                                                         ; 14.2 (14.2)          ; 15.0 (15.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|a_graycounter_qh6:rdptr_g1p                                                                                                                                                                                                                     ; work         ;
;                   |alt_synch_pipe_ual:rs_dgwp|                                                                                          ; 3.9 (0.0)            ; 11.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_ual:rs_dgwp                                                                                                                                                                                                                      ; work         ;
;                      |dffpipe_f09:dffpipe14|                                                                                            ; 3.9 (3.9)            ; 11.7 (11.7)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14                                                                                                                                                                                                ; work         ;
;                   |alt_synch_pipe_val:ws_dgrp|                                                                                          ; 3.5 (0.0)            ; 11.7 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_val:ws_dgrp                                                                                                                                                                                                                      ; work         ;
;                      |dffpipe_g09:dffpipe17|                                                                                            ; 3.5 (3.5)            ; 11.7 (11.7)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17                                                                                                                                                                                                ; work         ;
;                   |altsyncram_4la1:fifo_ram|                                                                                            ; 4.4 (0.9)            ; 4.5 (0.9)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 3 (3)                     ; 0 (0)         ; 196608            ; 24    ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram                                                                                                                                                                                                                        ; work         ;
;                      |decode_s07:decode12|                                                                                              ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|decode_s07:decode12                                                                                                                                                                                                    ; work         ;
;                      |mux_ns7:mux13|                                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|mux_ns7:mux13                                                                                                                                                                                                          ; work         ;
;                   |cmpr_e06:rdempty_eq_comp|                                                                                            ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|cmpr_e06:rdempty_eq_comp                                                                                                                                                                                                                        ; work         ;
;                   |cmpr_e06:wrfull_eq_comp|                                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|cmpr_e06:wrfull_eq_comp                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 52.5 (0.5)           ; 70.5 (0.5)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 52.0 (0.0)           ; 70.0 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 52.0 (0.0)           ; 70.0 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 52.0 (0.7)           ; 70.0 (2.5)                       ; 18.0 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 80 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 51.3 (0.0)           ; 67.5 (0.0)                       ; 16.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 51.3 (31.4)          ; 67.5 (41.8)                      ; 16.2 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (57)             ; 75 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.2 (9.2)            ; 12.2 (12.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.8 (10.8)          ; 13.6 (13.6)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                           ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name           ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; TX_P[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; UART_TX        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLKIN0         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLKOUT_P[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLKOUT0        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TX_P[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50_B5B   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B6A   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B7A   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B8A   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDG[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLKIN_P[1]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLKIN_P[2]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLKOUT_P[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; RX_P[0]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RX_P[1]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RX_P[2]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TX_P[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TX_P[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; REFCLK_p0      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RX_P[3]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_125_p    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CPU_RESET_n    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; UART_RX        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TX_P[3](n)     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLKOUT_P[2](n) ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLKIN_P[1](n)  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLKIN_P[2](n)  ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLKOUT_P[1](n) ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; REFCLK_p0(n)   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; RX_P[3](n)     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_125_p(n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                   ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLKIN0                                                                                                                ;                   ;         ;
; CLOCK_50_B5B                                                                                                          ;                   ;         ;
; CLOCK_50_B6A                                                                                                          ;                   ;         ;
; CLOCK_50_B7A                                                                                                          ;                   ;         ;
; CLOCK_50_B8A                                                                                                          ;                   ;         ;
; KEY[0]                                                                                                                ;                   ;         ;
; KEY[1]                                                                                                                ;                   ;         ;
; KEY[2]                                                                                                                ;                   ;         ;
; KEY[3]                                                                                                                ;                   ;         ;
; CLKIN_P[1]                                                                                                            ;                   ;         ;
; CLKIN_P[2]                                                                                                            ;                   ;         ;
; RX_P[0]                                                                                                               ;                   ;         ;
; RX_P[1]                                                                                                               ;                   ;         ;
; RX_P[2]                                                                                                               ;                   ;         ;
; REFCLK_p0                                                                                                             ;                   ;         ;
; RX_P[3]                                                                                                               ;                   ;         ;
; CLOCK_125_p                                                                                                           ;                   ;         ;
; CPU_RESET_n                                                                                                           ;                   ;         ;
;      - PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                             ; 1                 ; 0       ;
; UART_RX                                                                                                               ;                   ;         ;
;      - RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9] ; 1                 ; 0       ;
;      - RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data~0     ; 1                 ; 0       ;
; CLKIN_P[1](n)                                                                                                         ;                   ;         ;
; CLKIN_P[2](n)                                                                                                         ;                   ;         ;
; REFCLK_p0(n)                                                                                                          ;                   ;         ;
; RX_P[3](n)                                                                                                            ;                   ;         ;
; CLOCK_125_p(n)                                                                                                        ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                                                         ; FRACTIONALPLL_X68_Y1_N0    ; 18507   ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                         ; PLLOUTPUTCOUNTER_X68_Y3_N1 ; 323     ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; REFCLK_p0~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                            ; REFCLKDIVIDER_X0_Y15_N8    ; 19245   ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7]~0                                                                                                                                                                                                     ; LABCELL_X33_Y45_N24        ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                       ; LABCELL_X30_Y44_N54        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                           ; LABCELL_X30_Y45_N27        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                  ; LABCELL_X30_Y44_N48        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_will_be_1~1                                                                                                                                             ; LABCELL_X31_Y45_N39        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~0                                                                                                                                                                                                                                                           ; LABCELL_X30_Y44_N6         ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~1                                                                                                                                                                                                                                                           ; LABCELL_X31_Y45_N24        ; 12      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]~0                                                                                                                                                                                                                                           ; LABCELL_X30_Y45_N54        ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[8]~0                                                                                                                                                                                                      ; MLABCELL_X19_Y23_N27       ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                        ; MLABCELL_X19_Y20_N21       ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                            ; LABCELL_X21_Y23_N51        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_will_be_1~1                                                                                                                                              ; LABCELL_X21_Y23_N42        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_will_be_1~2                                                                                                                                              ; MLABCELL_X19_Y20_N9        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|comb~0                                                                                                                                                                                                                                                             ; LABCELL_X21_Y23_N48        ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~1                                                                                                                                                                                                                                               ; LABCELL_X21_Y20_N15        ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3              ; 107     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y3_N3              ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                      ; FF_X4_Y2_N7                ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                     ; FF_X4_Y2_N53               ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X4_Y6_N20               ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                        ; FF_X11_Y9_N56              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                        ; FF_X11_Y9_N50              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                        ; FF_X10_Y9_N44              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                        ; FF_X10_Y9_N41              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                        ; FF_X10_Y7_N14              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                        ; FF_X6_Y7_N8                ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                        ; FF_X6_Y7_N50               ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                        ; FF_X6_Y6_N56               ; 25      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                        ; LABCELL_X4_Y6_N45          ; 18      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                           ; LABCELL_X11_Y9_N54         ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y2_N27          ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X1_Y4_N15          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y4_N12          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y2_N24          ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y2_N6           ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y2_N9           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y2_N3           ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|decode_s07:wren_decode_a|eq_node[0]                                                                                                                                                                                            ; LABCELL_X18_Y23_N18        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|decode_s07:wren_decode_a|eq_node[1]                                                                                                                                                                                            ; LABCELL_X18_Y23_N39        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                           ; LABCELL_X17_Y24_N42        ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|down:down_1|rdreq~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y24_N39        ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|dataout[14]~0                                                                                                                                                                           ; LABCELL_X22_Y8_N45         ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|valid_lsb                                                                                                                                                                               ; FF_X21_Y9_N5               ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|d_xIn_0_13_sticky_ena_q[0]                                                                                                                                                                                    ; FF_X25_Y5_N17              ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                              ; FF_X25_Y6_N41              ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]                                                                                                                                                      ; FF_X18_Y11_N11             ; 178     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]                                                                                                                                                      ; FF_X19_Y11_N28             ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                             ; FF_X21_Y7_N25              ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                                                                                                             ; FF_X22_Y6_N11              ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_ca5_i[4]                                                                                                                                                                                            ; FF_X17_Y11_N8              ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                                                                                                                                 ; FF_X19_Y11_N26             ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_run_count[6]                                                                                                                                                                                        ; FF_X25_Y6_N20              ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr1_enaAnd_q[0]                                                                                                                                                                          ; LABCELL_X21_Y11_N9         ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr3_enaAnd_q[0]                                                                                                                                                                          ; LABCELL_X21_Y14_N21        ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr5_enaAnd_q[0]                                                                                                                                                                          ; LABCELL_X18_Y11_N54        ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_ra0_count0_i[2]~0                                                                                                                                                                            ; LABCELL_X22_Y6_N45         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|dataout[12]~0                                                                                                                                                                           ; LABCELL_X36_Y3_N33         ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|valid_lsb                                                                                                                                                                               ; FF_X36_Y3_N17              ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|d_xIn_0_13_sticky_ena_q[0]                                                                                                                                                                                    ; FF_X25_Y4_N14              ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                              ; FF_X35_Y2_N38              ; 9       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]                                                                                                                                                      ; FF_X31_Y4_N59              ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]                                                                                                                                                      ; FF_X31_Y4_N37              ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                                                                                                                                                      ; FF_X28_Y3_N53              ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                             ; FF_X28_Y3_N17              ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                                                                                                                                 ; FF_X31_Y4_N41              ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|u0_m0_wo0_run_count[6]                                                                                                                                                                                        ; FF_X32_Y6_N20              ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|auk_dspip_roundsat_hpfir:\gen_outp_blk:0:outp_blk|valid_lsb                                                                                                                                                                               ; FF_X21_Y22_N53             ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                                                                                                                                                                           ; FF_X30_Y20_N17             ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|d_xIn_0_13_cmpReg_q[0]                                                                                                                                                                                        ; FF_X27_Y5_N38              ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|d_xIn_0_13_sticky_ena_q[0]                                                                                                                                                                                    ; FF_X33_Y5_N13              ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0]                                                                                                                                              ; FF_X27_Y22_N41             ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]                                                                                                                                                      ; FF_X27_Y22_N34             ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                                                                                                                                      ; FF_X23_Y21_N59             ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                                                                                                                                                      ; FF_X27_Y22_N11             ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                             ; FF_X27_Y22_N7              ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                                                                                                                                 ; FF_X23_Y22_N17             ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|u0_m0_wo0_run_count[6]                                                                                                                                                                                        ; FF_X27_Y21_N50             ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]                                                                                                                                                             ; FF_X33_Y23_N26             ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_12|delay_signals[0][0]                                                                                                                                                             ; FF_X33_Y21_N41             ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_sys_delay_enaAnd_q[0]                                                                                                                                                                                      ; LABCELL_X33_Y20_N21        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi0_r0_delayr0_enaAnd_q[0]                                                                                                                                                                                 ; LABCELL_X33_Y9_N21         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi10_r0_delayr20_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X36_Y33_N27        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi11_r0_delayr22_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X36_Y33_N48        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi11_r0_delayr22_rdcnt_i[2]~0                                                                                                                                                                              ; LABCELL_X36_Y33_N39        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi12_r0_delayr24_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X33_Y29_N3         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi13_r0_delayr26_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X33_Y29_N33        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi14_r0_delayr28_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X33_Y35_N0         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi16_r0_delayr32_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X27_Y13_N45        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi17_r0_delayr34_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X23_Y12_N36        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi17_r0_delayr34_rdcnt_i[1]~0                                                                                                                                                                              ; LABCELL_X22_Y15_N54        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi18_r0_delayr36_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X23_Y17_N21        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi19_r0_delayr38_enaAnd_q[0]                                                                                                                                                                               ; LABCELL_X21_Y19_N27        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi19_r0_delayr38_rdcnt_i[2]~0                                                                                                                                                                              ; LABCELL_X27_Y19_N6         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi1_r0_delayr2_enaAnd_q[0]                                                                                                                                                                                 ; LABCELL_X30_Y11_N27        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi1_r0_delayr2_rdcnt_i[1]~0                                                                                                                                                                                ; LABCELL_X31_Y11_N39        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi2_r0_delayr4_enaAnd_q[0]                                                                                                                                                                                 ; LABCELL_X35_Y10_N42        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi3_r0_delayr6_enaAnd_q[0]                                                                                                                                                                                 ; LABCELL_X33_Y15_N18        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi3_r0_delayr6_rdcnt_i[2]~0                                                                                                                                                                                ; LABCELL_X33_Y15_N54        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi4_r0_delayr8_enaAnd_q[0]                                                                                                                                                                                 ; LABCELL_X15_Y17_N51        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi5_r0_delayr10_enaAnd_q[0]                                                                                                                                                                                ; LABCELL_X33_Y23_N3         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi5_r0_delayr10_rdcnt_i[1]~0                                                                                                                                                                               ; LABCELL_X31_Y19_N54        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi6_r0_delayr12_enaAnd_q[0]                                                                                                                                                                                ; LABCELL_X33_Y21_N51        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi7_r0_delayr14_enaAnd_q[0]                                                                                                                                                                                ; LABCELL_X33_Y28_N51        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi7_r0_delayr14_rdcnt_i[3]~0                                                                                                                                                                               ; LABCELL_X33_Y23_N21        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi8_r0_delayr16_enaAnd_q[0]                                                                                                                                                                                ; LABCELL_X33_Y28_N6         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi9_r0_delayr18_enaAnd_q[0]                                                                                                                                                                                ; MLABCELL_X42_Y23_N48       ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|u0_m0_wo0_wi9_r0_delayr18_rdcnt_i[1]~0                                                                                                                                                                               ; LABCELL_X40_Y25_N54        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:0:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|data_ready                                                                                                                                                                                                                                         ; FF_X19_Y39_N29             ; 458     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_d[2]~0                                                                                                                                                                                                                                      ; LABCELL_X18_Y38_N0         ; 10460   ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always4~0                                                              ; LABCELL_X10_Y39_N42        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1                                                                                                                                                                                          ; LABCELL_X10_Y38_N18        ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready|r_reset                                                                                                                                                                                                      ; FF_X11_Y41_N26             ; 6587    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[1]                                                                                                                                                                                          ; FF_X11_Y37_N14             ; 26      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|comb~0                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y38_N15        ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|always0~0                                                                                                                                                                                                  ; LABCELL_X11_Y45_N57        ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|Equal12~0                                                                                                                                      ; LABCELL_X15_Y40_N24        ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always0~0                                                                                                                                      ; LABCELL_X13_Y40_N21        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                                      ; LABCELL_X13_Y40_N15        ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always6~1                                                                                                                                      ; LABCELL_X17_Y41_N30        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[3]~1                                                                                                                                 ; MLABCELL_X14_Y41_N33       ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]~0                                                                                                                                  ; MLABCELL_X14_Y42_N18       ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[24]~1                                                                                                                               ; MLABCELL_X14_Y40_N18       ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[24]~2                                                                                                                               ; LABCELL_X17_Y41_N12        ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~0                                                                                                                               ; MLABCELL_X14_Y41_N39       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                                        ; LABCELL_X13_Y44_N0         ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                                        ; LABCELL_X11_Y44_N6         ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]                                                                                                                                        ; LABCELL_X11_Y44_N30        ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]                                                                                                                                        ; LABCELL_X13_Y44_N42        ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[0]                                                                                                                                                            ; LABCELL_X13_Y43_N51        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[1]                                                                                                                                                            ; LABCELL_X13_Y43_N3         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[2]                                                                                                                                                            ; LABCELL_X13_Y43_N36        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[9]~0                                                                                                                                                                                              ; LABCELL_X11_Y45_N54        ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_busy                                                                                                        ; FF_X14_Y47_N29             ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                ; LABCELL_X15_Y45_N15        ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                              ; LABCELL_X22_Y50_N24        ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                              ; LABCELL_X17_Y49_N6         ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                               ; LABCELL_X15_Y47_N24        ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[3]~2                                                                                                      ; LABCELL_X22_Y47_N6         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[1]~1                                                                                                    ; LABCELL_X21_Y49_N54        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]~1                                                                                                    ; LABCELL_X21_Y48_N42        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[3]~1                                                                                                     ; LABCELL_X22_Y50_N54        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[4]~1                                                                                                        ; MLABCELL_X19_Y48_N42       ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[4]~2                                                                                                        ; LABCELL_X18_Y48_N24        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[3]~2                                                                                                        ; LABCELL_X15_Y45_N48        ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]~1                                                                                                           ; MLABCELL_X19_Y48_N12       ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0_p[0]~0                                                                                                         ; MLABCELL_X19_Y48_N15       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]~1                                                                                                  ; LABCELL_X21_Y50_N45        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_WRITE                                                                                                   ; FF_X21_Y45_N41             ; 15      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.SAMPLE_TB                                                                                                     ; FF_X19_Y48_N20             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_dprio_datain[15]~0                                                                                                                  ; MLABCELL_X19_Y44_N33       ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[6]~0                                                                                                                     ; LABCELL_X15_Y46_N45        ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[6]~1                                                                                                                     ; LABCELL_X15_Y46_N36        ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[12]~12                                                                                                                    ; LABCELL_X17_Y44_N6         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[15]~13                                                                                                                    ; LABCELL_X17_Y44_N9         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[9]~6                                                                                                                      ; LABCELL_X17_Y44_N54        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|offset_cancellation_done~2                                                                                                                  ; MLABCELL_X14_Y47_N48       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[9]~0                                                                                                                   ; LABCELL_X15_Y45_N57        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                ; FF_X11_Y45_N44             ; 129     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|ifsel_notdone_resync                                                                                                                                                                                                                                               ; FF_X13_Y44_N11             ; 261     ; Async. clear, Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always3~0                                                              ; LABCELL_X13_Y42_N24        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|tx_reset:tx_reset_1|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|Equal0~1                                                                                                                                                                                                            ; LABCELL_X17_Y40_N45        ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|trx:trx_1|tx_reset:tx_reset_1|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[1]                                                                                                                                                                                          ; FF_X17_Y40_N20             ; 8       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|up:up_1|Equal1~3                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y44_N18        ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|up:up_1|rdreq                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y44_N8              ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|decode_s07:decode12|eq_node[0]                                                                                                                                                                                                         ; LABCELL_X30_Y44_N15        ; 12      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|decode_s07:decode12|eq_node[1]                                                                                                                                                                                                         ; LABCELL_X30_Y44_N12        ; 12      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y44_N21       ; 53      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N38               ; 11      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; MLABCELL_X3_Y3_N15         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; MLABCELL_X3_Y3_N39         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y2_N42          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y3_N30          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; LABCELL_X2_Y2_N24          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; MLABCELL_X3_Y3_N12         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; MLABCELL_X3_Y3_N24         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 ; LABCELL_X2_Y3_N54          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y2_N5                ; 16      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y2_N35               ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]        ; FF_X1_Y2_N41               ; 11      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y2_N33          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y3_N50               ; 22      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y2_N48          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Location                         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------+----------------------+------------------+---------------------------+
; PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X68_Y3_N1       ; 323     ; Global Clock         ; GCLK9            ; --                        ;
; REFCLK_p0~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                          ; REFCLKDIVIDER_X0_Y15_N8          ; 19245   ; Global Clock         ; GCLK3            ; --                        ;
; radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ; HSSIRXPLDPCSINTERFACE_X0_Y26_N33 ; 1       ; Regional Clock       ; RCLK68           ; --                        ;
; radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ; HSSITXPLDPCSINTERFACE_X0_Y23_N33 ; 1       ; Regional Clock       ; RCLK41           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                    ; 18535   ;
; radio:radio_1|trx:trx_1|ddc_nco:\chann_nco:19:ddc_nco_1|ddc_nco_nco_ii_0:nco_ii_0|cord_2c:cordinv|cordic_y_res_d[2]~0                                 ; 10460   ;
; radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready|r_reset ; 6587    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                       ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------------------------------+
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                  ; M10K_X29_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                              ;
; RS232:RS232_1|RS232_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                  ; M10K_X20_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                              ;
; radio:radio_1|down:down_1|down_fifo:down_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM                                                                                                                                                                     ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 16384        ; 12           ; 16384        ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 196608 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None                  ; M10K_X29_Y25_N0, M10K_X29_Y26_N0, M10K_X20_Y25_N0, M10K_X20_Y26_N0, M10K_X29_Y23_N0, M10K_X20_Y23_N0, M10K_X12_Y24_N0, M10K_X12_Y25_N0, M10K_X12_Y22_N0, M10K_X12_Y23_N0, M10K_X12_Y26_N0, M10K_X20_Y27_N0, M10K_X29_Y22_N0, M10K_X29_Y24_N0, M10K_X20_Y22_N0, M10K_X20_Y24_N0                                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Address Too Wide            ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 0           ; 24         ; None                  ; LAB_X25_Y9_N0, LAB_X25_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|ALTDPRAM_INSTANCE                             ; MLAB       ; Simple Dual Port ; Single Clock ; 18           ; 48           ; 18           ; 48           ; yes                    ; no                      ; no                     ; yes                     ; 864    ; 18                          ; 48                          ; 18                          ; 48                          ; 864                 ; 0           ; 48         ; None                  ; LAB_X14_Y9_N0, LAB_X14_Y13_N0, LAB_X14_Y11_N0                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr3_mem_dmem|altera_syncram_6gs3:auto_generated|altsyncram_kqb4:altsyncram1|ALTDPRAM_INSTANCE                             ; MLAB       ; Simple Dual Port ; Single Clock ; 18           ; 48           ; 18           ; 48           ; yes                    ; no                      ; no                     ; yes                     ; 864    ; 18                          ; 48                          ; 18                          ; 48                          ; 864                 ; 0           ; 48         ; None                  ; LAB_X19_Y13_N0, LAB_X19_Y15_N0, LAB_X19_Y14_N0                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr5_mem_dmem|altera_syncram_qfs3:auto_generated|altsyncram_8qb4:altsyncram1|ALTDPRAM_INSTANCE                             ; MLAB       ; Simple Dual Port ; Single Clock ; 18           ; 24           ; 18           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 432    ; 18                          ; 24                          ; 18                          ; 24                          ; 432                 ; 0           ; 24         ; None                  ; LAB_X14_Y16_N0, LAB_X14_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_khq3:auto_generated|altsyncram_2s94:altsyncram1|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768    ; 32                          ; 24                          ; 32                          ; 24                          ; 768                 ; 0           ; 24         ; None                  ; LAB_X19_Y9_N0, LAB_X19_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_7cs3:auto_generated|altsyncram_lmb4:altsyncram1|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 0           ; 24         ; None                  ; LAB_X25_Y3_N0, LAB_X25_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                           ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_jeq3:auto_generated|altsyncram_1p94:altsyncram1|ALTSYNCRAM                                          ; M10K block ; Simple Dual Port ; Single Clock ; 50           ; 24           ; 50           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 1200   ; 50                          ; 24                          ; 50                          ; 24                          ; 1200                ; 1           ; 0          ; None                  ; M10K_X29_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Block Type Set to Block RAM ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_9cs3:auto_generated|altsyncram_nmb4:altsyncram1|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 16           ; 2            ; 16           ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 2                           ; 16                          ; 2                           ; 16                          ; 32                  ; 0           ; 16         ; None                  ; LAB_X32_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_qhq3:auto_generated|altsyncram_8s94:altsyncram1|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 25           ; 16           ; 25           ; 16           ; yes                    ; no                      ; no                     ; yes                     ; 400    ; 25                          ; 16                          ; 25                          ; 16                          ; 400                 ; 0           ; 16         ; None                  ; LAB_X25_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem|altera_syncram_4cs3:auto_generated|altsyncram_imb4:altsyncram1|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 30           ; 1            ; 30           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 30     ; 30                          ; 1                           ; 30                          ; 1                           ; 30                  ; 0           ; 1          ; None                  ; LAB_X32_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem|altera_syncram_4fs3:auto_generated|altsyncram_ipb4:altsyncram1|ALTDPRAM_INSTANCE                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 30           ; 10           ; 30           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 300    ; 30                          ; 10                          ; 30                          ; 10                          ; 300                 ; 0           ; 10         ; None                  ; LAB_X32_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi10_r0_delayr20_mem_dmem|altera_syncram_0fs3:auto_generated|altsyncram_epb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 11           ; 10           ; 11           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 110    ; 11                          ; 10                          ; 11                          ; 10                          ; 110                 ; 0           ; 10         ; None                  ; LAB_X37_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi11_r0_delayr22_mem_dmem|altera_syncram_ecs3:auto_generated|altsyncram_smb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 9            ; 10           ; 9            ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 90     ; 9                           ; 10                          ; 9                           ; 10                          ; 90                  ; 0           ; 10         ; None                  ; LAB_X37_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi12_r0_delayr24_mem_dmem|altera_syncram_8cs3:auto_generated|altsyncram_mmb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 7            ; 10           ; 7            ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 70     ; 7                           ; 10                          ; 7                           ; 10                          ; 70                  ; 0           ; 10         ; None                  ; LAB_X32_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi13_r0_delayr26_mem_dmem|altera_syncram_5cs3:auto_generated|altsyncram_jmb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 5            ; 10           ; 5            ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 50     ; 5                           ; 10                          ; 5                           ; 10                          ; 50                  ; 0           ; 10         ; None                  ; LAB_X32_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi14_r0_delayr28_mem_dmem|altera_syncram_ubs3:auto_generated|altsyncram_cmb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 10           ; 3            ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 30     ; 3                           ; 10                          ; 3                           ; 10                          ; 30                  ; 0           ; 10         ; None                  ; LAB_X32_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi16_r0_delayr32_mem_dmem|altera_syncram_6fs3:auto_generated|altsyncram_kpb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 31           ; 10           ; 31           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 310    ; 31                          ; 10                          ; 31                          ; 10                          ; 310                 ; 0           ; 10         ; None                  ; LAB_X25_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi17_r0_delayr34_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 29           ; 10           ; 29           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 290    ; 29                          ; 10                          ; 29                          ; 10                          ; 290                 ; 0           ; 10         ; None                  ; LAB_X25_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi18_r0_delayr36_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 27           ; 10           ; 27           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 270    ; 27                          ; 10                          ; 27                          ; 10                          ; 270                 ; 0           ; 10         ; None                  ; LAB_X25_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi19_r0_delayr38_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|ALTDPRAM_INSTANCE                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 25           ; 10           ; 25           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 250    ; 25                          ; 10                          ; 25                          ; 10                          ; 250                 ; 0           ; 10         ; None                  ; LAB_X25_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi1_r0_delayr2_mem_dmem|altera_syncram_kfs3:auto_generated|altsyncram_2qb4:altsyncram1|ALTDPRAM_INSTANCE                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 29           ; 10           ; 29           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 290    ; 29                          ; 10                          ; 29                          ; 10                          ; 290                 ; 0           ; 10         ; None                  ; LAB_X32_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi2_r0_delayr4_mem_dmem|altera_syncram_hfs3:auto_generated|altsyncram_vpb4:altsyncram1|ALTDPRAM_INSTANCE                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 27           ; 10           ; 27           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 270    ; 27                          ; 10                          ; 27                          ; 10                          ; 270                 ; 0           ; 10         ; None                  ; LAB_X37_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi3_r0_delayr6_mem_dmem|altera_syncram_cfs3:auto_generated|altsyncram_qpb4:altsyncram1|ALTDPRAM_INSTANCE                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 25           ; 10           ; 25           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 250    ; 25                          ; 10                          ; 25                          ; 10                          ; 250                 ; 0           ; 10         ; None                  ; LAB_X32_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi4_r0_delayr8_mem_dmem|altera_syncram_lfs3:auto_generated|altsyncram_3qb4:altsyncram1|ALTDPRAM_INSTANCE                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 23           ; 10           ; 23           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 230    ; 23                          ; 10                          ; 23                          ; 10                          ; 230                 ; 0           ; 10         ; None                  ; LAB_X14_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi5_r0_delayr10_mem_dmem|altera_syncram_5fs3:auto_generated|altsyncram_jpb4:altsyncram1|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 21           ; 10           ; 21           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 210    ; 21                          ; 10                          ; 21                          ; 10                          ; 210                 ; 0           ; 10         ; None                  ; LAB_X32_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi6_r0_delayr12_mem_dmem|altera_syncram_jfs3:auto_generated|altsyncram_1qb4:altsyncram1|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 19           ; 10           ; 19           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 190    ; 19                          ; 10                          ; 19                          ; 10                          ; 190                 ; 0           ; 10         ; None                  ; LAB_X37_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi7_r0_delayr14_mem_dmem|altera_syncram_ffs3:auto_generated|altsyncram_tpb4:altsyncram1|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 17           ; 10           ; 17           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 170    ; 17                          ; 10                          ; 17                          ; 10                          ; 170                 ; 0           ; 10         ; None                  ; LAB_X37_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi8_r0_delayr16_mem_dmem|altera_syncram_dfs3:auto_generated|altsyncram_rpb4:altsyncram1|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 15           ; 10           ; 15           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 150    ; 15                          ; 10                          ; 15                          ; 10                          ; 150                 ; 0           ; 10         ; None                  ; LAB_X32_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|altera_syncram:u0_m0_wo0_wi9_r0_delayr18_mem_dmem|altera_syncram_9fs3:auto_generated|altsyncram_npb4:altsyncram1|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 13           ; 10           ; 13           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 130    ; 13                          ; 10                          ; 13                          ; 10                          ; 130                 ; 0           ; 10         ; None                  ; LAB_X42_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                         ;                      ;                 ;                 ;                                  ;
; radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_je12:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0          ; db/reconfig_map_0.mif ; M10K_X12_Y41_N0, M10K_X12_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Mode            ;
; radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM                                                                                                                                                                             ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 16384        ; 12           ; 16384        ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 196608 ; 16384                       ; 12                          ; 16384                       ; 12                          ; 196608              ; 24          ; 0          ; None                  ; M10K_X20_Y44_N0, M10K_X20_Y48_N0, M10K_X29_Y48_N0, M10K_X29_Y46_N0, M10K_X29_Y50_N0, M10K_X29_Y49_N0, M10K_X29_Y42_N0, M10K_X29_Y41_N0, M10K_X29_Y43_N0, M10K_X29_Y44_N0, M10K_X29_Y47_N0, M10K_X20_Y47_N0, M10K_X20_Y43_N0, M10K_X20_Y41_N0, M10K_X12_Y43_N0, M10K_X12_Y46_N0, M10K_X20_Y42_N0, M10K_X12_Y42_N0, M10K_X12_Y44_N0, M10K_X20_Y46_N0, M10K_X20_Y50_N0, M10K_X20_Y49_N0, M10K_X12_Y45_N0, M10K_X20_Y45_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Fitter DSP Block Usage Summary                          ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Independent 18x18                         ; 1           ;
; Sum of two 18x18 with systolic register   ; 20          ;
; Independent 27x27                         ; 7           ;
; Total number of DSP blocks                ; 28          ;
;                                           ;             ;
; Fixed Point Signed Multiplier             ; 48          ;
; Fixed Point Dedicated Coefficient Storage ; 40          ;
; Fixed Point Dedicated Output Adder Chain  ; 23          ;
; Fixed Point Dedicated Output Accumulator  ; 2           ;
+-------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                   ; Mode                                    ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; radio:radio_1|trx:trx_1|ddc_fir3:ddc_fir3_1|ddc_fir3_0002:ddc_fir3_inst|ddc_fir3_0002_ast:ddc_fir3_0002_ast_inst|ddc_fir3_0002_rtl:hpfircore|Mult0~mac ; Independent 18x18                       ; DSP_X24_Y21_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir2:ddc_fir2_1|ddc_fir2_0002:ddc_fir2_inst|ddc_fir2_0002_ast:ddc_fir2_0002_ast_inst|ddc_fir2_0002_rtl:hpfircore|Mult0~mac ; Independent 27x27                       ; DSP_X34_Y3_N0  ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; yes                          ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|Mult0~mac ; Independent 27x27                       ; DSP_X16_Y9_N0  ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; yes                          ; yes                          ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|Mult1~mac ; Independent 27x27                       ; DSP_X16_Y11_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|Mult2~mac ; Independent 27x27                       ; DSP_X16_Y13_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|Mult3~mac ; Independent 27x27                       ; DSP_X16_Y15_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|Mult4~mac ; Independent 27x27                       ; DSP_X16_Y17_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir1:ddc_fir1_1|ddc_fir1_0002:ddc_fir1_inst|ddc_fir1_0002_ast:ddc_fir1_0002_ast_inst|ddc_fir1_0002_rtl:hpfircore|Mult5~mac ; Independent 27x27                       ; DSP_X16_Y19_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult9~mac        ; Sum of two 18x18 with systolic register ; DSP_X34_Y9_N0  ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult1~mac        ; Sum of two 18x18 with systolic register ; DSP_X24_Y13_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult11~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y11_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult3~mac        ; Sum of two 18x18 with systolic register ; DSP_X24_Y15_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult13~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y13_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult5~mac        ; Sum of two 18x18 with systolic register ; DSP_X24_Y17_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult15~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y15_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult7~mac        ; Sum of two 18x18 with systolic register ; DSP_X24_Y19_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult17~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y17_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult19~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y19_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult21~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y21_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult23~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y23_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult25~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y25_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult27~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y27_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult29~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y29_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult31~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y31_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult33~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y33_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult35~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y35_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult37~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y37_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; yes                          ; no                           ;
; radio:radio_1|trx:trx_1|ddc_fir:ddc_fir_1|ddc_fir_0002:ddc_fir_inst|ddc_fir_0002_ast:ddc_fir_0002_ast_inst|ddc_fir_0002_rtl:hpfircore|Mult39~mac       ; Sum of two 18x18 with systolic register ; DSP_X34_Y39_N0 ; Signed              ; --                     ; yes                    ; --                     ; --                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; yes                           ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 24,613 / 217,884 ( 11 % ) ;
; C12 interconnects            ; 111 / 10,080 ( 1 % )      ;
; C2 interconnects             ; 6,022 / 87,208 ( 7 % )    ;
; C4 interconnects             ; 3,106 / 41,360 ( 8 % )    ;
; DQS bus muxes                ; 0 / 21 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 21 ( 0 % )            ;
; Direct links                 ; 6,001 / 217,884 ( 3 % )   ;
; Global clocks                ; 2 / 16 ( 13 % )           ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )            ;
; Local interconnects          ; 5,273 / 58,160 ( 9 % )    ;
; Quadrant clocks              ; 2 / 88 ( 2 % )            ;
; R14 interconnects            ; 133 / 9,228 ( 1 % )       ;
; R14/C12 interconnect drivers ; 206 / 15,096 ( 1 % )      ;
; R3 interconnects             ; 7,900 / 94,896 ( 8 % )    ;
; R6 interconnects             ; 10,561 / 194,640 ( 5 % )  ;
; Spine clocks                 ; 12 / 180 ( 7 % )          ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 39           ; 39           ; 0            ; 0            ; 57        ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 27           ; 0            ; 0            ; 0            ; 0            ; 0            ; 27           ; 0            ; 0            ; 0            ; 0            ; 27           ; 0            ; 57        ; 57        ; 40           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 57           ; 18           ; 18           ; 57           ; 57           ; 0         ; 18           ; 57           ; 57           ; 57           ; 57           ; 57           ; 30           ; 57           ; 57           ; 57           ; 57           ; 57           ; 30           ; 57           ; 57           ; 57           ; 57           ; 30           ; 57           ; 0         ; 0         ; 17           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; TX_P[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; UART_TX             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKIN0              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLKOUT_P[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKOUT0             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; TX_P[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_50_B5B        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B6A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B7A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B8A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDG[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKIN_P[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKIN_P[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKOUT_P[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; RX_P[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; RX_P[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; RX_P[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TX_P[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; TX_P[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; REFCLK_p0           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; RX_P[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_125_p         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CPU_RESET_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; UART_RX             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; TX_P[3](n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKOUT_P[2](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKIN_P[1](n)       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKIN_P[2](n)       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLKOUT_P[1](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; REFCLK_p0(n)        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; RX_P[3](n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_125_p(n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 119.6             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 9.6               ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.810             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.797             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.616             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.093             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.093             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 1.076             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.076             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.075             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.074             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.019             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.019             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.019             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.019             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 0.997             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.982             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.946             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.935             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.935             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.933             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.930             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 0.925             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.924             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.911             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.907             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; 0.850             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; 0.835             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; 0.815             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                 ; 0.768             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                 ; 0.768             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.761             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.746             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.746             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.743             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.730             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 0.700             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.696             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.688             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.679             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 0.670             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 0.663             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 0.663             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 0.663             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 0.663             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.658             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.658             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.658             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.658             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 0.655             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.635             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.631             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.631             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.629             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.619             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.606             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                                                                                                                                ; 0.586             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                                                                                                                                ; 0.586             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                 ; 0.580             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                                                                                                                                                                                 ; 0.580             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                                 ; 0.580             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                                                                                                                                ; 0.577             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                 ; 0.577             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                                                                                                                                                                                                 ; 0.577             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                                 ; 0.577             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                                 ; 0.577             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.564             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.562             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.556             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.556             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                                   ; 0.537             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.533             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 0.533             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.528             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 0.525             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                 ; 0.508             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                                   ; 0.504             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                 ; 0.496             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.478             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.470             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                                                                                                                                 ; 0.464             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                                   ; 0.454             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                                   ; 0.389             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.342             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                ; 0.259             ;
; altera_internal_jtag~FF_19                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                                                                                                                                ; 0.259             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC5C6F27C7 for design "C5G"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example.
    Info (119043): Atom "radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_je12:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 6 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184025): 8 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "TX_P[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "TX_P[3](n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 44
    Info (184026): differential I/O pin "CLKOUT_P[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLKOUT_P[2](n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 41
    Info (184026): differential I/O pin "CLKIN_P[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLKIN_P[1](n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 39
    Info (184026): differential I/O pin "CLKIN_P[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLKIN_P[2](n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 39
    Info (184026): differential I/O pin "CLKOUT_P[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLKOUT_P[1](n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 41
    Info (184026): differential I/O pin "REFCLK_p0" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "REFCLK_p0(n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 25
    Info (184026): differential I/O pin "RX_P[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "RX_P[3](n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 43
    Info (184026): differential I/O pin "CLOCK_125_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLOCK_125_p(n)". File: /home/tomas/trx/cad/nios/C5G.vhd Line: 9
Critical Warning (12888): Cross talk of LVDS Pin CLKIN_P[2] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%.
    Info (12899): SE I/O from the bank contributed to 99.18% of the margin due to SSN
    Info (12900): SE I/O LEDR[9] contributed to 5.70% of margin due to crosstalk
    Info (12900): SE I/O LEDR[6] contributed to 14.02% of margin due to crosstalk
    Info (12900): SE I/O UART_TX contributed to 6.04% of margin due to crosstalk
Info (184020): Starting Fitter periphery placement operations
Critical Warning (12888): Cross talk of LVDS Pin CLKIN_P[2] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%.
    Info (12899): SE I/O from the bank contributed to 99.18% of the margin due to SSN
    Info (12900): SE I/O LEDR[9] contributed to 5.70% of margin due to crosstalk
    Info (12900): SE I/O LEDR[6] contributed to 14.02% of margin due to crosstalk
    Info (12900): SE I/O UART_TX contributed to 6.04% of margin due to crosstalk
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Critical Warning (12888): Cross talk of LVDS Pin CLKIN_P[2] from SE IO is too high. Reassign or move one or more of the following SE I/Os pins location and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of crosstalk for the following SE I/O pins does not exceed 100%.
    Info (12899): SE I/O from the bank contributed to 99.18% of the margin due to SSN
    Info (12900): SE I/O LEDR[9] contributed to 5.70% of margin due to crosstalk
    Info (12900): SE I/O LEDR[6] contributed to 14.02% of margin due to crosstalk
    Info (12900): SE I/O UART_TX contributed to 6.04% of margin due to crosstalk
Info (11178): Promoted 4 clocks (2 global, 2 regional)
    Info (11162): radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R68
        Info (11177): Node drives Regional Clock Region 0 from (0, 9) to (26, 61)
    Info (11162): radio:radio_1|trx:trx_1|tx_native:tx_native_1|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R41
        Info (11177): Node drives Regional Clock Region 0 from (0, 9) to (26, 61)
    Info (11162): PLL:PLL_1|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 343 fanout uses global clock CLKCTRL_G9
    Info (11162): REFCLK_p0~input~FITTER_INSERTEDCLKENA0 with 20428 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity dcfifo_dql1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe14|dffe15a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'C5G.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'ddc_fir/ddc_fir_0002.sdc'
Warning (332174): Ignored filter at ddc_fir_0002.sdc(3): clk could not be matched with a port File: /home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc Line: 3
Warning (332049): Ignored create_clock at ddc_fir_0002.sdc(3): Argument <targets> is an empty collection File: /home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc Line: 3
    Info (332050): create_clock -name {clk} -period "125 MHz" [get_ports {clk}] File: /home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc Line: 3
Info (332104): Reading SDC File: 'trx_reconfig/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'trx_reconfig/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ddc_fir1/ddc_fir1_0002.sdc'
Warning (332049): Ignored create_clock at ddc_fir1_0002.sdc(3): Argument <targets> is an empty collection File: /home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc Line: 3
    Info (332050): create_clock -name {clk} -period "125 MHz" [get_ports {clk}] File: /home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc Line: 3
Info (332104): Reading SDC File: 'ddc_fir2/ddc_fir2_0002.sdc'
Warning (332049): Ignored create_clock at ddc_fir2_0002.sdc(3): Argument <targets> is an empty collection File: /home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc Line: 3
    Info (332050): create_clock -name {clk} -period "125 MHz" [get_ports {clk}] File: /home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc Line: 3
Info (332104): Reading SDC File: 'ddc_fir3/ddc_fir3_0002.sdc'
Warning (332049): Ignored create_clock at ddc_fir3_0002.sdc(3): Argument <targets> is an empty collection File: /home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc Line: 3
    Info (332050): create_clock -name {clk} -period "125 MHz" [get_ports {clk}] File: /home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc Line: 3
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created.
    Warning (332035): No clocks found on or feeding the specified source node: radio_1|trx_1|trx_reconfig_1|trx_reconfig_inst|basic|a5|reg_init[0]|clk
Warning (332060): Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register radio:radio_1|trx:trx_1|rx_reset:rx_reset_1|altera_xcvr_reset_control:rx_reset_inst|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset is being clocked by REFCLK_p0
Warning (332060): Node: radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register radio:radio_1|trx:trx_1|trx_reconfig:trx_reconfig_1|alt_xcvr_reconfig:trx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|alt_edge_det_ff1 is being clocked by radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT
Warning (332060): Node: CLOCK_125_p was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register radio:radio_1|up:up_1|up_fifo:up_fifo_1|dcfifo:dcfifo_component|dcfifo_dql1:auto_generated|delayed_wrptr_g[8] is being clocked by CLOCK_125_p
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: radio_1|trx_1|rx_native_1|rx_native_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800
    Warning (332056): Node: radio_1|trx_1|tx_native_1|tx_native_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: radio_1|trx_1|tx_native_1|tx_native_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: radio_1|trx_1|rx_native_1|rx_native_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: PLL_1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 alt_cal_av_edge_detect_clk
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 818 registers into blocks of type DSP block
    Extra Info (176218): Packed 415 registers into blocks of type MLAB cell
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DDR2LP_CA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CKE[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CKE[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_CS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQS_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR2LP_OCT_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "REFCLK_p1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_GXB_RX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_GXB_TX_p" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:28
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:32
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:29
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during the Fitter is 8.34 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/tomas/trx/cad/nios/C5G.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 3539 megabytes
    Info: Processing ended: Thu Mar 24 20:51:32 2016
    Info: Elapsed time: 00:03:33
    Info: Total CPU time (on all processors): 00:07:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/tomas/trx/cad/nios/C5G.fit.smsg.


