v++ -c -k  xilLz4DecompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilLz4DecompressMM.cpp -o xilLz4DecompressMM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/report/xilLz4DecompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/log/xilLz4DecompressMM
Running Dispatch Server on port:40181
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/xilLz4DecompressMM.xo.compile_summary, at Sun Jan  8 00:43:38 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:43:38 2023
Running Rule Check Server on port:37865
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/report/xilLz4DecompressMM/v++_compile_xilLz4DecompressMM_guidance.html', at Sun Jan  8 00:43:41 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilLz4DecompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilLz4DecompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/xilLz4DecompressMM/xilLz4DecompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple_VITIS_LOOP_611_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple_VITIS_LOOP_611_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_370_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_370_2'
INFO: [v++ 204-61] Pipelining loop 'lz4_decompressr'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz4_decompressr'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_648_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_648_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 151.06 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/report/xilLz4DecompressMM/system_estimate_xilLz4DecompressMM.xtxt
INFO: [v++ 60-586] Created xilLz4DecompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/xilLz4DecompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 50s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilLz4DecompressMM.xo -o lz4_decompress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

ERROR: [v++ 60-633] Failed to collect compute units: The number specified and the list of compute units do not match: xilLz4DecompressMM:2:xilLz4DecompressMM_1, xilLz4DecompressMM_2
INFO: [v++ 60-1662] Stopping dispatch session having empty uuid.
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilLz4DecompressMM.xo -o lz4_decompress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/logs/link
Running Dispatch Server on port:38803
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/lz4_decompress.xclbin.link_summary, at Sun Jan  8 01:06:01 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:06:01 2023
Running Rule Check Server on port:39989
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/reports/link/v++_link_lz4_decompress_guidance.html', at Sun Jan  8 01:06:04 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [01:06:05] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/xilLz4DecompressMM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 01:06:10 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/xilLz4DecompressMM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [01:06:10] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilLz4DecompressMM_1_0,xilLz4DecompressMM -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [01:06:25] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.562 ; gain = 316.383 ; free physical = 111310 ; free virtual = 217011
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [01:06:25] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilLz4DecompressMM:2:xilLz4DecompressMM_1.xilLz4DecompressMM_2 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilLz4DecompressMM, num: 2  {xilLz4DecompressMM_1 xilLz4DecompressMM_2}
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.dec_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_1.in_compress_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.dec_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilLz4DecompressMM_2.in_compress_size to HP0
INFO: [SYSTEM_LINK 82-37] [01:06:35] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 111961 ; free virtual = 217668
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [01:06:35] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [01:06:43] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 111075 ; free virtual = 216793
INFO: [v++ 60-1441] [01:06:43] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 111117 ; free virtual = 216831
INFO: [v++ 60-1443] [01:06:43] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [01:06:53] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 111566 ; free virtual = 217312
INFO: [v++ 60-1443] [01:06:53] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [01:06:56] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 111298 ; free virtual = 217046
INFO: [v++ 60-1443] [01:06:56] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilLz4DecompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[01:07:24] Run vpl: Step create_project: Started
Creating Vivado project.
[01:07:38] Run vpl: Step create_project: Completed
[01:07:38] Run vpl: Step create_bd: Started
[01:08:00] Run vpl: Step create_bd: Completed
[01:08:00] Run vpl: Step update_bd: Started
[01:08:01] Run vpl: Step update_bd: Completed
[01:08:01] Run vpl: Step generate_target: Started
[01:09:17] Run vpl: Step generate_target: RUNNING...
[01:09:47] Run vpl: Step generate_target: Completed
[01:09:47] Run vpl: Step config_hw_runs: Started
[01:09:52] Run vpl: Step config_hw_runs: Completed
[01:09:52] Run vpl: Step synth: Started
[01:10:24] Block-level synthesis in progress, 0 of 16 jobs complete, 3 jobs running.
[01:10:54] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[01:11:25] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[01:11:55] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[01:12:25] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[01:12:56] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[01:13:26] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[01:13:56] Block-level synthesis in progress, 2 of 16 jobs complete, 6 jobs running.
[01:14:26] Block-level synthesis in progress, 4 of 16 jobs complete, 5 jobs running.
[01:14:57] Block-level synthesis in progress, 6 of 16 jobs complete, 5 jobs running.
[01:15:27] Block-level synthesis in progress, 7 of 16 jobs complete, 5 jobs running.
[01:15:57] Block-level synthesis in progress, 8 of 16 jobs complete, 4 jobs running.
[01:16:27] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[01:16:58] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[01:17:28] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[01:17:58] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[01:18:29] Block-level synthesis in progress, 10 of 16 jobs complete, 3 jobs running.
[01:18:59] Block-level synthesis in progress, 10 of 16 jobs complete, 4 jobs running.
[01:19:29] Block-level synthesis in progress, 11 of 16 jobs complete, 3 jobs running.
[01:19:59] Block-level synthesis in progress, 12 of 16 jobs complete, 2 jobs running.
[01:20:30] Block-level synthesis in progress, 14 of 16 jobs complete, 1 job running.
[01:21:00] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[01:21:30] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[01:22:01] Top-level synthesis in progress.
[01:22:31] Top-level synthesis in progress.
[01:23:01] Top-level synthesis in progress.
[01:23:31] Top-level synthesis in progress.
[01:24:01] Top-level synthesis in progress.
[01:24:31] Top-level synthesis in progress.
[01:24:38] Run vpl: Step synth: Completed
[01:24:38] Run vpl: Step impl: Started
[01:28:10] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 21m 10s 

[01:28:10] Starting logic optimization..
[01:28:10] Phase 1 Retarget
[01:28:40] Phase 2 Constant propagation
[01:28:40] Phase 3 Sweep
[01:28:40] Phase 4 BUFG optimization
[01:28:40] Phase 5 Shift Register Optimization
[01:28:40] Phase 6 Post Processing Netlist
[01:29:41] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 30s 

[01:29:41] Starting logic placement..
[01:29:41] Phase 1 Placer Initialization
[01:29:41] Phase 1.1 Placer Initialization Netlist Sorting
[01:29:41] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:30:11] Phase 1.3 Build Placer Netlist Model
[01:30:11] Phase 1.4 Constrain Clocks/Macros
[01:30:11] Phase 2 Global Placement
[01:30:11] Phase 2.1 Floorplanning
[01:30:11] Phase 2.1.1 Partition Driven Placement
[01:30:11] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:30:11] Phase 2.1.1.2 PBP: Clock Region Placement
[01:30:42] Phase 2.1.1.3 PBP: Compute Congestion
[01:30:42] Phase 2.1.1.4 PBP: UpdateTiming
[01:30:42] Phase 2.1.1.5 PBP: Add part constraints
[01:30:42] Phase 2.2 Update Timing before SLR Path Opt
[01:30:42] Phase 2.3 Global Placement Core
[01:31:12] Phase 2.3.1 Physical Synthesis In Placer
[01:31:42] Phase 3 Detail Placement
[01:31:42] Phase 3.1 Commit Multi Column Macros
[01:31:42] Phase 3.2 Commit Most Macros & LUTRAMs
[01:32:13] Phase 3.3 Small Shape DP
[01:32:13] Phase 3.3.1 Small Shape Clustering
[01:32:13] Phase 3.3.2 Flow Legalize Slice Clusters
[01:32:13] Phase 3.3.3 Slice Area Swap
[01:32:13] Phase 3.4 Re-assign LUT pins
[01:32:13] Phase 3.5 Pipeline Register Optimization
[01:32:43] Phase 4 Post Placement Optimization and Clean-Up
[01:32:43] Phase 4.1 Post Commit Optimization
[01:32:43] Phase 4.1.1 Post Placement Optimization
[01:32:43] Phase 4.1.1.1 BUFG Insertion
[01:32:43] Phase 1 Physical Synthesis Initialization
[01:32:43] Phase 4.2 Post Placement Cleanup
[01:32:43] Phase 4.3 Placer Reporting
[01:32:43] Phase 4.3.1 Print Estimated Congestion
[01:32:43] Phase 4.4 Final Placement Cleanup
[01:33:13] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 03m 32s 

[01:33:13] Starting logic routing..
[01:33:13] Phase 1 Build RT Design
[01:33:44] Phase 2 Router Initialization
[01:33:44] Phase 2.1 Fix Topology Constraints
[01:33:44] Phase 2.2 Pre Route Cleanup
[01:33:44] Phase 2.3 Global Clock Net Routing
[01:33:44] Phase 2.4 Update Timing
[01:34:14] Phase 3 Initial Routing
[01:34:14] Phase 3.1 Global Routing
[01:34:14] Phase 4 Rip-up And Reroute
[01:34:14] Phase 4.1 Global Iteration 0
[01:35:45] Phase 4.2 Additional Iteration for Hold
[01:35:45] Phase 5 Delay and Skew Optimization
[01:35:45] Phase 5.1 Delay CleanUp
[01:35:45] Phase 5.2 Clock Skew Optimization
[01:35:45] Phase 6 Post Hold Fix
[01:35:45] Phase 6.1 Hold Fix Iter
[01:35:45] Phase 6.1.1 Update Timing
[01:35:45] Phase 7 Route finalize
[01:35:45] Phase 8 Verifying routed nets
[01:35:45] Phase 9 Depositing Routes
[01:36:15] Phase 10 Post Router Timing
[01:36:15] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 03m 01s 

[01:36:15] Starting bitstream generation..
[01:37:16] Creating bitmap...
[01:37:42] Writing bitstream ./zcu106_base_wrapper.bit...
[01:37:42] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 01m 26s 
[01:37:42] Run vpl: Step impl: Completed
[01:37:42] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [01:37:42] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:28 ; elapsed = 00:30:46 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 82120 ; free virtual = 190479
INFO: [v++ 60-1443] [01:37:42] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [01:37:51] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 85224 ; free virtual = 193565
INFO: [v++ 60-1443] [01:37:51] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/lz4_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2611 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12425 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/lz4_decompress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9768 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19345341 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/lz4_decompress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:37:51] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 85323 ; free virtual = 193681
INFO: [v++ 60-1443] [01:37:51] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/lz4_decompress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/lz4_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [01:37:52] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 85275 ; free virtual = 193633
INFO: [v++ 60-1443] [01:37:52] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/link/run_link
INFO: [v++ 60-1441] [01:37:52] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 85274 ; free virtual = 193632
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/reports/link/system_estimate_lz4_decompress.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created lz4_decompress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/reports/link/v++_link_lz4_decompress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/lz4_decompress/lz4_decompress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 32m 0s
INFO: [v++ 60-1653] Closing dispatch client.
