<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Full fx68k core test
should_fail: 0
tags: fx68k
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/generated/fx68k
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html" target="file-frame">third_party/cores/fx68k/fx68k.sv</a> <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv</a> <a href="../../../../third_party/cores/fx68k/uaddrPla.sv.html" target="file-frame">third_party/cores/fx68k/uaddrPla.sv</a>
time_elapsed: 8.057s
ram usage: 60080 KB
</pre>
<pre class="log">

module fx68k (
	clk,
	extReset,
	pwrUp,
	enPhi1,
	enPhi2,
	eRWn,
	ASn,
	LDSn,
	UDSn,
	E,
	VMAn,
	FC0,
	FC1,
	FC2,
	BGn,
	oRESETn,
	oHALTEDn,
	DTACKn,
	VPAn,
	BERRn,
	BRn,
	BGACKn,
	IPL0n,
	IPL1n,
	IPL2n,
	iEdb,
	oEdb,
	eab
);
	localparam T0 = 0;
	localparam T1 = 1;
	localparam T2 = 2;
	localparam T3 = 3;
	localparam T4 = 4;
	localparam UADDR_WIDTH = 10;
	localparam UROM_WIDTH = 17;
	localparam NADDR_WIDTH = 9;
	localparam NANO_WIDTH = 68;
	localparam RSTP0_NMA = &#39;h002;
	localparam TVN_SPURIOUS = 12;
	localparam TVN_AUTOVEC = 13;
	localparam TVN_INTERRUPT = 15;
	input clk;
	input extReset;
	input pwrUp;
	input enPhi1;
	input enPhi2;
	output eRWn;
	output ASn;
	output LDSn;
	output UDSn;
	output reg E;
	output VMAn;
	output FC0;
	output FC1;
	output FC2;
	output BGn;
	output oRESETn;
	output oHALTEDn;
	input DTACKn;
	input VPAn;
	input BERRn;
	input BRn;
	input BGACKn;
	input IPL0n;
	input IPL1n;
	input IPL2n;
	input [15:0] iEdb;
	output [15:0] oEdb;
	output [23:1] eab;
	struct {
		logic clk;
		logic extReset;
		logic pwrUp;
		logic enPhi1;
		logic enPhi2;
	} Clks;
	assign Clks.clk = clk;
	assign Clks.extReset = extReset;
	assign Clks.pwrUp = pwrUp;
	assign Clks.enPhi1 = enPhi1;
	assign Clks.enPhi2 = enPhi2;
	wire wClk;
	reg [31:0] tState;
	wire enT1 = ((Clks.enPhi1 &amp; (tState == T4)) &amp; ~wClk);
	wire enT2 = (Clks.enPhi2 &amp; (tState == T1));
	wire enT3 = (Clks.enPhi1 &amp; (tState == T2));
	wire enT4 = (Clks.enPhi2 &amp; ((tState == T0) | (tState == T3)));
	always @(posedge Clks.clk)
		if (Clks.pwrUp)
			tState &lt;= T0;
		else
			case (tState)
				T0:
					if (Clks.enPhi2)
						tState &lt;= T4;
				T1:
					if (Clks.enPhi2)
						tState &lt;= T2;
				T2:
					if (Clks.enPhi1)
						tState &lt;= T3;
				T3:
					if (Clks.enPhi2)
						tState &lt;= T4;
				T4:
					if (Clks.enPhi1)
						tState &lt;= (wClk ? T0 : T1);
			endcase
	reg rDtack;
	reg rBerr;
	reg [2:0] rIpl;
	reg [2:0] iIpl;
	reg Vpai;
	reg BeI;
	reg BRi;
	reg BgackI;
	reg BeiDelay;
	wire BeDebounced = ~(BeI | BeiDelay);
	always @(posedge Clks.clk)
		if (Clks.pwrUp) begin
			rBerr &lt;= 1&#39;b0;
			BeI &lt;= 1&#39;b0;
		end
		else if (Clks.enPhi2) begin
			rDtack &lt;= DTACKn;
			rBerr &lt;= BERRn;
			rIpl &lt;= ~{IPL2n, IPL1n, IPL0n};
			iIpl &lt;= rIpl;
		end
		else if (Clks.enPhi1) begin
			Vpai &lt;= VPAn;
			BeI &lt;= rBerr;
			BeiDelay &lt;= BeI;
			BRi &lt;= BRn;
			BgackI &lt;= BGACKn;
		end
	reg [(NANO_WIDTH - 1):0] nanoLatch;
	wire [(NANO_WIDTH - 1):0] nanoOutput;
	reg [(UROM_WIDTH - 1):0] microLatch;
	wire [(UROM_WIDTH - 1):0] microOutput;
	reg [(UADDR_WIDTH - 1):0] microAddr;
	wire [(UADDR_WIDTH - 1):0] nma;
	reg [(NADDR_WIDTH - 1):0] nanoAddr;
	wire [(NADDR_WIDTH - 1):0] orgAddr;
	wire rstUrom;
	microToNanoAddr microToNanoAddr(
		.uAddr(nma),
		.orgAddr(orgAddr)
	);
	nanoRom nanoRom(
		.clk(Clks.clk),
		.nanoAddr(nanoAddr),
		.nanoOutput(nanoOutput)
	);
	uRom uRom(
		.clk(Clks.clk),
		.microAddr(microAddr),
		.microOutput(microOutput)
	);
	always @(posedge Clks.clk) begin
		if (Clks.pwrUp) begin
			microAddr &lt;= RSTP0_NMA;
			nanoAddr &lt;= RSTP0_NMA;
		end
		else if (enT1) begin
			microAddr &lt;= nma;
			nanoAddr &lt;= orgAddr;
		end
		if (Clks.extReset) begin
			microLatch &lt;= 1&#39;sb0;
			nanoLatch &lt;= 1&#39;sb0;
		end
		else if (rstUrom) begin
			{microLatch[16], microLatch[15], microLatch[0]} &lt;= 1&#39;sb0;
			nanoLatch &lt;= 1&#39;sb0;
		end
		else if (enT3) begin
			microLatch &lt;= microOutput;
			nanoLatch &lt;= nanoOutput;
		end
	end
	struct {
		logic permStart;
		logic waitBusFinish;
		logic isWrite;
		logic busByte;
		logic isRmc;
		logic noLowByte;
		logic noHighByte;
		logic updTpend;
		logic clrTpend;
		logic tvn2Ftu;
		logic const2Ftu;
		logic ftu2Dbl;
		logic ftu2Abl;
		logic abl2Pren;
		logic updPren;
		logic inl2psw;
		logic ftu2Sr;
		logic sr2Ftu;
		logic ftu2Ccr;
		logic pswIToFtu;
		logic ird2Ftu;
		logic ssw2Ftu;
		logic initST;
		logic Ir2Ird;
		logic auClkEn;
		logic noSpAlign;
		logic [2:0] auCntrl;
		logic todbin;
		logic toIrc;
		logic dbl2Atl;
		logic abl2Atl;
		logic atl2Abl;
		logic atl2Dbl;
		logic abh2Ath;
		logic dbh2Ath;
		logic ath2Dbh;
		logic ath2Abh;
		logic db2Aob;
		logic ab2Aob;
		logic au2Aob;
		logic aob2Ab;
		logic updSsw;
		logic [1:0] dobCtrl;
		logic abh2reg;
		logic abl2reg;
		logic reg2abl;
		logic reg2abh;
		logic dbh2reg;
		logic dbl2reg;
		logic reg2dbl;
		logic reg2dbh;
		logic ssp;
		logic pchdbh;
		logic pcldbl;
		logic pclabl;
		logic pchabh;
		logic rxh2dbh;
		logic rxh2abh;
		logic dbl2rxl;
		logic dbh2rxh;
		logic rxl2db;
		logic rxl2ab;
		logic abl2rxl;
		logic abh2rxh;
		logic dbh2ryh;
		logic abh2ryh;
		logic ryl2db;
		logic ryl2ab;
		logic ryh2dbh;
		logic ryh2abh;
		logic dbl2ryl;
		logic abl2ryl;
		logic rz;
		logic rxlDbl;
		logic [2:0] aluColumn;
		logic [1:0] aluDctrl;
		logic aluActrl;
		logic aluInit;
		logic aluFinish;
		logic abd2Dcr;
		logic dcr2Dbd;
		logic dbd2Alue;
		logic alue2Dbd;
		logic dbd2Alub;
		logic abd2Alub;
		logic alu2Dbd;
		logic alu2Abd;
		logic au2Db;
		logic au2Ab;
		logic au2Pc;
		logic dbin2Abd;
		logic dbin2Dbd;
		logic extDbh;
		logic extAbh;
		logic ablAbd;
		logic ablAbh;
		logic dblDbd;
		logic dblDbh;
		logic abdIsByte;
	} Nanod;
	struct {
		logic isPcRel;
		logic isTas;
		logic implicitSp;
		logic toCcr;
		logic rxIsDt;
		logic ryIsDt;
		logic rxIsUsp;
		logic rxIsMovem;
		logic movemPreDecr;
		logic isByte;
		logic isMovep;
		logic [2:0] rx;
		logic [2:0] ry;
		logic rxIsAreg;
		logic ryIsAreg;
		logic [15:0] ftuConst;
		logic [5:0] macroTvn;
		logic inhibitCcr;
	} Irdecod;
	reg Tpend;
	reg intPend;
	reg pswT;
	reg pswS;
	reg [2:0] pswI;
	wire [7:0] ccr;
	wire [15:0] psw = {pswT, 1&#39;b0, pswS, 2&#39;b00, pswI, ccr};
	reg [15:0] ftu;
	wire [15:0] Irc;
	reg [15:0] Ir;
	reg [15:0] Ird;
	wire [15:0] alue;
	wire [15:0] Abl;
	wire prenEmpty;
	wire au05z;
	wire dcr4;
	wire ze;
	wire [(UADDR_WIDTH - 1):0] a1;
	wire [(UADDR_WIDTH - 1):0] a2;
	wire [(UADDR_WIDTH - 1):0] a3;
	wire isPriv;
	wire isIllegal;
	wire isLineA;
	wire isLineF;
	always @(posedge Clks.clk)
		if (enT1)
			if (Nanod.Ir2Ird)
				Ird &lt;= Ir;
			else if (microLatch[0])
				Ir &lt;= Irc;
	wire [3:0] tvn;
	wire waitBusCycle;
	wire busStarting;
	wire BusRetry = 1&#39;b0;
	wire busAddrErr;
	wire bciWrite;
	wire bgBlock;
	wire busAvail;
	wire addrOe;
	wire busIsByte = (Nanod.busByte &amp; (Irdecod.isByte | Irdecod.isMovep));
	wire aob0;
	reg iStop;
	reg A0Err;
	reg excRst;
	reg BerrA;
	reg Spuria;
	reg Avia;
	wire Iac;
	reg rAddrErr;
	reg iBusErr;
	reg Err6591;
	wire iAddrErr = (rAddrErr &amp; addrOe);
	wire enErrClk;
	assign rstUrom = (Clks.enPhi1 &amp; enErrClk);
	uaddrDecode uaddrDecode(
		.opcode(Ir),
		.a1(a1),
		.a2(a2),
		.a3(a3),
		.isPriv(isPriv),
		.isIllegal(isIllegal),
		.isLineA(isLineA),
		.isLineF(isLineF),
		.lineBmap()
	);
	sequencer sequencer(
		.Clks(Clks),
		.enT3(enT3),
		.microLatch(microLatch),
		.Ird(Ird),
		.A0Err(A0Err),
		.excRst(excRst),
		.BerrA(BerrA),
		.busAddrErr(busAddrErr),
		.Spuria(Spuria),
		.Avia(Avia),
		.Tpend(Tpend),
		.intPend(intPend),
		.isIllegal(isIllegal),
		.isPriv(isPriv),
		.isLineA(isLineA),
		.isLineF(isLineF),
		.nma(nma),
		.a1(a1),
		.a2(a2),
		.a3(a3),
		.tvn(tvn),
		.psw(psw),
		.prenEmpty(prenEmpty),
		.au05z(au05z),
		.dcr4(dcr4),
		.ze(ze),
		.alue01(alue[1:0]),
		.i11(Irc[11])
	);
	excUnit excUnit(
		.Clks(Clks),
		.Nanod(Nanod),
		.Irdecod(Irdecod),
		.enT1(enT1),
		.enT2(enT2),
		.enT3(enT3),
		.enT4(enT4),
		.Ird(Ird),
		.ftu(ftu),
		.iEdb(iEdb),
		.pswS(pswS),
		.prenEmpty(prenEmpty),
		.au05z(au05z),
		.dcr4(dcr4),
		.ze(ze),
		.AblOut(Abl),
		.eab(eab),
		.aob0(aob0),
		.Irc(Irc),
		.oEdb(oEdb),
		.alue(alue),
		.ccr(ccr)
	);
	nDecoder3 nDecoder(
		.Clks(Clks),
		.Nanod(Nanod),
		.Irdecod(Irdecod),
		.enT2(enT2),
		.enT4(enT4),
		.microLatch(microLatch),
		.nanoLatch(nanoLatch)
	);
	irdDecode irdDecode(
		.ird(Ird),
		.Irdecod(Irdecod)
	);
	busControl busControl(
		.Clks(Clks),
		.enT1(enT1),
		.enT4(enT4),
		.permStart(Nanod.permStart),
		.permStop(Nanod.waitBusFinish),
		.iStop(iStop),
		.aob0(aob0),
		.isWrite(Nanod.isWrite),
		.isRmc(Nanod.isRmc),
		.isByte(busIsByte),
		.busAvail(busAvail),
		.bciWrite(bciWrite),
		.addrOe(addrOe),
		.bgBlock(bgBlock),
		.waitBusCycle(waitBusCycle),
		.busStarting(busStarting),
		.busAddrErr(busAddrErr),
		.rDtack(rDtack),
		.BeDebounced(BeDebounced),
		.Vpai(Vpai),
		.ASn(ASn),
		.LDSn(LDSn),
		.UDSn(UDSn),
		.eRWn(eRWn)
	);
	busArbiter busArbiter(
		.Clks(Clks),
		.BRi(BRi),
		.BgackI(BgackI),
		.Halti(1&#39;b1),
		.bgBlock(bgBlock),
		.busAvail(busAvail),
		.BGn(BGn)
	);
	wire [1:0] uFc = microLatch[16:15];
	reg oReset;
	reg oHalted;
	assign oRESETn = !oReset;
	assign oHALTEDn = !oHalted;
	always @(posedge Clks.clk)
		if (Clks.pwrUp) begin
			oReset &lt;= 1&#39;b0;
			oHalted &lt;= 1&#39;b0;
		end
		else if (enT1) begin
			oReset &lt;= ((uFc == 2&#39;b01) &amp; !Nanod.permStart);
			oHalted &lt;= ((uFc == 2&#39;b10) &amp; !Nanod.permStart);
		end
	reg [2:0] rFC;
	assign {FC2, FC1, FC0} = rFC;
	assign Iac = (rFC == 3&#39;b111);
	always @(posedge Clks.clk)
		if (Clks.extReset)
			rFC &lt;= 1&#39;sb0;
		else if ((enT1 &amp; Nanod.permStart)) begin
			rFC[2] &lt;= pswS;
			rFC[1] &lt;= (microLatch[16] | (~microLatch[15] &amp; Irdecod.isPcRel));
			rFC[0] &lt;= (microLatch[15] | (~microLatch[16] &amp; ~Irdecod.isPcRel));
		end
	reg [2:0] inl;
	reg updIll;
	reg prevNmi;
	wire nmi = (iIpl == 3&#39;b111);
	wire iplStable = (iIpl == rIpl);
	wire iplComp = (iIpl &gt; pswI);
	always @(posedge Clks.clk) begin
		if (Clks.extReset) begin
			intPend &lt;= 1&#39;b0;
			prevNmi &lt;= 1&#39;b0;
		end
		else begin
			if (Clks.enPhi2)
				prevNmi &lt;= nmi;
			if (Clks.enPhi2)
				if ((iplStable &amp; ((nmi &amp; ~prevNmi) | iplComp)))
					intPend &lt;= 1&#39;b1;
				else if ((((inl == 3&#39;b111) &amp; Iac) | ((iplStable &amp; !nmi) &amp; !iplComp)))
					intPend &lt;= 1&#39;b0;
		end
		if (Clks.extReset) begin
			inl &lt;= 1&#39;sb1;
			updIll &lt;= 1&#39;b0;
		end
		else if (enT4)
			updIll &lt;= microLatch[0];
		else if ((enT1 &amp; updIll))
			inl &lt;= iIpl;
		if (enT4) begin
			Spuria &lt;= (~BeiDelay &amp; Iac);
			Avia &lt;= (~Vpai &amp; Iac);
		end
	end
	assign enErrClk = (iAddrErr | iBusErr);
	assign wClk = (((waitBusCycle | ~BeI) | iAddrErr) | Err6591);
	reg [3:0] eCntr;
	reg rVma;
	assign VMAn = rVma;
	wire xVma = (~rVma &amp; (eCntr == 8));
	always @(posedge Clks.clk) begin
		if (Clks.pwrUp) begin
			E &lt;= 1&#39;b0;
			eCntr &lt;= 1&#39;sb0;
			rVma &lt;= 1&#39;b1;
		end
		if (Clks.enPhi2) begin
			if ((eCntr == 9))
				E &lt;= 1&#39;b0;
			else if ((eCntr == 5))
				E &lt;= 1&#39;b1;
			if ((eCntr == 9))
				eCntr &lt;= 1&#39;sb0;
			else
				eCntr &lt;= (eCntr + 1&#39;b1);
		end
		if ((((Clks.enPhi2 &amp; addrOe) &amp; ~Vpai) &amp; (eCntr == 3)))
			rVma &lt;= 1&#39;b0;
		else if ((Clks.enPhi1 &amp; (eCntr == 1&#39;sb0)))
			rVma &lt;= 1&#39;b1;
	end
	always @(posedge Clks.clk) begin
		if (Clks.extReset)
			rAddrErr &lt;= 1&#39;b0;
		else if (Clks.enPhi1)
			if ((busAddrErr &amp; addrOe))
				rAddrErr &lt;= 1&#39;b1;
			else if (~addrOe)
				rAddrErr &lt;= 1&#39;b0;
		if (Clks.extReset)
			iBusErr &lt;= 1&#39;b0;
		else if (Clks.enPhi1)
			iBusErr &lt;= (((BerrA &amp; ~BeI) &amp; ~Iac) &amp; !BusRetry);
		if (Clks.extReset)
			BerrA &lt;= 1&#39;b0;
		else if (Clks.enPhi2)
			if (((~BeI &amp; ~Iac) &amp; addrOe))
				BerrA &lt;= 1&#39;b1;
			else if ((BeI &amp; busStarting))
				BerrA &lt;= 1&#39;b0;
		if (Clks.extReset)
			excRst &lt;= 1&#39;b1;
		else if ((enT2 &amp; Nanod.permStart))
			excRst &lt;= 1&#39;b0;
		if (Clks.extReset)
			A0Err &lt;= 1&#39;b1;
		else if (enT3)
			A0Err &lt;= 1&#39;b0;
		else if (((Clks.enPhi1 &amp; enErrClk) &amp; (busAddrErr | BerrA)))
			A0Err &lt;= 1&#39;b1;
		if (Clks.extReset) begin
			iStop &lt;= 1&#39;b0;
			Err6591 &lt;= 1&#39;b0;
		end
		else if (Clks.enPhi1)
			Err6591 &lt;= enErrClk;
		else if (Clks.enPhi2)
			iStop &lt;= (xVma | (Vpai &amp; (iAddrErr | ~rBerr)));
	end
	reg irdToCcr_t4;
	always @(posedge Clks.clk)
		if (Clks.pwrUp) begin
			Tpend &lt;= 1&#39;b0;
			{pswT, pswS, pswI} &lt;= 1&#39;sb0;
			irdToCcr_t4 &lt;= 1&#39;sb0;
		end
		else if (enT4)
			irdToCcr_t4 &lt;= Irdecod.toCcr;
		else if (enT3) begin
			if (Nanod.updTpend)
				Tpend &lt;= pswT;
			else if (Nanod.clrTpend)
				Tpend &lt;= 1&#39;b0;
			if ((Nanod.ftu2Sr &amp; !irdToCcr_t4))
				{pswT, pswS, pswI} &lt;= {ftu[15], ftu[13], ftu[10:8]};
			else begin
				if (Nanod.initST) begin
					pswS &lt;= 1&#39;b1;
					pswT &lt;= 1&#39;b0;
				end
				if (Nanod.inl2psw)
					pswI &lt;= inl;
			end
		end
	reg [4:0] ssw;
	reg [3:0] tvnLatch;
	reg [15:0] tvnMux;
	reg inExcept01;
	always @(posedge Clks.clk) begin
		if ((Nanod.updSsw &amp; enT3))
			ssw &lt;= {~bciWrite, inExcept01, rFC};
		if ((enT1 &amp; Nanod.Ir2Ird)) begin
			tvnLatch &lt;= tvn;
			inExcept01 &lt;= (tvn != 1);
		end
		if (Clks.pwrUp)
			ftu &lt;= 1&#39;sb0;
		else if (enT3)
			case (1&#39;b1)
				Nanod.tvn2Ftu: ftu &lt;= tvnMux;
				Nanod.sr2Ftu: ftu &lt;= {pswT, 1&#39;b0, pswS, 2&#39;b00, pswI, 3&#39;b000, ccr[4:0]};
				Nanod.ird2Ftu: ftu &lt;= Ird;
				Nanod.ssw2Ftu: ftu[4:0] &lt;= ssw;
				Nanod.pswIToFtu: ftu &lt;= {12&#39;hFFF, pswI, 1&#39;b0};
				Nanod.const2Ftu: ftu &lt;= Irdecod.ftuConst;
				Nanod.abl2Pren: ftu &lt;= Abl;
				default: ftu &lt;= ftu;
			endcase
	end
	always @(*)
		if (inExcept01)
			if ((tvnLatch == TVN_SPURIOUS))
				tvnMux = {9&#39;b0, 5&#39;d24, 2&#39;b00};
			else if ((tvnLatch == TVN_AUTOVEC))
				tvnMux = {9&#39;b0, 2&#39;b11, pswI, 2&#39;b00};
			else if ((tvnLatch == TVN_INTERRUPT))
				tvnMux = {6&#39;b0, Ird[7:0], 2&#39;b00};
			else
				tvnMux = {10&#39;b0, tvnLatch, 2&#39;b00};
		else
			tvnMux = {8&#39;h0, Irdecod.macroTvn, 2&#39;b00};
endmodule
module nDecoder3 (
	Clks,
	Irdecod,
	Nanod,
	enT2,
	enT4,
	microLatch,
	nanoLatch
);
	localparam UROM_WIDTH = 17;
	localparam NANO_WIDTH = 68;
	input struct {
		logic clk;
		logic extReset;
		logic pwrUp;
		logic enPhi1;
		logic enPhi2;
	} Clks;
	input struct {
		logic isPcRel;
		logic isTas;
		logic implicitSp;
		logic toCcr;
		logic rxIsDt;
		logic ryIsDt;
		logic rxIsUsp;
		logic rxIsMovem;
		logic movemPreDecr;
		logic isByte;
		logic isMovep;
		logic [2:0] rx;
		logic [2:0] ry;
		logic rxIsAreg;
		logic ryIsAreg;
		logic [15:0] ftuConst;
		logic [5:0] macroTvn;
		logic inhibitCcr;
	} Irdecod;
	output struct {
		logic permStart;
		logic waitBusFinish;
		logic isWrite;
		logic busByte;
		logic isRmc;
		logic noLowByte;
		logic noHighByte;
		logic updTpend;
		logic clrTpend;
		logic tvn2Ftu;
		logic const2Ftu;
		logic ftu2Dbl;
		logic ftu2Abl;
		logic abl2Pren;
		logic updPren;
		logic inl2psw;
		logic ftu2Sr;
		logic sr2Ftu;
		logic ftu2Ccr;
		logic pswIToFtu;
		logic ird2Ftu;
		logic ssw2Ftu;
		logic initST;
		logic Ir2Ird;
		logic auClkEn;
		logic noSpAlign;
		logic [2:0] auCntrl;
		logic todbin;
		logic toIrc;
		logic dbl2Atl;
		logic abl2Atl;
		logic atl2Abl;
		logic atl2Dbl;
		logic abh2Ath;
		logic dbh2Ath;
		logic ath2Dbh;
		logic ath2Abh;
		logic db2Aob;
		logic ab2Aob;
		logic au2Aob;
		logic aob2Ab;
		logic updSsw;
		logic [1:0] dobCtrl;
		logic abh2reg;
		logic abl2reg;
		logic reg2abl;
		logic reg2abh;
		logic dbh2reg;
		logic dbl2reg;
		logic reg2dbl;
		logic reg2dbh;
		logic ssp;
		logic pchdbh;
		logic pcldbl;
		logic pclabl;
		logic pchabh;
		logic rxh2dbh;
		logic rxh2abh;
		logic dbl2rxl;
		logic dbh2rxh;
		logic rxl2db;
		logic rxl2ab;
		logic abl2rxl;
		logic abh2rxh;
		logic dbh2ryh;
		logic abh2ryh;
		logic ryl2db;
		logic ryl2ab;
		logic ryh2dbh;
		logic ryh2abh;
		logic dbl2ryl;
		logic abl2ryl;
		logic rz;
		logic rxlDbl;
		logic [2:0] aluColumn;
		logic [1:0] aluDctrl;
		logic aluActrl;
		logic aluInit;
		logic aluFinish;
		logic abd2Dcr;
		logic dcr2Dbd;
		logic dbd2Alue;
		logic alue2Dbd;
		logic dbd2Alub;
		logic abd2Alub;
		logic alu2Dbd;
		logic alu2Abd;
		logic au2Db;
		logic au2Ab;
		logic au2Pc;
		logic dbin2Abd;
		logic dbin2Dbd;
		logic extDbh;
		logic extAbh;
		logic ablAbd;
		logic ablAbh;
		logic dblDbd;
		logic dblDbh;
		logic abdIsByte;
	} Nanod;
	input enT2;
	input enT4;
	input [(UROM_WIDTH - 1):0] microLatch;
	input [(NANO_WIDTH - 1):0] nanoLatch;
	localparam NANO_IR2IRD = 67;
	localparam NANO_TOIRC = 66;
	localparam NANO_ALU_COL = 63;
	localparam NANO_ALU_FI = 61;
	localparam NANO_TODBIN = 60;
	localparam NANO_ALUE = 57;
	localparam NANO_DCR = 57;
	localparam NANO_DOBCTRL_1 = 56;
	localparam NANO_LOWBYTE = 55;
	localparam NANO_HIGHBYTE = 54;
	localparam NANO_DOBCTRL_0 = 53;
	localparam NANO_ALU_DCTRL = 51;
	localparam NANO_ALU_ACTRL = 50;
	localparam NANO_DBD2ALUB = 49;
	localparam NANO_ABD2ALUB = 48;
	localparam NANO_DBIN2DBD = 47;
	localparam NANO_DBIN2ABD = 46;
	localparam NANO_ALU2ABD = 45;
	localparam NANO_ALU2DBD = 44;
	localparam NANO_RZ = 43;
	localparam NANO_BUSBYTE = 42;
	localparam NANO_PCLABL = 41;
	localparam NANO_RXL_DBL = 40;
	localparam NANO_PCLDBL = 39;
	localparam NANO_ABDHRECHARGE = 38;
	localparam NANO_REG2ABL = 37;
	localparam NANO_ABL2REG = 36;
	localparam NANO_ABLABD = 35;
	localparam NANO_DBLDBD = 34;
	localparam NANO_DBL2REG = 33;
	localparam NANO_REG2DBL = 32;
	localparam NANO_ATLCTRL = 29;
	localparam NANO_FTUCONTROL = 25;
	localparam NANO_SSP = 24;
	localparam NANO_RXH_DBH = 22;
	localparam NANO_AUOUT = 20;
	localparam NANO_AUCLKEN = 19;
	localparam NANO_AUCTRL = 16;
	localparam NANO_DBLDBH = 15;
	localparam NANO_ABLABH = 14;
	localparam NANO_EXT_ABH = 13;
	localparam NANO_EXT_DBH = 12;
	localparam NANO_ATHCTRL = 9;
	localparam NANO_REG2ABH = 8;
	localparam NANO_ABH2REG = 7;
	localparam NANO_REG2DBH = 6;
	localparam NANO_DBH2REG = 5;
	localparam NANO_AOBCTRL = 3;
	localparam NANO_PCH = 0;
	localparam NANO_NO_SP_ALGN = 0;
	localparam NANO_FTU_UPDTPEND = 1;
	localparam NANO_FTU_INIT_ST = 15;
	localparam NANO_FTU_CLRTPEND = 14;
	localparam NANO_FTU_TVN = 13;
	localparam NANO_FTU_ABL2PREN = 12;
	localparam NANO_FTU_SSW = 11;
	localparam NANO_FTU_RSTPREN = 10;
	localparam NANO_FTU_IRD = 9;
	localparam NANO_FTU_2ABL = 8;
	localparam NANO_FTU_RDSR = 7;
	localparam NANO_FTU_INL = 6;
	localparam NANO_FTU_PSWI = 5;
	localparam NANO_FTU_DBL = 4;
	localparam NANO_FTU_2SR = 2;
	localparam NANO_FTU_CONST = 1;
	reg [3:0] ftuCtrl;
	wire [2:0] athCtrl;
	wire [2:0] atlCtrl;
	assign athCtrl = nanoLatch[(NANO_ATHCTRL + 2):NANO_ATHCTRL];
	assign atlCtrl = nanoLatch[(NANO_ATLCTRL + 2):NANO_ATLCTRL];
	wire [1:0] aobCtrl = nanoLatch[(NANO_AOBCTRL + 1):NANO_AOBCTRL];
	wire [1:0] dobCtrl = {nanoLatch[NANO_DOBCTRL_1], nanoLatch[NANO_DOBCTRL_0]};
	always @(posedge Clks.clk)
		if (enT4) begin
			ftuCtrl &lt;= {nanoLatch[NANO_FTUCONTROL], nanoLatch[(NANO_FTUCONTROL + 1)], nanoLatch[(NANO_FTUCONTROL + 2)], nanoLatch[(NANO_FTUCONTROL + 3)]};
			Nanod.auClkEn &lt;= !nanoLatch[NANO_AUCLKEN];
			Nanod.auCntrl &lt;= nanoLatch[(NANO_AUCTRL + 2):NANO_AUCTRL];
			Nanod.noSpAlign &lt;= (nanoLatch[(NANO_NO_SP_ALGN + 1):NANO_NO_SP_ALGN] == 2&#39;b11);
			Nanod.extDbh &lt;= nanoLatch[NANO_EXT_DBH];
			Nanod.extAbh &lt;= nanoLatch[NANO_EXT_ABH];
			Nanod.todbin &lt;= nanoLatch[NANO_TODBIN];
			Nanod.toIrc &lt;= nanoLatch[NANO_TOIRC];
			Nanod.ablAbd &lt;= nanoLatch[NANO_ABLABD];
			Nanod.ablAbh &lt;= nanoLatch[NANO_ABLABH];
			Nanod.dblDbd &lt;= nanoLatch[NANO_DBLDBD];
			Nanod.dblDbh &lt;= nanoLatch[NANO_DBLDBH];
			Nanod.dbl2Atl &lt;= (atlCtrl == 3&#39;b010);
			Nanod.atl2Dbl &lt;= (atlCtrl == 3&#39;b011);
			Nanod.abl2Atl &lt;= (atlCtrl == 3&#39;b100);
			Nanod.atl2Abl &lt;= (atlCtrl == 3&#39;b101);
			Nanod.aob2Ab &lt;= (athCtrl == 3&#39;b101);
			Nanod.abh2Ath &lt;= ((athCtrl == 3&#39;b001) | (athCtrl == 3&#39;b101));
			Nanod.dbh2Ath &lt;= (athCtrl == 3&#39;b100);
			Nanod.ath2Dbh &lt;= (athCtrl == 3&#39;b110);
			Nanod.ath2Abh &lt;= (athCtrl == 3&#39;b011);
			Nanod.alu2Dbd &lt;= nanoLatch[NANO_ALU2DBD];
			Nanod.alu2Abd &lt;= nanoLatch[NANO_ALU2ABD];
			Nanod.abd2Dcr &lt;= (nanoLatch[(NANO_DCR + 1):NANO_DCR] == 2&#39;b11);
			Nanod.dcr2Dbd &lt;= (nanoLatch[(NANO_DCR + 2):(NANO_DCR + 1)] == 2&#39;b11);
			Nanod.dbd2Alue &lt;= (nanoLatch[(NANO_ALUE + 2):(NANO_ALUE + 1)] == 2&#39;b10);
			Nanod.alue2Dbd &lt;= (nanoLatch[(NANO_ALUE + 1):NANO_ALUE] == 2&#39;b01);
			Nanod.dbd2Alub &lt;= nanoLatch[NANO_DBD2ALUB];
			Nanod.abd2Alub &lt;= nanoLatch[NANO_ABD2ALUB];
			Nanod.dobCtrl &lt;= dobCtrl;
		end
	always @(*) Nanod.updSsw = Nanod.aob2Ab;
	always @(*) Nanod.updTpend = (ftuCtrl == NANO_FTU_UPDTPEND);
	always @(*) Nanod.clrTpend = (ftuCtrl == NANO_FTU_CLRTPEND);
	always @(*) Nanod.tvn2Ftu = (ftuCtrl == NANO_FTU_TVN);
	always @(*) Nanod.const2Ftu = (ftuCtrl == NANO_FTU_CONST);
	always @(*) Nanod.ftu2Dbl = ((ftuCtrl == NANO_FTU_DBL) | (ftuCtrl == NANO_FTU_INL));
	always @(*) Nanod.ftu2Abl = (ftuCtrl == NANO_FTU_2ABL);
	always @(*) Nanod.inl2psw = (ftuCtrl == NANO_FTU_INL);
	always @(*) Nanod.pswIToFtu = (ftuCtrl == NANO_FTU_PSWI);
	always @(*) Nanod.ftu2Sr = (ftuCtrl == NANO_FTU_2SR);
	always @(*) Nanod.sr2Ftu = (ftuCtrl == NANO_FTU_RDSR);
	always @(*) Nanod.ird2Ftu = (ftuCtrl == NANO_FTU_IRD);
	always @(*) Nanod.ssw2Ftu = (ftuCtrl == NANO_FTU_SSW);
	always @(*) Nanod.initST = (((ftuCtrl == NANO_FTU_INL) | (ftuCtrl == NANO_FTU_CLRTPEND)) | (ftuCtrl == NANO_FTU_INIT_ST));
	always @(*) Nanod.abl2Pren = (ftuCtrl == NANO_FTU_ABL2PREN);
	always @(*) Nanod.updPren = (ftuCtrl == NANO_FTU_RSTPREN);
	always @(*) Nanod.Ir2Ird = nanoLatch[NANO_IR2IRD];
	always @(*) Nanod.aluDctrl = nanoLatch[(NANO_ALU_DCTRL + 1):NANO_ALU_DCTRL];
	always @(*) Nanod.aluActrl = nanoLatch[NANO_ALU_ACTRL];
	always @(*) Nanod.aluColumn = {nanoLatch[NANO_ALU_COL], nanoLatch[(NANO_ALU_COL + 1)], nanoLatch[(NANO_ALU_COL + 2)]};
	wire [1:0] aluFinInit = nanoLatch[(NANO_ALU_FI + 1):NANO_ALU_FI];
	always @(*) Nanod.aluFinish = (aluFinInit == 2&#39;b10);
	always @(*) Nanod.aluInit = (aluFinInit == 2&#39;b01);
	always @(*) Nanod.ftu2Ccr = (aluFinInit == 2&#39;b11);
	always @(*) Nanod.abdIsByte = nanoLatch[NANO_ABDHRECHARGE];
	always @(*) Nanod.au2Db = (nanoLatch[(NANO_AUOUT + 1):NANO_AUOUT] == 2&#39;b01);
	always @(*) Nanod.au2Ab = (nanoLatch[(NANO_AUOUT + 1):NANO_AUOUT] == 2&#39;b10);
	always @(*) Nanod.au2Pc = (nanoLatch[(NANO_AUOUT + 1):NANO_AUOUT] == 2&#39;b11);
	always @(*) Nanod.db2Aob = (aobCtrl == 2&#39;b10);
	always @(*) Nanod.ab2Aob = (aobCtrl == 2&#39;b01);
	always @(*) Nanod.au2Aob = (aobCtrl == 2&#39;b11);
	always @(*) Nanod.dbin2Abd = nanoLatch[NANO_DBIN2ABD];
	always @(*) Nanod.dbin2Dbd = nanoLatch[NANO_DBIN2DBD];
	always @(*) Nanod.permStart = |aobCtrl;
	always @(*) Nanod.isWrite = |dobCtrl;
	always @(*) Nanod.waitBusFinish = ((nanoLatch[NANO_TOIRC] | nanoLatch[NANO_TODBIN]) | Nanod.isWrite);
	always @(*) Nanod.busByte = nanoLatch[NANO_BUSBYTE];
	always @(*) Nanod.noLowByte = nanoLatch[NANO_LOWBYTE];
	always @(*) Nanod.noHighByte = nanoLatch[NANO_HIGHBYTE];
	always @(*) Nanod.abl2reg = nanoLatch[NANO_ABL2REG];
	always @(*) Nanod.abh2reg = nanoLatch[NANO_ABH2REG];
	always @(*) Nanod.dbl2reg = nanoLatch[NANO_DBL2REG];
	always @(*) Nanod.dbh2reg = nanoLatch[NANO_DBH2REG];
	always @(*) Nanod.reg2dbl = nanoLatch[NANO_REG2DBL];
	always @(*) Nanod.reg2dbh = nanoLatch[NANO_REG2DBH];
	always @(*) Nanod.reg2abl = nanoLatch[NANO_REG2ABL];
	always @(*) Nanod.reg2abh = nanoLatch[NANO_REG2ABH];
	always @(*) Nanod.ssp = nanoLatch[NANO_SSP];
	always @(*) Nanod.rz = nanoLatch[NANO_RZ];
	wire dtldbd = 1&#39;b0;
	wire dthdbh = 1&#39;b0;
	wire dtlabd = 1&#39;b0;
	wire dthabh = 1&#39;b0;
	wire dblSpecial = (Nanod.pcldbl | dtldbd);
	wire dbhSpecial = (Nanod.pchdbh | dthdbh);
	wire ablSpecial = (Nanod.pclabl | dtlabd);
	wire abhSpecial = (Nanod.pchabh | dthabh);
	always @(*) Nanod.rxlDbl = nanoLatch[NANO_RXL_DBL];
	wire isPcRel = (Irdecod.isPcRel &amp; !Nanod.rz);
	wire pcRelDbl = (isPcRel &amp; !nanoLatch[NANO_RXL_DBL]);
	wire pcRelDbh = (isPcRel &amp; !nanoLatch[NANO_RXH_DBH]);
	wire pcRelAbl = (isPcRel &amp; nanoLatch[NANO_RXL_DBL]);
	wire pcRelAbh = (isPcRel &amp; nanoLatch[NANO_RXH_DBH]);
	always @(*) Nanod.pcldbl = (nanoLatch[NANO_PCLDBL] | pcRelDbl);
	always @(*) Nanod.pchdbh = ((nanoLatch[(NANO_PCH + 1):NANO_PCH] == 2&#39;b01) | pcRelDbh);
	always @(*) Nanod.pclabl = (nanoLatch[NANO_PCLABL] | pcRelAbl);
	always @(*) Nanod.pchabh = ((nanoLatch[(NANO_PCH + 1):NANO_PCH] == 2&#39;b10) | pcRelAbh);
	always @(posedge Clks.clk) begin
		if (enT4) begin
			Nanod.rxl2db &lt;= ((Nanod.reg2dbl &amp; !dblSpecial) &amp; nanoLatch[NANO_RXL_DBL]);
			Nanod.rxl2ab &lt;= ((Nanod.reg2abl &amp; !ablSpecial) &amp; !nanoLatch[NANO_RXL_DBL]);
			Nanod.dbl2rxl &lt;= ((Nanod.dbl2reg &amp; !dblSpecial) &amp; nanoLatch[NANO_RXL_DBL]);
			Nanod.abl2rxl &lt;= ((Nanod.abl2reg &amp; !ablSpecial) &amp; !nanoLatch[NANO_RXL_DBL]);
			Nanod.rxh2dbh &lt;= ((Nanod.reg2dbh &amp; !dbhSpecial) &amp; nanoLatch[NANO_RXH_DBH]);
			Nanod.rxh2abh &lt;= ((Nanod.reg2abh &amp; !abhSpecial) &amp; !nanoLatch[NANO_RXH_DBH]);
			Nanod.dbh2rxh &lt;= ((Nanod.dbh2reg &amp; !dbhSpecial) &amp; nanoLatch[NANO_RXH_DBH]);
			Nanod.abh2rxh &lt;= ((Nanod.abh2reg &amp; !abhSpecial) &amp; !nanoLatch[NANO_RXH_DBH]);
			Nanod.dbh2ryh &lt;= ((Nanod.dbh2reg &amp; !dbhSpecial) &amp; !nanoLatch[NANO_RXH_DBH]);
			Nanod.abh2ryh &lt;= ((Nanod.abh2reg &amp; !abhSpecial) &amp; nanoLatch[NANO_RXH_DBH]);
			Nanod.dbl2ryl &lt;= ((Nanod.dbl2reg &amp; !dblSpecial) &amp; !nanoLatch[NANO_RXL_DBL]);
			Nanod.abl2ryl &lt;= ((Nanod.abl2reg &amp; !ablSpecial) &amp; nanoLatch[NANO_RXL_DBL]);
			Nanod.ryl2db &lt;= ((Nanod.reg2dbl &amp; !dblSpecial) &amp; !nanoLatch[NANO_RXL_DBL]);
			Nanod.ryl2ab &lt;= ((Nanod.reg2abl &amp; !ablSpecial) &amp; nanoLatch[NANO_RXL_DBL]);
			Nanod.ryh2dbh &lt;= ((Nanod.reg2dbh &amp; !dbhSpecial) &amp; !nanoLatch[NANO_RXH_DBH]);
			Nanod.ryh2abh &lt;= ((Nanod.reg2abh &amp; !abhSpecial) &amp; nanoLatch[NANO_RXH_DBH]);
		end
		if (enT4)
			Nanod.isRmc &lt;= (Irdecod.isTas &amp; nanoLatch[NANO_BUSBYTE]);
	end
endmodule
module irdDecode (
	ird,
	Irdecod
);
	input [15:0] ird;
	output struct {
		logic isPcRel;
		logic isTas;
		logic implicitSp;
		logic toCcr;
		logic rxIsDt;
		logic ryIsDt;
		logic rxIsUsp;
		logic rxIsMovem;
		logic movemPreDecr;
		logic isByte;
		logic isMovep;
		logic [2:0] rx;
		logic [2:0] ry;
		logic rxIsAreg;
		logic ryIsAreg;
		logic [15:0] ftuConst;
		logic [5:0] macroTvn;
		logic inhibitCcr;
	} Irdecod;
	wire [3:0] line = ird[15:12];
	wire [15:0] lineOnehot;
	onehotEncoder4 irdLines(
		line,
		lineOnehot
	);
	wire isRegShift = (lineOnehot[&#39;he] &amp; (ird[7:6] != 2&#39;b11));
	wire isDynShift = (isRegShift &amp; ird[5]);
	always @(*) Irdecod.isPcRel = (((&amp;ird[5:3] &amp; ~isDynShift) &amp; !ird[2]) &amp; ird[1]);
	always @(*) Irdecod.isTas = (lineOnehot[4] &amp; (ird[11:6] == 6&#39;b101011));
	always @(*) Irdecod.rx = ird[11:9];
	always @(*) Irdecod.ry = ird[2:0];
	wire isPreDecr = (ird[5:3] == 3&#39;b100);
	wire eaAreg = (ird[5:3] == 3&#39;b001);
	always @(*)
		case (1&#39;b1)
			lineOnehot[1], lineOnehot[2], lineOnehot[3]: Irdecod.rxIsAreg = |ird[8:6];
			lineOnehot[4]: Irdecod.rxIsAreg = &amp;ird[8:6];
			lineOnehot[&#39;h8]: Irdecod.rxIsAreg = ((eaAreg &amp; ird[8]) &amp; ~ird[7]);
			lineOnehot[&#39;hc]: Irdecod.rxIsAreg = ((eaAreg &amp; ird[8]) &amp; ~ird[7]);
			lineOnehot[&#39;h9], lineOnehot[&#39;hb], lineOnehot[&#39;hd]: Irdecod.rxIsAreg = ((ird[7] &amp; ird[6]) | ((eaAreg &amp; ird[8]) &amp; (ird[7:6] != 2&#39;b11)));
			default: Irdecod.rxIsAreg = Irdecod.implicitSp;
		endcase
	always @(*) Irdecod.rxIsMovem = ((lineOnehot[4] &amp; ~ird[8]) &amp; ~Irdecod.implicitSp);
	always @(*) Irdecod.movemPreDecr = (Irdecod.rxIsMovem &amp; isPreDecr);
	always @(*) Irdecod.rxIsDt = (lineOnehot[5] | (lineOnehot[0] &amp; ~ird[8]));
	always @(*) Irdecod.rxIsUsp = (lineOnehot[4] &amp; (ird[11:4] == 8&#39;he6));
	wire eaImmOrAbs = ((ird[5:3] == 3&#39;b111) &amp; ~ird[1]);
	always @(*) Irdecod.ryIsDt = (eaImmOrAbs &amp; ~isRegShift);
	always @(*) begin : sv2v_autoblock_1
		reg eaIsAreg;
		eaIsAreg = ((ird[5:3] != 3&#39;b000) &amp; (ird[5:3] != 3&#39;b111));
		case (1&#39;b1)
			lineOnehot[5]: Irdecod.ryIsAreg = (eaIsAreg &amp; (ird[7:3] != 5&#39;b11001));
			lineOnehot[6], lineOnehot[7]: Irdecod.ryIsAreg = 1&#39;b0;
			lineOnehot[&#39;he]: Irdecod.ryIsAreg = ~isRegShift;
			default: Irdecod.ryIsAreg = eaIsAreg;
		endcase
	end
	wire xIsScc = ((ird[7:6] == 2&#39;b11) &amp; (ird[5:3] != 3&#39;b001));
	wire xStaticMem = ((ird[11:8] == 4&#39;b1000) &amp; (ird[5:4] == 2&#39;b00));
	always @(*)
		case (1&#39;b1)
			lineOnehot[0]: Irdecod.isByte = ((((ird[8] &amp; (ird[5:4] != 2&#39;b00)) | ((ird[11:8] == 4&#39;b1000) &amp; (ird[5:4] != 2&#39;b00))) | ((ird[8:7] == 2&#39;b10) &amp; (ird[5:3] == 3&#39;b001))) | ((ird[8:6] == 3&#39;b000) &amp; !xStaticMem));
			lineOnehot[1]: Irdecod.isByte = 1&#39;b1;
			lineOnehot[4]: Irdecod.isByte = ((ird[7:6] == 2&#39;b00) | Irdecod.isTas);
			lineOnehot[5]: Irdecod.isByte = ((ird[7:6] == 2&#39;b00) | xIsScc);
			lineOnehot[8], lineOnehot[9], lineOnehot[&#39;hb], lineOnehot[&#39;hc], lineOnehot[&#39;hd], lineOnehot[&#39;he]: Irdecod.isByte = (ird[7:6] == 2&#39;b00);
			default: Irdecod.isByte = 1&#39;b0;
		endcase
	always @(*) Irdecod.isMovep = ((lineOnehot[0] &amp; ird[8]) &amp; eaAreg);
	always @(*)
		case (1&#39;b1)
			lineOnehot[6]: Irdecod.implicitSp = (ird[11:8] == 4&#39;b0001);
			lineOnehot[4]: Irdecod.implicitSp = ((ird[11:8] == 4&#39;b1110) | (ird[11:6] == 6&#39;b1000_01));
			default: Irdecod.implicitSp = 1&#39;b0;
		endcase
	always @(*) Irdecod.toCcr = ((lineOnehot[4] &amp; ((ird[11:0] == 12&#39;he77) | (ird[11:6] == 6&#39;b010011))) | (lineOnehot[0] &amp; (ird[8:6] == 3&#39;b000)));
	reg [15:0] ftuConst;
	wire [3:0] zero28 = ((ird[11:9] == 0) ? 4&#39;h8 : {1&#39;b0, ird[11:9]});
	always @(*)
		case (1&#39;b1)
			lineOnehot[6], lineOnehot[7]: ftuConst = {{8 {ird[7]}}, ird[7:0]};
			lineOnehot[&#39;h5], lineOnehot[&#39;he]: ftuConst = {12&#39;b0, zero28};
			lineOnehot[&#39;h8], lineOnehot[&#39;hc]: ftuConst = 16&#39;h0f;
			lineOnehot[4]: ftuConst = 16&#39;h80;
			default: ftuConst = 1&#39;sb0;
		endcase
	always @(*) Irdecod.ftuConst = ftuConst;
	always @(*)
		if (lineOnehot[4])
			case (ird[6:5])
				2&#39;b00, 2&#39;b01: Irdecod.macroTvn = 6;
				2&#39;b11: Irdecod.macroTvn = 7;
				2&#39;b10: Irdecod.macroTvn = {2&#39;b10, ird[3:0]};
			endcase
		else
			Irdecod.macroTvn = 5;
	wire eaAdir = (ird[5:3] == 3&#39;b001);
	wire size11 = (ird[7] &amp; ird[6]);
	always @(*) Irdecod.inhibitCcr = ((((lineOnehot[9] | lineOnehot[&#39;hd]) &amp; size11) | (lineOnehot[5] &amp; eaAdir)) | ((lineOnehot[2] | lineOnehot[3]) &amp; (ird[8:6] == 3&#39;b001)));
endmodule
module excUnit (
	Clks,
	enT1,
	enT2,
	enT3,
	enT4,
	Nanod,
	Irdecod,
	Ird,
	pswS,
	ftu,
	iEdb,
	ccr,
	alue,
	prenEmpty,
	au05z,
	dcr4,
	ze,
	aob0,
	AblOut,
	Irc,
	oEdb,
	eab
);
	localparam NANO_DOB_DBD = 2&#39;b01;
	localparam NANO_DOB_ADB = 2&#39;b10;
	localparam NANO_DOB_ALU = 2&#39;b11;
	input struct {
		logic clk;
		logic extReset;
		logic pwrUp;
		logic enPhi1;
		logic enPhi2;
	} Clks;
	input enT1;
	input enT2;
	input enT3;
	input enT4;
	input struct {
		logic permStart;
		logic waitBusFinish;
		logic isWrite;
		logic busByte;
		logic isRmc;
		logic noLowByte;
		logic noHighByte;
		logic updTpend;
		logic clrTpend;
		logic tvn2Ftu;
		logic const2Ftu;
		logic ftu2Dbl;
		logic ftu2Abl;
		logic abl2Pren;
		logic updPren;
		logic inl2psw;
		logic ftu2Sr;
		logic sr2Ftu;
		logic ftu2Ccr;
		logic pswIToFtu;
		logic ird2Ftu;
		logic ssw2Ftu;
		logic initST;
		logic Ir2Ird;
		logic auClkEn;
		logic noSpAlign;
		logic [2:0] auCntrl;
		logic todbin;
		logic toIrc;
		logic dbl2Atl;
		logic abl2Atl;
		logic atl2Abl;
		logic atl2Dbl;
		logic abh2Ath;
		logic dbh2Ath;
		logic ath2Dbh;
		logic ath2Abh;
		logic db2Aob;
		logic ab2Aob;
		logic au2Aob;
		logic aob2Ab;
		logic updSsw;
		logic [1:0] dobCtrl;
		logic abh2reg;
		logic abl2reg;
		logic reg2abl;
		logic reg2abh;
		logic dbh2reg;
		logic dbl2reg;
		logic reg2dbl;
		logic reg2dbh;
		logic ssp;
		logic pchdbh;
		logic pcldbl;
		logic pclabl;
		logic pchabh;
		logic rxh2dbh;
		logic rxh2abh;
		logic dbl2rxl;
		logic dbh2rxh;
		logic rxl2db;
		logic rxl2ab;
		logic abl2rxl;
		logic abh2rxh;
		logic dbh2ryh;
		logic abh2ryh;
		logic ryl2db;
		logic ryl2ab;
		logic ryh2dbh;
		logic ryh2abh;
		logic dbl2ryl;
		logic abl2ryl;
		logic rz;
		logic rxlDbl;
		logic [2:0] aluColumn;
		logic [1:0] aluDctrl;
		logic aluActrl;
		logic aluInit;
		logic aluFinish;
		logic abd2Dcr;
		logic dcr2Dbd;
		logic dbd2Alue;
		logic alue2Dbd;
		logic dbd2Alub;
		logic abd2Alub;
		logic alu2Dbd;
		logic alu2Abd;
		logic au2Db;
		logic au2Ab;
		logic au2Pc;
		logic dbin2Abd;
		logic dbin2Dbd;
		logic extDbh;
		logic extAbh;
		logic ablAbd;
		logic ablAbh;
		logic dblDbd;
		logic dblDbh;
		logic abdIsByte;
	} Nanod;
	input struct {
		logic isPcRel;
		logic isTas;
		logic implicitSp;
		logic toCcr;
		logic rxIsDt;
		logic ryIsDt;
		logic rxIsUsp;
		logic rxIsMovem;
		logic movemPreDecr;
		logic isByte;
		logic isMovep;
		logic [2:0] rx;
		logic [2:0] ry;
		logic rxIsAreg;
		logic ryIsAreg;
		logic [15:0] ftuConst;
		logic [5:0] macroTvn;
		logic inhibitCcr;
	} Irdecod;
	input [15:0] Ird;
	input pswS;
	input [15:0] ftu;
	input [15:0] iEdb;
	output wire [7:0] ccr;
	output [15:0] alue;
	output prenEmpty;
	output au05z;
	output reg dcr4;
	output wire ze;
	output wire aob0;
	output [15:0] AblOut;
	output wire [15:0] Irc;
	output wire [15:0] oEdb;
	output wire [23:1] eab;
	localparam REG_USP = 15;
	localparam REG_SSP = 16;
	localparam REG_DT = 17;
	reg [15:0] regs68L [0:17];
	reg [15:0] regs68H [0:17];
	initial begin : sv2v_autoblock_2
		reg signed [31:0] i;
		for (i = 0; (i &lt; 18); i = (i + 1))
			begin
				regs68L[i] &lt;= 1&#39;sb0;
				regs68H[i] &lt;= 1&#39;sb0;
			end
	end
	wire [31:0] SSP = {regs68H[REG_SSP], regs68L[REG_SSP]};
	wire [15:0] aluOut;
	wire [15:0] dbin;
	reg [15:0] dcrOutput;
	reg [15:0] PcL;
	reg [15:0] PcH;
	reg [31:0] auReg;
	reg [31:0] aob;
	reg [15:0] Ath;
	reg [15:0] Atl;
	reg [15:0] Dbl;
	reg [15:0] Dbh;
	reg [15:0] Abh;
	reg [15:0] Abl;
	reg [15:0] Abd;
	reg [15:0] Dbd;
	assign AblOut = Abl;
	assign au05z = ~|auReg[5:0];
	reg [15:0] dblMux;
	reg [15:0] dbhMux;
	reg [15:0] abhMux;
	reg [15:0] ablMux;
	reg [15:0] abdMux;
	reg [15:0] dbdMux;
	reg abdIsByte;
	reg Pcl2Dbl;
	reg Pch2Dbh;
	reg Pcl2Abl;
	reg Pch2Abh;
	reg [4:0] actualRx;
	reg [4:0] actualRy;
	reg [3:0] movemRx;
	reg byteNotSpAlign;
	reg [4:0] rxMux;
	reg [4:0] ryMux;
	reg [3:0] rxReg;
	reg [3:0] ryReg;
	reg rxIsSp;
	reg ryIsSp;
	reg rxIsAreg;
	reg ryIsAreg;
	always @(*) begin
		if (Nanod.ssp) begin
			rxMux = REG_SSP;
			rxIsSp = 1&#39;b1;
			rxReg = 1&#39;bX;
		end
		else if (Irdecod.rxIsUsp) begin
			rxMux = REG_USP;
			rxIsSp = 1&#39;b1;
			rxReg = 1&#39;bX;
		end
		else if ((Irdecod.rxIsDt &amp; !Irdecod.implicitSp)) begin
			rxMux = REG_DT;
			rxIsSp = 1&#39;b0;
			rxReg = 1&#39;bX;
		end
		else begin
			if (Irdecod.implicitSp)
				rxReg = 15;
			else if (Irdecod.rxIsMovem)
				rxReg = movemRx;
			else
				rxReg = {Irdecod.rxIsAreg, Irdecod.rx};
			if (&amp;rxReg) begin
				rxMux = (pswS ? REG_SSP : 15);
				rxIsSp = 1&#39;b1;
			end
			else begin
				rxMux = {1&#39;b0, rxReg};
				rxIsSp = 1&#39;b0;
			end
		end
		if ((Irdecod.ryIsDt &amp; !Nanod.rz)) begin
			ryMux = REG_DT;
			ryIsSp = 1&#39;b0;
			ryReg = 1&#39;sbX;
		end
		else begin
			ryReg = (Nanod.rz ? Irc[15:12] : {Irdecod.ryIsAreg, Irdecod.ry});
			ryIsSp = &amp;ryReg;
			if ((ryIsSp &amp; pswS))
				ryMux = REG_SSP;
			else
				ryMux = {1&#39;b0, ryReg};
		end
	end
	always @(posedge Clks.clk) begin
		if (enT4) begin
			byteNotSpAlign &lt;= (Irdecod.isByte &amp; ~(Nanod.rxlDbl ? rxIsSp : ryIsSp));
			actualRx &lt;= rxMux;
			actualRy &lt;= ryMux;
			rxIsAreg &lt;= (rxIsSp | rxMux[3]);
			ryIsAreg &lt;= (ryIsSp | ryMux[3]);
		end
		if (enT4)
			abdIsByte &lt;= (Nanod.abdIsByte &amp; Irdecod.isByte);
	end
	wire ryl2Abl = (Nanod.ryl2ab &amp; (ryIsAreg | Nanod.ablAbd));
	wire ryl2Abd = (Nanod.ryl2ab &amp; (~ryIsAreg | Nanod.ablAbd));
	wire ryl2Dbl = (Nanod.ryl2db &amp; (ryIsAreg | Nanod.dblDbd));
	wire ryl2Dbd = (Nanod.ryl2db &amp; (~ryIsAreg | Nanod.dblDbd));
	wire rxl2Abl = (Nanod.rxl2ab &amp; (rxIsAreg | Nanod.ablAbd));
	wire rxl2Abd = (Nanod.rxl2ab &amp; (~rxIsAreg | Nanod.ablAbd));
	wire rxl2Dbl = (Nanod.rxl2db &amp; (rxIsAreg | Nanod.dblDbd));
	wire rxl2Dbd = (Nanod.rxl2db &amp; (~rxIsAreg | Nanod.dblDbd));
	reg abhIdle;
	reg ablIdle;
	reg abdIdle;
	reg dbhIdle;
	reg dblIdle;
	reg dbdIdle;
	always @(*) begin
		{abhIdle, ablIdle, abdIdle} = 1&#39;sb0;
		{dbhIdle, dblIdle, dbdIdle} = 1&#39;sb0;
		case (1&#39;b1)
			ryl2Dbd: dbdMux = regs68L[actualRy];
			rxl2Dbd: dbdMux = regs68L[actualRx];
			Nanod.alue2Dbd: dbdMux = alue;
			Nanod.dbin2Dbd: dbdMux = dbin;
			Nanod.alu2Dbd: dbdMux = aluOut;
			Nanod.dcr2Dbd: dbdMux = dcrOutput;
			default: begin
			dbdMux = 1&#39;sbX;
			dbdIdle = 1&#39;b1;
		end
		endcase
		case (1&#39;b1)
			rxl2Dbl: dblMux = regs68L[actualRx];
			ryl2Dbl: dblMux = regs68L[actualRy];
			Nanod.ftu2Dbl: dblMux = ftu;
			Nanod.au2Db: dblMux = auReg[15:0];
			Nanod.atl2Dbl: dblMux = Atl;
			Pcl2Dbl: dblMux = PcL;
			default: begin
			dblMux = 1&#39;sbX;
			dblIdle = 1&#39;b1;
		end
		endcase
		case (1&#39;b1)
			Nanod.rxh2dbh: dbhMux = regs68H[actualRx];
			Nanod.ryh2dbh: dbhMux = regs68H[actualRy];
			Nanod.au2Db: dbhMux = auReg[31:16];
			Nanod.ath2Dbh: dbhMux = Ath;
			Pch2Dbh: dbhMux = PcH;
			default: begin
			dbhMux = 1&#39;sbX;
			dbhIdle = 1&#39;b1;
		end
		endcase
		case (1&#39;b1)
			ryl2Abd: abdMux = regs68L[actualRy];
			rxl2Abd: abdMux = regs68L[actualRx];
			Nanod.dbin2Abd: abdMux = dbin;
			Nanod.alu2Abd: abdMux = aluOut;
			default: begin
			abdMux = 1&#39;sbX;
			abdIdle = 1&#39;b1;
		end
		endcase
		case (1&#39;b1)
			Pcl2Abl: ablMux = PcL;
			rxl2Abl: ablMux = regs68L[actualRx];
			ryl2Abl: ablMux = regs68L[actualRy];
			Nanod.ftu2Abl: ablMux = ftu;
			Nanod.au2Ab: ablMux = auReg[15:0];
			Nanod.aob2Ab: ablMux = aob[15:0];
			Nanod.atl2Abl: ablMux = Atl;
			default: begin
			ablMux = 1&#39;sbX;
			ablIdle = 1&#39;b1;
		end
		endcase
		case (1&#39;b1)
			Pch2Abh: abhMux = PcH;
			Nanod.rxh2abh: abhMux = regs68H[actualRx];
			Nanod.ryh2abh: abhMux = regs68H[actualRy];
			Nanod.au2Ab: abhMux = auReg[31:16];
			Nanod.aob2Ab: abhMux = aob[31:16];
			Nanod.ath2Abh: abhMux = Ath;
			default: begin
			abhMux = 1&#39;sbX;
			abhIdle = 1&#39;b1;
		end
		endcase
	end
	reg [15:0] preAbh;
	reg [15:0] preAbl;
	reg [15:0] preAbd;
	reg [15:0] preDbh;
	reg [15:0] preDbl;
	reg [15:0] preDbd;
	always @(posedge Clks.clk) begin
		if (enT1) begin
			{preAbh, preAbl, preAbd} &lt;= {abhMux, ablMux, abdMux};
			{preDbh, preDbl, preDbd} &lt;= {dbhMux, dblMux, dbdMux};
		end
		if (enT2) begin
			if (Nanod.extAbh)
				Abh &lt;= {16 {(ablIdle ? preAbd[15] : preAbl[15])}};
			else if (abhIdle)
				Abh &lt;= (ablIdle ? preAbd : preAbl);
			else
				Abh &lt;= preAbh;
			if (~ablIdle)
				Abl &lt;= preAbl;
			else
				Abl &lt;= (Nanod.ablAbh ? preAbh : preAbd);
			Abd &lt;= (~abdIdle ? preAbd : (ablIdle ? preAbh : preAbl));
			if (Nanod.extDbh)
				Dbh &lt;= {16 {(dblIdle ? preDbd[15] : preDbl[15])}};
			else if (dbhIdle)
				Dbh &lt;= (dblIdle ? preDbd : preDbl);
			else
				Dbh &lt;= preDbh;
			if (~dblIdle)
				Dbl &lt;= preDbl;
			else
				Dbl &lt;= (Nanod.dblDbh ? preDbh : preDbd);
			Dbd &lt;= (~dbdIdle ? preDbd : (dblIdle ? preDbh : preDbl));
		end
	end
	wire au2Aob = (Nanod.au2Aob | (Nanod.au2Db &amp; Nanod.db2Aob));
	always @(posedge Clks.clk)
		if ((enT1 &amp; au2Aob))
			aob &lt;= auReg;
		else if (enT2)
			if (Nanod.db2Aob)
				aob &lt;= {preDbh, (~dblIdle ? preDbl : preDbd)};
			else if (Nanod.ab2Aob)
				aob &lt;= {preAbh, (~ablIdle ? preAbl : preAbd)};
	assign eab = aob[23:1];
	assign aob0 = aob[0];
	reg [31:0] auInpMux;
	always @(*)
		case (Nanod.auCntrl)
			3&#39;b000: auInpMux = 0;
			3&#39;b001: auInpMux = ((byteNotSpAlign | Nanod.noSpAlign) ? 1 : 2);
			3&#39;b010: auInpMux = -4;
			3&#39;b011: auInpMux = {Abh, Abl};
			3&#39;b100: auInpMux = 2;
			3&#39;b101: auInpMux = 4;
			3&#39;b110: auInpMux = -2;
			3&#39;b111: auInpMux = ((byteNotSpAlign | Nanod.noSpAlign) ? -1 : -2);
			default: auInpMux = 1&#39;sbX;
		endcase
	wire [16:0] aulow = (Dbl + auInpMux[15:0]);
	wire [31:0] auResult = {((Dbh + auInpMux[31:16]) + aulow[16]), aulow[15:0]};
	always @(posedge Clks.clk)
		if (Clks.pwrUp)
			auReg &lt;= 1&#39;sb0;
		else if ((enT3 &amp; Nanod.auClkEn))
			auReg &lt;= auResult;
	always @(posedge Clks.clk)
		if (enT3) begin
			if ((Nanod.dbl2rxl | Nanod.abl2rxl))
				if (~rxIsAreg)
					if (Nanod.dbl2rxl)
						regs68L[actualRx] &lt;= Dbd;
					else if (abdIsByte)
						regs68L[actualRx][7:0] &lt;= Abd[7:0];
					else
						regs68L[actualRx] &lt;= Abd;
				else
					regs68L[actualRx] &lt;= (Nanod.dbl2rxl ? Dbl : Abl);
			if ((Nanod.dbl2ryl | Nanod.abl2ryl))
				if (~ryIsAreg)
					if (Nanod.dbl2ryl)
						regs68L[actualRy] &lt;= Dbd;
					else if (abdIsByte)
						regs68L[actualRy][7:0] &lt;= Abd[7:0];
					else
						regs68L[actualRy] &lt;= Abd;
				else
					regs68L[actualRy] &lt;= (Nanod.dbl2ryl ? Dbl : Abl);
			if ((Nanod.dbh2rxh | Nanod.abh2rxh))
				regs68H[actualRx] &lt;= (Nanod.dbh2rxh ? Dbh : Abh);
			if ((Nanod.dbh2ryh | Nanod.abh2ryh))
				regs68H[actualRy] &lt;= (Nanod.dbh2ryh ? Dbh : Abh);
		end
	reg dbl2Pcl;
	reg dbh2Pch;
	reg abh2Pch;
	reg abl2Pcl;
	always @(posedge Clks.clk) begin
		if (Clks.extReset) begin
			{dbl2Pcl, dbh2Pch, abh2Pch, abl2Pcl} &lt;= 1&#39;sb0;
			Pcl2Dbl &lt;= 1&#39;b0;
			Pch2Dbh &lt;= 1&#39;b0;
			Pcl2Abl &lt;= 1&#39;b0;
			Pch2Abh &lt;= 1&#39;b0;
		end
		else if (enT4) begin
			dbl2Pcl &lt;= (Nanod.dbl2reg &amp; Nanod.pcldbl);
			dbh2Pch &lt;= (Nanod.dbh2reg &amp; Nanod.pchdbh);
			abh2Pch &lt;= (Nanod.abh2reg &amp; Nanod.pchabh);
			abl2Pcl &lt;= (Nanod.abl2reg &amp; Nanod.pclabl);
			Pcl2Dbl &lt;= (Nanod.reg2dbl &amp; Nanod.pcldbl);
			Pch2Dbh &lt;= (Nanod.reg2dbh &amp; Nanod.pchdbh);
			Pcl2Abl &lt;= (Nanod.reg2abl &amp; Nanod.pclabl);
			Pch2Abh &lt;= (Nanod.reg2abh &amp; Nanod.pchabh);
		end
		if ((enT1 &amp; Nanod.au2Pc))
			PcL &lt;= auReg[15:0];
		else if (enT3)
			if (dbl2Pcl)
				PcL &lt;= Dbl;
			else if (abl2Pcl)
				PcL &lt;= Abl;
		if ((enT1 &amp; Nanod.au2Pc))
			PcH &lt;= auReg[31:16];
		else if (enT3)
			if (dbh2Pch)
				PcH &lt;= Dbh;
			else if (abh2Pch)
				PcH &lt;= Abh;
		if (enT3)
			if (Nanod.dbl2Atl)
				Atl &lt;= Dbl;
			else if (Nanod.abl2Atl)
				Atl &lt;= Abl;
		if (enT3)
			if (Nanod.abh2Ath)
				Ath &lt;= Abh;
			else if (Nanod.dbh2Ath)
				Ath &lt;= Dbh;
	end
	wire rmIdle;
	wire [3:0] prHbit;
	reg [15:0] prenLatch;
	assign prenEmpty = ~|prenLatch;
	pren rmPren(
		.mask(prenLatch),
		.hbit(prHbit)
	);
	always @(posedge Clks.clk)
		if ((enT1 &amp; Nanod.abl2Pren))
			prenLatch &lt;= dbin;
		else if ((enT3 &amp; Nanod.updPren)) begin
			prenLatch[prHbit] &lt;= 1&#39;b0;
			movemRx &lt;= (Irdecod.movemPreDecr ? ~prHbit : prHbit);
		end
	wire [15:0] dcrCode;
	wire [3:0] dcrInput = (abdIsByte ? {1&#39;b0, Abd[2:0]} : Abd[3:0]);
	onehotEncoder4 dcrDecoder(
		.bin(dcrInput),
		.bitMap(dcrCode)
	);
	always @(posedge Clks.clk)
		if (Clks.pwrUp)
			dcr4 &lt;= 1&#39;sb0;
		else if ((enT3 &amp; Nanod.abd2Dcr)) begin
			dcrOutput &lt;= dcrCode;
			dcr4 &lt;= Abd[4];
		end
	reg [15:0] alub;
	always @(posedge Clks.clk)
		if (enT3)
			if (Nanod.dbd2Alub)
				alub &lt;= Dbd;
			else if (Nanod.abd2Alub)
				alub &lt;= Abd;
	wire alueClkEn = (enT3 &amp; Nanod.dbd2Alue);
	reg [15:0] dobInput;
	wire dobIdle = ~|Nanod.dobCtrl;
	always @(*)
		case (Nanod.dobCtrl)
			NANO_DOB_ADB: dobInput = Abd;
			NANO_DOB_DBD: dobInput = Dbd;
			NANO_DOB_ALU: dobInput = aluOut;
			default: dobInput = 1&#39;sbX;
		endcase
	dataIo dataIo(
		.Clks(Clks),
		.enT1(enT1),
		.enT2(enT2),
		.enT3(enT3),
		.enT4(enT4),
		.Nanod(Nanod),
		.Irdecod(Irdecod),
		.iEdb(iEdb),
		.dobIdle(dobIdle),
		.dobInput(dobInput),
		.aob0(aob0),
		.Irc(Irc),
		.dbin(dbin),
		.oEdb(oEdb)
	);
	fx68kAlu alu(
		.clk(Clks.clk),
		.pwrUp(Clks.pwrUp),
		.enT1(enT1),
		.enT3(enT3),
		.enT4(enT4),
		.ird(Ird),
		.aluColumn(Nanod.aluColumn),
		.aluAddrCtrl(Nanod.aluActrl),
		.init(Nanod.aluInit),
		.finish(Nanod.aluFinish),
		.aluIsByte(Irdecod.isByte),
		.ftu2Ccr(Nanod.ftu2Ccr),
		.alub(alub),
		.ftu(ftu),
		.alueClkEn(alueClkEn),
		.alue(alue),
		.aluDataCtrl(Nanod.aluDctrl),
		.iDataBus(Dbd),
		.iAddrBus(Abd),
		.ze(ze),
		.aluOut(aluOut),
		.ccr(ccr)
	);
endmodule
module dataIo (
	Clks,
	enT1,
	enT2,
	enT3,
	enT4,
	Nanod,
	Irdecod,
	iEdb,
	aob0,
	dobIdle,
	dobInput,
	Irc,
	dbin,
	oEdb
);
	input struct {
		logic clk;
		logic extReset;
		logic pwrUp;
		logic enPhi1;
		logic enPhi2;
	} Clks;
	input enT1;
	input enT2;
	input enT3;
	input enT4;
	input struct {
		logic permStart;
		logic waitBusFinish;
		logic isWrite;
		logic busByte;
		logic isRmc;
		logic noLowByte;
		logic noHighByte;
		logic updTpend;
		logic clrTpend;
		logic tvn2Ftu;
		logic const2Ftu;
		logic ftu2Dbl;
		logic ftu2Abl;
		logic abl2Pren;
		logic updPren;
		logic inl2psw;
		logic ftu2Sr;
		logic sr2Ftu;
		logic ftu2Ccr;
		logic pswIToFtu;
		logic ird2Ftu;
		logic ssw2Ftu;
		logic initST;
		logic Ir2Ird;
		logic auClkEn;
		logic noSpAlign;
		logic [2:0] auCntrl;
		logic todbin;
		logic toIrc;
		logic dbl2Atl;
		logic abl2Atl;
		logic atl2Abl;
		logic atl2Dbl;
		logic abh2Ath;
		logic dbh2Ath;
		logic ath2Dbh;
		logic ath2Abh;
		logic db2Aob;
		logic ab2Aob;
		logic au2Aob;
		logic aob2Ab;
		logic updSsw;
		logic [1:0] dobCtrl;
		logic abh2reg;
		logic abl2reg;
		logic reg2abl;
		logic reg2abh;
		logic dbh2reg;
		logic dbl2reg;
		logic reg2dbl;
		logic reg2dbh;
		logic ssp;
		logic pchdbh;
		logic pcldbl;
		logic pclabl;
		logic pchabh;
		logic rxh2dbh;
		logic rxh2abh;
		logic dbl2rxl;
		logic dbh2rxh;
		logic rxl2db;
		logic rxl2ab;
		logic abl2rxl;
		logic abh2rxh;
		logic dbh2ryh;
		logic abh2ryh;
		logic ryl2db;
		logic ryl2ab;
		logic ryh2dbh;
		logic ryh2abh;
		logic dbl2ryl;
		logic abl2ryl;
		logic rz;
		logic rxlDbl;
		logic [2:0] aluColumn;
		logic [1:0] aluDctrl;
		logic aluActrl;
		logic aluInit;
		logic aluFinish;
		logic abd2Dcr;
		logic dcr2Dbd;
		logic dbd2Alue;
		logic alue2Dbd;
		logic dbd2Alub;
		logic abd2Alub;
		logic alu2Dbd;
		logic alu2Abd;
		logic au2Db;
		logic au2Ab;
		logic au2Pc;
		logic dbin2Abd;
		logic dbin2Dbd;
		logic extDbh;
		logic extAbh;
		logic ablAbd;
		logic ablAbh;
		logic dblDbd;
		logic dblDbh;
		logic abdIsByte;
	} Nanod;
	input struct {
		logic isPcRel;
		logic isTas;
		logic implicitSp;
		logic toCcr;
		logic rxIsDt;
		logic ryIsDt;
		logic rxIsUsp;
		logic rxIsMovem;
		logic movemPreDecr;
		logic isByte;
		logic isMovep;
		logic [2:0] rx;
		logic [2:0] ry;
		logic rxIsAreg;
		logic ryIsAreg;
		logic [15:0] ftuConst;
		logic [5:0] macroTvn;
		logic inhibitCcr;
	} Irdecod;
	input [15:0] iEdb;
	input aob0;
	input dobIdle;
	input [15:0] dobInput;
	output reg [15:0] Irc;
	output reg [15:0] dbin;
	output wire [15:0] oEdb;
	reg [15:0] dob;
	reg xToDbin;
	reg xToIrc;
	reg dbinNoLow;
	reg dbinNoHigh;
	reg byteMux;
	reg isByte_T4;
	always @(posedge Clks.clk) begin
		if (enT4)
			isByte_T4 &lt;= Irdecod.isByte;
		if (enT3) begin
			dbinNoHigh &lt;= Nanod.noHighByte;
			dbinNoLow &lt;= Nanod.noLowByte;
			byteMux &lt;= ((Nanod.busByte &amp; isByte_T4) &amp; ~aob0);
		end
		if (enT1) begin
			xToDbin &lt;= 1&#39;b0;
			xToIrc &lt;= 1&#39;b0;
		end
		else if (enT3) begin
			xToDbin &lt;= Nanod.todbin;
			xToIrc &lt;= Nanod.toIrc;
		end
		if ((xToIrc &amp; Clks.enPhi2))
			Irc &lt;= iEdb;
		if ((xToDbin &amp; Clks.enPhi2)) begin
			if (~dbinNoLow)
				dbin[7:0] &lt;= (byteMux ? iEdb[15:8] : iEdb[7:0]);
			if (~dbinNoHigh)
				dbin[15:8] &lt;= ((~byteMux &amp; dbinNoLow) ? iEdb[7:0] : iEdb[15:8]);
		end
	end
	reg byteCycle;
	always @(posedge Clks.clk) begin
		if (enT4)
			byteCycle &lt;= (Nanod.busByte &amp; Irdecod.isByte);
		if ((enT3 &amp; ~dobIdle)) begin
			dob[7:0] &lt;= (Nanod.noLowByte ? dobInput[15:8] : dobInput[7:0]);
			dob[15:8] &lt;= ((byteCycle | Nanod.noHighByte) ? dobInput[7:0] : dobInput[15:8]);
		end
	end
	assign oEdb = dob;
endmodule
module uaddrDecode (
	opcode,
	a1,
	a2,
	a3,
	isPriv,
	isIllegal,
	isLineA,
	isLineF,
	lineBmap
);
	localparam UADDR_WIDTH = 10;
	input [15:0] opcode;
	output [(UADDR_WIDTH - 1):0] a1;
	output [(UADDR_WIDTH - 1):0] a2;
	output [(UADDR_WIDTH - 1):0] a3;
	output reg isPriv;
	output wire isIllegal;
	output wire isLineA;
	output wire isLineF;
	output [15:0] lineBmap;
	wire [3:0] line = opcode[15:12];
	wire [3:0] eaCol;
	wire [3:0] movEa;
	onehotEncoder4 irLineDecod(
		line,
		lineBmap
	);
	assign isLineA = lineBmap[&#39;hA];
	assign isLineF = lineBmap[&#39;hF];
	pla_lined pla_lined(
		.movEa(movEa),
		.col(eaCol),
		.opcode(opcode),
		.lineBmap(lineBmap),
		.palIll(isIllegal),
		.plaA1(a1),
		.plaA2(a2),
		.plaA3(a3)
	);
	assign eaCol = eaDecode(opcode[5:0]);
	assign movEa = eaDecode({opcode[8:6], opcode[11:9]});
	function [3:0] eaDecode;
		input reg [5:0] eaBits;
		case (eaBits[5:3])
			3&#39;b111:
				case (eaBits[2:0])
					3&#39;b000: eaDecode = 7;
					3&#39;b001: eaDecode = 8;
					3&#39;b010: eaDecode = 9;
					3&#39;b011: eaDecode = 10;
					3&#39;b100: eaDecode = 11;
					default: eaDecode = 12;
				endcase
			default: eaDecode = eaBits[5:3];
		endcase
	endfunction
	always @(*)
		case (lineBmap)
			&#39;h01: isPriv = ((opcode &amp; 16&#39;hf5ff) == 16&#39;h007c);
			&#39;h10:
				if (((opcode &amp; 16&#39;hffc0) == 16&#39;h46c0))
					isPriv = 1&#39;b1;
				else if (((opcode &amp; 16&#39;hfff0) == 16&#39;h4e60))
					isPriv = 1&#39;b1;
				else if ((((opcode == 16&#39;h4e70) || (opcode == 16&#39;h4e73)) || (opcode == 16&#39;h4e72)))
					isPriv = 1&#39;b1;
				else
					isPriv = 1&#39;b0;
			default: isPriv = 1&#39;b0;
		endcase
endmodule
module onehotEncoder4 (
	bin,
	bitMap
);
	input [3:0] bin;
	output reg [15:0] bitMap;
	always @(*)
		case (bin)
			&#39;b0000: bitMap = 16&#39;h0001;
			&#39;b0001: bitMap = 16&#39;h0002;
			&#39;b0010: bitMap = 16&#39;h0004;
			&#39;b0011: bitMap = 16&#39;h0008;
			&#39;b0100: bitMap = 16&#39;h0010;
			&#39;b0101: bitMap = 16&#39;h0020;
			&#39;b0110: bitMap = 16&#39;h0040;
			&#39;b0111: bitMap = 16&#39;h0080;
			&#39;b1000: bitMap = 16&#39;h0100;
			&#39;b1001: bitMap = 16&#39;h0200;
			&#39;b1010: bitMap = 16&#39;h0400;
			&#39;b1011: bitMap = 16&#39;h0800;
			&#39;b1100: bitMap = 16&#39;h1000;
			&#39;b1101: bitMap = 16&#39;h2000;
			&#39;b1110: bitMap = 16&#39;h4000;
			&#39;b1111: bitMap = 16&#39;h8000;
		endcase
endmodule
module pren (
	mask,
	hbit
);
	parameter size = 16;
	parameter outbits = 4;
	input [(size - 1):0] mask;
	output reg [(outbits - 1):0] hbit;
	always @(mask) begin : sv2v_autoblock_3
		integer i;
		hbit = 0;
		for (i = (size - 1); (i &gt;= 0); i = (i - 1))
			if (mask[i])
				hbit = i;
	end
endmodule
module sequencer (
	Clks,
	enT3,
	microLatch,
	A0Err,
	BerrA,
	busAddrErr,
	Spuria,
	Avia,
	Tpend,
	intPend,
	isIllegal,
	isPriv,
	excRst,
	isLineA,
	isLineF,
	psw,
	prenEmpty,
	au05z,
	dcr4,
	ze,
	i11,
	alue01,
	Ird,
	a1,
	a2,
	a3,
	tvn,
	nma
);
	localparam CF = 0;
	localparam VF = 1;
	localparam ZF = 2;
	localparam NF = 3;
	localparam SF = 13;
	localparam UADDR_WIDTH = 10;
	localparam UROM_WIDTH = 17;
	localparam BSER1_NMA = &#39;h003;
	localparam RSTP0_NMA = &#39;h002;
	localparam HALT1_NMA = &#39;h001;
	localparam TRAC1_NMA = &#39;h1C0;
	localparam ITLX1_NMA = &#39;h1C4;
	localparam TVN_SPURIOUS = 12;
	localparam TVN_AUTOVEC = 13;
	localparam TVN_INTERRUPT = 15;
	input struct {
		logic clk;
		logic extReset;
		logic pwrUp;
		logic enPhi1;
		logic enPhi2;
	} Clks;
	input enT3;
	input [(UROM_WIDTH - 1):0] microLatch;
	input A0Err;
	input BerrA;
	input busAddrErr;
	input Spuria;
	input Avia;
	input Tpend;
	input intPend;
	input isIllegal;
	input isPriv;
	input excRst;
	input isLineA;
	input isLineF;
	input [15:0] psw;
	input prenEmpty;
	input au05z;
	input dcr4;
	input ze;
	input i11;
	input [1:0] alue01;
	input [15:0] Ird;
	input [(UADDR_WIDTH - 1):0] a1;
	input [(UADDR_WIDTH - 1):0] a2;
	input [(UADDR_WIDTH - 1):0] a3;
	output reg [3:0] tvn;
	output reg [(UADDR_WIDTH - 1):0] nma;
	reg [(UADDR_WIDTH - 1):0] uNma;
	reg [(UADDR_WIDTH - 1):0] grp1Nma;
	reg [1:0] c0c1;
	reg a0Rst;
	wire A0Sel;
	wire inGrp0Exc;
	wire [(UADDR_WIDTH - 1):0] dbNma = {microLatch[14:13], microLatch[6:5], microLatch[10:7], microLatch[12:11]};
	always @(*)
		if (A0Err)
			if (a0Rst)
				nma = RSTP0_NMA;
			else if (inGrp0Exc)
				nma = HALT1_NMA;
			else
				nma = BSER1_NMA;
		else
			nma = uNma;
	always @(*)
		if (microLatch[1])
			uNma = {microLatch[14:13], c0c1, microLatch[10:7], microLatch[12:11]};
		else
			case (microLatch[3:2])
				0: uNma = dbNma;
				1: uNma = (A0Sel ? grp1Nma : a1);
				2: uNma = a2;
				3: uNma = a3;
			endcase
	wire [1:0] enl = {Ird[6], prenEmpty};
	wire [1:0] ms0 = {Ird[8], alue01[0]};
	wire [3:0] m01 = {au05z, Ird[8], alue01};
	wire [1:0] nz1 = {psw[NF], psw[ZF]};
	wire [1:0] nv = {psw[NF], psw[VF]};
	reg ccTest;
	wire [4:0] cbc = microLatch[6:2];
	always @(*)
		case (cbc)
			&#39;h0: c0c1 = {i11, i11};
			&#39;h1: c0c1 = (au05z ? 2&#39;b01 : 2&#39;b11);
			&#39;h11: c0c1 = (au05z ? 2&#39;b00 : 2&#39;b11);
			&#39;h02: c0c1 = {1&#39;b0, ~psw[CF]};
			&#39;h12: c0c1 = {1&#39;b1, ~psw[CF]};
			&#39;h03: c0c1 = {psw[ZF], psw[ZF]};
			&#39;h04:
				case (nz1)
					&#39;b00: c0c1 = 2&#39;b10;
					&#39;b10: c0c1 = 2&#39;b01;
					&#39;b01, &#39;b11: c0c1 = 2&#39;b11;
				endcase
			&#39;h05: c0c1 = {psw[NF], 1&#39;b1};
			&#39;h15: c0c1 = {1&#39;b1, psw[NF]};
			&#39;h06: c0c1 = {(~nz1[1] &amp; ~nz1[0]), 1&#39;b1};
			&#39;h07:
				case (ms0)
					&#39;b10, &#39;b00: c0c1 = 2&#39;b11;
					&#39;b01: c0c1 = 2&#39;b01;
					&#39;b11: c0c1 = 2&#39;b10;
				endcase
			&#39;h08:
				case (m01)
					&#39;b0000, &#39;b0001, &#39;b0100, &#39;b0111: c0c1 = 2&#39;b11;
					&#39;b0010, &#39;b0011, &#39;b0101: c0c1 = 2&#39;b01;
					&#39;b0110: c0c1 = 2&#39;b10;
					default: c0c1 = 2&#39;b00;
				endcase
			&#39;h09: c0c1 = (ccTest ? 2&#39;b11 : 2&#39;b01);
			&#39;h19: c0c1 = (ccTest ? 2&#39;b11 : 2&#39;b10);
			&#39;h0c: c0c1 = (dcr4 ? 2&#39;b01 : 2&#39;b11);
			&#39;h1c: c0c1 = (dcr4 ? 2&#39;b10 : 2&#39;b11);
			&#39;h0a: c0c1 = (ze ? 2&#39;b11 : 2&#39;b00);
			&#39;h0b: c0c1 = ((nv == 2&#39;b00) ? 2&#39;b00 : 2&#39;b11);
			&#39;h0d: c0c1 = {~psw[VF], ~psw[VF]};
			&#39;h0e, &#39;h1e:
				case (enl)
					2&#39;b00: c0c1 = &#39;b10;
					2&#39;b10: c0c1 = &#39;b11;
					2&#39;b01, 2&#39;b11: c0c1 = {1&#39;b0, microLatch[6]};
				endcase
			default: c0c1 = 1&#39;sbX;
		endcase
	always @(*)
		case (Ird[11:8])
			&#39;h0: ccTest = 1&#39;b1;
			&#39;h1: ccTest = 1&#39;b0;
			&#39;h2: ccTest = (~psw[CF] &amp; ~psw[ZF]);
			&#39;h3: ccTest = (psw[CF] | psw[ZF]);
			&#39;h4: ccTest = ~psw[CF];
			&#39;h5: ccTest = psw[CF];
			&#39;h6: ccTest = ~psw[ZF];
			&#39;h7: ccTest = psw[ZF];
			&#39;h8: ccTest = ~psw[VF];
			&#39;h9: ccTest = psw[VF];
			&#39;ha: ccTest = ~psw[NF];
			&#39;hb: ccTest = psw[NF];
			&#39;hc: ccTest = ((psw[NF] &amp; psw[VF]) | (~psw[NF] &amp; ~psw[VF]));
			&#39;hd: ccTest = ((psw[NF] &amp; ~psw[VF]) | (~psw[NF] &amp; psw[VF]));
			&#39;he: ccTest = (((psw[NF] &amp; psw[VF]) &amp; ~psw[ZF]) | ((~psw[NF] &amp; ~psw[VF]) &amp; ~psw[ZF]));
			&#39;hf: ccTest = ((psw[ZF] | (psw[NF] &amp; ~psw[VF])) | (~psw[NF] &amp; psw[VF]));
		endcase
	reg rTrace;
	reg rInterrupt;
	reg rIllegal;
	reg rPriv;
	reg rLineA;
	reg rLineF;
	reg rExcRst;
	reg rExcAdrErr;
	reg rExcBusErr;
	reg rSpurious;
	reg rAutovec;
	wire grp1LatchEn;
	wire grp0LatchEn;
	assign grp1LatchEn = (microLatch[0] &amp; (microLatch[1] | !microLatch[4]));
	assign grp0LatchEn = (microLatch[4] &amp; !microLatch[1]);
	assign inGrp0Exc = ((rExcRst | rExcBusErr) | rExcAdrErr);
	always @(posedge Clks.clk) begin
		if ((grp0LatchEn &amp; enT3)) begin
			rExcRst &lt;= excRst;
			rExcBusErr &lt;= BerrA;
			rExcAdrErr &lt;= busAddrErr;
			rSpurious &lt;= Spuria;
			rAutovec &lt;= Avia;
		end
		if ((grp1LatchEn &amp; enT3)) begin
			rTrace &lt;= Tpend;
			rInterrupt &lt;= intPend;
			rIllegal &lt;= ((isIllegal &amp; ~isLineA) &amp; ~isLineF);
			rLineA &lt;= isLineA;
			rLineF &lt;= isLineF;
			rPriv &lt;= (isPriv &amp; !psw[SF]);
		end
	end
	always @(*) begin
		grp1Nma = TRAC1_NMA;
		if (rExcRst)
			tvn = 1&#39;sb0;
		else if ((rExcBusErr | rExcAdrErr))
			tvn = {1&#39;b1, rExcAdrErr};
		else if ((rSpurious | rAutovec))
			tvn = (rSpurious ? TVN_SPURIOUS : TVN_AUTOVEC);
		else if (rTrace)
			tvn = 9;
		else if (rInterrupt) begin
			tvn = TVN_INTERRUPT;
			grp1Nma = ITLX1_NMA;
		end
		else
			case (1&#39;b1)
				rIllegal: tvn = 4;
				rPriv: tvn = 8;
				rLineA: tvn = 10;
				rLineF: tvn = 11;
				default: tvn = 1;
			endcase
	end
	assign A0Sel = (((((rIllegal | rLineF) | rLineA) | rPriv) | rTrace) | rInterrupt);
	always @(posedge Clks.clk)
		if (Clks.extReset)
			a0Rst &lt;= 1&#39;b1;
		else if (enT3)
			a0Rst &lt;= 1&#39;b0;
endmodule
module busArbiter (
	Clks,
	BRi,
	BgackI,
	Halti,
	bgBlock,
	busAvail,
	BGn
);
	localparam DRESET = 0;
	localparam DIDLE = 1;
	localparam D1 = 2;
	localparam D_BR = 3;
	localparam D_BA = 4;
	localparam D_BRA = 5;
	localparam D3 = 6;
	localparam D2 = 7;
	input struct {
		logic clk;
		logic extReset;
		logic pwrUp;
		logic enPhi1;
		logic enPhi2;
	} Clks;
	input BRi;
	input BgackI;
	input Halti;
	input bgBlock;
	output busAvail;
	output reg BGn;
	reg [31:0] dmaPhase;
	reg [31:0] next;
	always @(*)
		case (dmaPhase)
			DRESET: next = DIDLE;
			DIDLE:
				if (bgBlock)
					next = DIDLE;
				else if (~BgackI)
					next = D_BA;
				else if (~BRi)
					next = D1;
				else
					next = DIDLE;
			D_BA:
				if ((~BRi &amp; !bgBlock))
					next = D3;
				else if ((~BgackI &amp; !bgBlock))
					next = D_BA;
				else
					next = DIDLE;
			D1: next = D_BR;
			D_BR: next = ((~BRi &amp; BgackI) ? D_BR : D_BA);
			D3: next = D_BRA;
			D_BRA:
				case ({BgackI, BRi})
					2&#39;b11: next = DIDLE;
					2&#39;b10: next = D_BR;
					2&#39;b01: next = D2;
					2&#39;b00: next = D_BRA;
				endcase
			D2: next = D_BA;
			default: next = DIDLE;
		endcase
	reg granting;
	always @(*)
		case (next)
			D1, D3, D_BR, D_BRA: granting = 1&#39;b1;
			default: granting = 1&#39;b0;
		endcase
	reg rGranted;
	assign busAvail = (((Halti &amp; BRi) &amp; BgackI) &amp; ~rGranted);
	always @(posedge Clks.clk) begin
		if (Clks.extReset) begin
			dmaPhase &lt;= DRESET;
			rGranted &lt;= 1&#39;b0;
		end
		else if (Clks.enPhi2) begin
			dmaPhase &lt;= next;
			rGranted &lt;= granting;
		end
		if (Clks.extReset)
			BGn &lt;= 1&#39;b1;
		else if (Clks.enPhi1)
			BGn &lt;= ~rGranted;
	end
endmodule
module busControl (
	Clks,
	enT1,
	enT4,
	permStart,
	permStop,
	iStop,
	aob0,
	isWrite,
	isByte,
	isRmc,
	busAvail,
	bgBlock,
	busAddrErr,
	waitBusCycle,
	busStarting,
	addrOe,
	bciWrite,
	rDtack,
	BeDebounced,
	Vpai,
	ASn,
	LDSn,
	UDSn,
	eRWn
);
	localparam SRESET = 0;
	localparam SIDLE = 1;
	localparam S0 = 2;
	localparam S2 = 3;
	localparam S4 = 4;
	localparam S6 = 5;
	localparam SRMC_RES = 6;
	input struct {
		logic clk;
		logic extReset;
		logic pwrUp;
		logic enPhi1;
		logic enPhi2;
	} Clks;
	input enT1;
	input enT4;
	input permStart;
	input permStop;
	input iStop;
	input aob0;
	input isWrite;
	input isByte;
	input isRmc;
	input busAvail;
	output bgBlock;
	output busAddrErr;
	output waitBusCycle;
	output busStarting;
	output reg addrOe;
	output bciWrite;
	input rDtack;
	input BeDebounced;
	input Vpai;
	output ASn;
	output LDSn;
	output UDSn;
	output eRWn;
	reg rAS;
	reg rLDS;
	reg rUDS;
	reg rRWn;
	assign ASn = rAS;
	assign LDSn = rLDS;
	assign UDSn = rUDS;
	assign eRWn = rRWn;
	reg dataOe;
	reg bcPend;
	reg isWriteReg;
	reg bciByte;
	reg isRmcReg;
	reg wendReg;
	assign bciWrite = isWriteReg;
	reg addrOeDelay;
	reg isByteT4;
	wire canStart;
	wire busEnd;
	wire bcComplete;
	wire bcReset;
	wire isRcmReset = ((bcComplete &amp; bcReset) &amp; isRmcReg);
	assign busAddrErr = (aob0 &amp; ~bciByte);
	wire busRetry = (~busAddrErr &amp; 1&#39;b0);
	reg [31:0] busPhase;
	reg [31:0] next;
	always @(posedge Clks.clk)
		if (Clks.extReset)
			busPhase &lt;= SRESET;
		else if (Clks.enPhi1)
			busPhase &lt;= next;
	always @(*)
		case (busPhase)
			SRESET: next = SIDLE;
			SRMC_RES: next = SIDLE;
			S0: next = S2;
			S2: next = S4;
			S4: next = (busEnd ? S6 : S4);
			S6: next = (isRcmReset ? SRMC_RES : (canStart ? S0 : SIDLE));
			SIDLE: next = (canStart ? S0 : SIDLE);
			default: next = SIDLE;
		endcase
	wire rmcIdle = (((busPhase == SIDLE) &amp; ~ASn) &amp; isRmcReg);
	assign canStart = ((((busAvail | rmcIdle) &amp; (bcPend | permStart)) &amp; !busRetry) &amp; !bcReset);
	wire busEnding = ((next == SIDLE) | (next == S0));
	assign busStarting = (busPhase == S0);
	assign busEnd = (~rDtack | iStop);
	assign bcComplete = (busPhase == S6);
	wire bciClear = (bcComplete &amp; ~busRetry);
	assign bcReset = (Clks.extReset | ((addrOeDelay &amp; BeDebounced) &amp; Vpai));
	assign waitBusCycle = (wendReg &amp; !bcComplete);
	assign bgBlock = (((busPhase == S0) &amp; ASn) | (busPhase == SRMC_RES));
	always @(posedge Clks.clk) begin
		if (Clks.extReset)
			addrOe &lt;= 1&#39;b0;
		else if ((Clks.enPhi2 &amp; (busPhase == S0)))
			addrOe &lt;= 1&#39;b1;
		else if ((Clks.enPhi1 &amp; (busPhase == SRMC_RES)))
			addrOe &lt;= 1&#39;b0;
		else if (((Clks.enPhi1 &amp; ~isRmcReg) &amp; busEnding))
			addrOe &lt;= 1&#39;b0;
		if (Clks.enPhi1)
			addrOeDelay &lt;= addrOe;
		if (Clks.extReset) begin
			rAS &lt;= 1&#39;b1;
			rUDS &lt;= 1&#39;b1;
			rLDS &lt;= 1&#39;b1;
			rRWn &lt;= 1&#39;b1;
			dataOe &lt;= 1&#39;sb0;
		end
		else begin
			if (((Clks.enPhi2 &amp; isWriteReg) &amp; (busPhase == S2)))
				dataOe &lt;= 1&#39;b1;
			else if ((Clks.enPhi1 &amp; (busEnding | (busPhase == SIDLE))))
				dataOe &lt;= 1&#39;b0;
			if ((Clks.enPhi1 &amp; busEnding))
				rRWn &lt;= 1&#39;b1;
			else if ((Clks.enPhi1 &amp; isWriteReg))
				if (((busPhase == S0) &amp; isWriteReg))
					rRWn &lt;= 1&#39;b0;
			if ((Clks.enPhi1 &amp; (busPhase == S0)))
				rAS &lt;= 1&#39;b0;
			else if ((Clks.enPhi2 &amp; (busPhase == SRMC_RES)))
				rAS &lt;= 1&#39;b1;
			else if (((Clks.enPhi2 &amp; bcComplete) &amp; ~SRMC_RES))
				if (~isRmcReg)
					rAS &lt;= 1&#39;b1;
			if ((Clks.enPhi1 &amp; (busPhase == S0)))
				if ((~isWriteReg &amp; !busAddrErr)) begin
					rUDS &lt;= ~(~bciByte | ~aob0);
					rLDS &lt;= ~(~bciByte | aob0);
				end
			else if ((((Clks.enPhi1 &amp; isWriteReg) &amp; (busPhase == S2)) &amp; !busAddrErr)) begin
				rUDS &lt;= ~(~bciByte | ~aob0);
				rLDS &lt;= ~(~bciByte | aob0);
			end
			else if ((Clks.enPhi2 &amp; bcComplete)) begin
				rUDS &lt;= 1&#39;b1;
				rLDS &lt;= 1&#39;b1;
			end
		end
	end
	always @(posedge Clks.clk)
		if (enT4)
			isByteT4 &lt;= isByte;
	always @(posedge Clks.clk)
		if (Clks.pwrUp) begin
			bcPend &lt;= 1&#39;b0;
			wendReg &lt;= 1&#39;b0;
			isWriteReg &lt;= 1&#39;b0;
			bciByte &lt;= 1&#39;b0;
			isRmcReg &lt;= 1&#39;b0;
		end
		else if ((Clks.enPhi2 &amp; (bciClear | bcReset))) begin
			bcPend &lt;= 1&#39;b0;
			wendReg &lt;= 1&#39;b0;
		end
		else begin
			if ((enT1 &amp; permStart)) begin
				isWriteReg &lt;= isWrite;
				bciByte &lt;= isByteT4;
				isRmcReg &lt;= (isRmc &amp; ~isWrite);
				bcPend &lt;= 1&#39;b1;
			end
			if (enT1)
				wendReg &lt;= permStop;
		end
endmodule
module uRom (
	clk,
	microAddr,
	microOutput
);
	localparam UADDR_WIDTH = 10;
	localparam UROM_WIDTH = 17;
	localparam UROM_DEPTH = 1024;
	input clk;
	input [(UADDR_WIDTH - 1):0] microAddr;
	output reg [(UROM_WIDTH - 1):0] microOutput;
	wire [(UROM_WIDTH - 1):0] uRam [0:(UROM_DEPTH - 1)];
	initial $readmemb(&#34;microrom.mem&#34;, uRam);
	always @(posedge clk) microOutput &lt;= uRam[microAddr];
endmodule
module nanoRom (
	clk,
	nanoAddr,
	nanoOutput
);
	localparam NADDR_WIDTH = 9;
	localparam NANO_WIDTH = 68;
	localparam NANO_DEPTH = 336;
	input clk;
	input [(NADDR_WIDTH - 1):0] nanoAddr;
	output reg [(NANO_WIDTH - 1):0] nanoOutput;
	wire [(NANO_WIDTH - 1):0] nRam [0:(NANO_DEPTH - 1)];
	initial $readmemb(&#34;nanorom.mem&#34;, nRam);
	always @(posedge clk) nanoOutput &lt;= nRam[nanoAddr];
endmodule
module microToNanoAddr (
	uAddr,
	orgAddr
);
	localparam UADDR_WIDTH = 10;
	localparam NADDR_WIDTH = 9;
	input [(UADDR_WIDTH - 1):0] uAddr;
	output [(NADDR_WIDTH - 1):0] orgAddr;
	wire [(UADDR_WIDTH - 1):2] baseAddr = uAddr[(UADDR_WIDTH - 1):2];
	reg [(NADDR_WIDTH - 1):2] orgBase;
	assign orgAddr = {orgBase, uAddr[1:0]};
	always @(baseAddr)
		case (baseAddr)
			&#39;h00: orgBase = 7&#39;h0;
			&#39;h01: orgBase = 7&#39;h1;
			&#39;h02: orgBase = 7&#39;h2;
			&#39;h03: orgBase = 7&#39;h2;
			&#39;h08: orgBase = 7&#39;h3;
			&#39;h09: orgBase = 7&#39;h4;
			&#39;h0A: orgBase = 7&#39;h5;
			&#39;h0B: orgBase = 7&#39;h5;
			&#39;h10: orgBase = 7&#39;h6;
			&#39;h11: orgBase = 7&#39;h7;
			&#39;h12: orgBase = 7&#39;h8;
			&#39;h13: orgBase = 7&#39;h8;
			&#39;h18: orgBase = 7&#39;h9;
			&#39;h19: orgBase = 7&#39;hA;
			&#39;h1A: orgBase = 7&#39;hB;
			&#39;h1B: orgBase = 7&#39;hB;
			&#39;h20: orgBase = 7&#39;hC;
			&#39;h21: orgBase = 7&#39;hD;
			&#39;h22: orgBase = 7&#39;hE;
			&#39;h23: orgBase = 7&#39;hD;
			&#39;h28: orgBase = 7&#39;hF;
			&#39;h29: orgBase = 7&#39;h10;
			&#39;h2A: orgBase = 7&#39;h11;
			&#39;h2B: orgBase = 7&#39;h10;
			&#39;h30: orgBase = 7&#39;h12;
			&#39;h31: orgBase = 7&#39;h13;
			&#39;h32: orgBase = 7&#39;h14;
			&#39;h33: orgBase = 7&#39;h14;
			&#39;h38: orgBase = 7&#39;h15;
			&#39;h39: orgBase = 7&#39;h16;
			&#39;h3A: orgBase = 7&#39;h17;
			&#39;h3B: orgBase = 7&#39;h17;
			&#39;h40: orgBase = 7&#39;h18;
			&#39;h41: orgBase = 7&#39;h18;
			&#39;h42: orgBase = 7&#39;h18;
			&#39;h43: orgBase = 7&#39;h18;
			&#39;h44: orgBase = 7&#39;h19;
			&#39;h45: orgBase = 7&#39;h19;
			&#39;h46: orgBase = 7&#39;h19;
			&#39;h47: orgBase = 7&#39;h19;
			&#39;h48: orgBase = 7&#39;h1A;
			&#39;h49: orgBase = 7&#39;h1A;
			&#39;h4A: orgBase = 7&#39;h1A;
			&#39;h4B: orgBase = 7&#39;h1A;
			&#39;h4C: orgBase = 7&#39;h1B;
			&#39;h4D: orgBase = 7&#39;h1B;
			&#39;h4E: orgBase = 7&#39;h1B;
			&#39;h4F: orgBase = 7&#39;h1B;
			&#39;h54: orgBase = 7&#39;h1C;
			&#39;h55: orgBase = 7&#39;h1D;
			&#39;h56: orgBase = 7&#39;h1E;
			&#39;h57: orgBase = 7&#39;h1F;
			&#39;h5C: orgBase = 7&#39;h20;
			&#39;h5D: orgBase = 7&#39;h21;
			&#39;h5E: orgBase = 7&#39;h22;
			&#39;h5F: orgBase = 7&#39;h23;
			&#39;h70: orgBase = 7&#39;h24;
			&#39;h71: orgBase = 7&#39;h24;
			&#39;h72: orgBase = 7&#39;h24;
			&#39;h73: orgBase = 7&#39;h24;
			&#39;h74: orgBase = 7&#39;h24;
			&#39;h75: orgBase = 7&#39;h24;
			&#39;h76: orgBase = 7&#39;h24;
			&#39;h77: orgBase = 7&#39;h24;
			&#39;h78: orgBase = 7&#39;h25;
			&#39;h79: orgBase = 7&#39;h25;
			&#39;h7A: orgBase = 7&#39;h25;
			&#39;h7B: orgBase = 7&#39;h25;
			&#39;h7C: orgBase = 7&#39;h25;
			&#39;h7D: orgBase = 7&#39;h25;
			&#39;h7E: orgBase = 7&#39;h25;
			&#39;h7F: orgBase = 7&#39;h25;
			&#39;h84: orgBase = 7&#39;h26;
			&#39;h85: orgBase = 7&#39;h27;
			&#39;h86: orgBase = 7&#39;h28;
			&#39;h87: orgBase = 7&#39;h29;
			&#39;h8C: orgBase = 7&#39;h2A;
			&#39;h8D: orgBase = 7&#39;h2B;
			&#39;h8E: orgBase = 7&#39;h2C;
			&#39;h8F: orgBase = 7&#39;h2D;
			&#39;h94: orgBase = 7&#39;h2E;
			&#39;h95: orgBase = 7&#39;h2F;
			&#39;h96: orgBase = 7&#39;h30;
			&#39;h97: orgBase = 7&#39;h31;
			&#39;h9C: orgBase = 7&#39;h32;
			&#39;h9D: orgBase = 7&#39;h33;
			&#39;h9E: orgBase = 7&#39;h34;
			&#39;h9F: orgBase = 7&#39;h35;
			&#39;hA4: orgBase = 7&#39;h36;
			&#39;hA5: orgBase = 7&#39;h36;
			&#39;hA6: orgBase = 7&#39;h37;
			&#39;hA7: orgBase = 7&#39;h37;
			&#39;hAC: orgBase = 7&#39;h38;
			&#39;hAD: orgBase = 7&#39;h38;
			&#39;hAE: orgBase = 7&#39;h39;
			&#39;hAF: orgBase = 7&#39;h39;
			&#39;hB4: orgBase = 7&#39;h3A;
			&#39;hB5: orgBase = 7&#39;h3A;
			&#39;hB6: orgBase = 7&#39;h3B;
			&#39;hB7: orgBase = 7&#39;h3B;
			&#39;hBC: orgBase = 7&#39;h3C;
			&#39;hBD: orgBase = 7&#39;h3C;
			&#39;hBE: orgBase = 7&#39;h3D;
			&#39;hBF: orgBase = 7&#39;h3D;
			&#39;hC0: orgBase = 7&#39;h3E;
			&#39;hC1: orgBase = 7&#39;h3F;
			&#39;hC2: orgBase = 7&#39;h40;
			&#39;hC3: orgBase = 7&#39;h41;
			&#39;hC8: orgBase = 7&#39;h42;
			&#39;hC9: orgBase = 7&#39;h43;
			&#39;hCA: orgBase = 7&#39;h44;
			&#39;hCB: orgBase = 7&#39;h45;
			&#39;hD0: orgBase = 7&#39;h46;
			&#39;hD1: orgBase = 7&#39;h47;
			&#39;hD2: orgBase = 7&#39;h48;
			&#39;hD3: orgBase = 7&#39;h49;
			&#39;hD8: orgBase = 7&#39;h4A;
			&#39;hD9: orgBase = 7&#39;h4B;
			&#39;hDA: orgBase = 7&#39;h4C;
			&#39;hDB: orgBase = 7&#39;h4D;
			&#39;hE0: orgBase = 7&#39;h4E;
			&#39;hE1: orgBase = 7&#39;h4E;
			&#39;hE2: orgBase = 7&#39;h4F;
			&#39;hE3: orgBase = 7&#39;h4F;
			&#39;hE8: orgBase = 7&#39;h50;
			&#39;hE9: orgBase = 7&#39;h50;
			&#39;hEA: orgBase = 7&#39;h51;
			&#39;hEB: orgBase = 7&#39;h51;
			&#39;hF0: orgBase = 7&#39;h52;
			&#39;hF1: orgBase = 7&#39;h52;
			&#39;hF2: orgBase = 7&#39;h52;
			&#39;hF3: orgBase = 7&#39;h52;
			&#39;hF8: orgBase = 7&#39;h53;
			&#39;hF9: orgBase = 7&#39;h53;
			&#39;hFA: orgBase = 7&#39;h53;
			&#39;hFB: orgBase = 7&#39;h53;
			default: orgBase = 1&#39;sbX;
		endcase
endmodule
module fx68kAlu (
	clk,
	pwrUp,
	enT1,
	enT3,
	enT4,
	ird,
	aluColumn,
	aluDataCtrl,
	aluAddrCtrl,
	alueClkEn,
	ftu2Ccr,
	init,
	finish,
	aluIsByte,
	ftu,
	alub,
	iDataBus,
	iAddrBus,
	ze,
	alue,
	ccr,
	aluOut
);
	localparam OP_AND = 1;
	localparam OP_SUB = 2;
	localparam OP_SUBX = 3;
	localparam OP_ADD = 4;
	localparam OP_EXT = 5;
	localparam OP_SBCD = 6;
	localparam OP_SUB0 = 7;
	localparam OP_OR = 8;
	localparam OP_EOR = 9;
	localparam OP_SUBC = 10;
	localparam OP_ADDC = 11;
	localparam OP_ADDX = 12;
	localparam OP_ASL = 13;
	localparam OP_ASR = 14;
	localparam OP_LSL = 15;
	localparam OP_LSR = 16;
	localparam OP_ROL = 17;
	localparam OP_ROR = 18;
	localparam OP_ROXL = 19;
	localparam OP_ROXR = 20;
	localparam OP_SLAA = 21;
	localparam OP_ABCD = 22;
	input clk;
	input pwrUp;
	input enT1;
	input enT3;
	input enT4;
	input [15:0] ird;
	input [2:0] aluColumn;
	input [1:0] aluDataCtrl;
	input aluAddrCtrl;
	input alueClkEn;
	input ftu2Ccr;
	input init;
	input finish;
	input aluIsByte;
	input [15:0] ftu;
	input [15:0] alub;
	input [15:0] iDataBus;
	input [15:0] iAddrBus;
	output ze;
	output reg [15:0] alue;
	output wire [7:0] ccr;
	output [15:0] aluOut;
	localparam CF = 0;
	localparam VF = 1;
	localparam ZF = 2;
	localparam NF = 3;
	localparam XF = 4;
	reg [15:0] aluLatch;
	reg [4:0] pswCcr;
	reg [4:0] ccrCore;
	reg [15:0] result;
	reg [4:0] ccrTemp;
	reg coreH;
	wire [15:0] subResult;
	wire subHcarry;
	wire subCout;
	wire subOv;
	assign aluOut = aluLatch;
	assign ze = ~ccrCore[ZF];
	reg [15:0] row;
	reg isArX;
	reg noCcrEn;
	reg isByte;
	reg [4:0] ccrMask;
	reg [4:0] oper;
	reg [15:0] aOperand;
	reg [15:0] dOperand;
	wire isCorf = (aluDataCtrl == 2&#39;b10);
	wire [15:0] cRow;
	wire cIsArX;
	wire cNoCcrEn;
	rowDecoder rowDecoder(
		.ird(ird),
		.row(cRow),
		.noCcrEn(cNoCcrEn),
		.isArX(cIsArX)
	);
	wire [4:0] cMask;
	wire [4:0] aluOp;
	aluGetOp aluGetOp(
		.row(row),
		.col(aluColumn),
		.isCorf(isCorf),
		.aluOp(aluOp)
	);
	ccrTable ccrTable(
		.col(aluColumn),
		.row(row),
		.finish(finish),
		.ccrMask(cMask)
	);
	wire shftIsMul = row[7];
	wire shftIsDiv = row[1];
	wire [31:0] shftResult;
	reg [7:0] bcdLatch;
	reg bcdCarry;
	reg bcdOverf;
	reg isLong;
	reg rIrd8;
	reg isShift;
	reg shftCin;
	reg shftRight;
	reg addCin;
	always @(posedge clk) begin
		if (enT3) begin
			row &lt;= cRow;
			isArX &lt;= cIsArX;
			noCcrEn &lt;= cNoCcrEn;
			rIrd8 &lt;= ird[8];
			isByte &lt;= aluIsByte;
		end
		if (enT4) begin
			isLong &lt;= (((ird[7] &amp; ~ird[6]) | shftIsMul) | shftIsDiv);
			ccrMask &lt;= cMask;
			oper &lt;= aluOp;
		end
	end
	always @(*) begin
		aOperand = (aluAddrCtrl ? alub : iAddrBus);
		case (aluDataCtrl)
			2&#39;b00: dOperand = iDataBus;
			2&#39;b01: dOperand = &#39;h0000;
			2&#39;b11: dOperand = &#39;hffff;
			2&#39;b10: dOperand = 1&#39;sbX;
		endcase
	end
	wire shftMsb = (isLong ? alue[15] : (isByte ? aOperand[7] : aOperand[15]));
	aluShifter shifter(
		.data({alue, aOperand}),
		.swapWords((shftIsMul | shftIsDiv)),
		.cin(shftCin),
		.dir(shftRight),
		.isByte(isByte),
		.isLong(isLong),
		.result(shftResult)
	);
	wire [7:0] bcdResult;
	wire bcdC;
	wire bcdV;
	aluCorf aluCorf(
		.binResult(aluLatch[7:0]),
		.hCarry(coreH),
		.bAdd((oper != OP_SBCD)),
		.cin(pswCcr[XF]),
		.bcdResult(bcdResult),
		.dC(bcdC),
		.ov(bcdV)
	);
	always @(posedge clk)
		if (enT1) begin
			bcdLatch &lt;= bcdResult;
			bcdCarry &lt;= bcdC;
			bcdOverf &lt;= bcdV;
		end
	always @(*)
		case (oper)
			OP_ADD, OP_SUB: addCin = 1&#39;b0;
			OP_SUB0: addCin = 1&#39;b1;
			OP_ADDC, OP_SUBC: addCin = ccrCore[CF];
			OP_ADDX, OP_SUBX: addCin = pswCcr[XF];
			default: addCin = 1&#39;bX;
		endcase
	always @(*) begin
		case (oper)
			OP_LSL, OP_ASL, OP_ROL, OP_ROXL, OP_SLAA: shftRight = 1&#39;b0;
			OP_LSR, OP_ASR, OP_ROR, OP_ROXR: shftRight = 1&#39;b1;
			default: shftRight = 1&#39;bX;
		endcase
		case (oper)
			OP_LSR, OP_ASL, OP_LSL: shftCin = 1&#39;b0;
			OP_ROL, OP_ASR: shftCin = shftMsb;
			OP_ROR: shftCin = aOperand[0];
			OP_ROXL, OP_ROXR:
				if (shftIsMul)
					shftCin = (rIrd8 ? (pswCcr[NF] ^ pswCcr[VF]) : pswCcr[CF]);
				else
					shftCin = pswCcr[XF];
			OP_SLAA: shftCin = aluColumn[1];
			default: shftCin = 1&#39;sbX;
		endcase
	end
	always @(*) begin
		mySubber(aOperand, dOperand, addCin, (((oper == OP_ADD) | (oper == OP_ADDC)) | (oper == OP_ADDX)), isByte, subResult, subCout, subOv);
		isShift = 1&#39;b0;
		case (oper)
			OP_AND: result = (aOperand &amp; dOperand);
			OP_OR: result = (aOperand | dOperand);
			OP_EOR: result = (aOperand ^ dOperand);
			OP_EXT: result = {{8 {aOperand[7]}}, aOperand[7:0]};
			OP_SLAA, OP_ASL, OP_ASR, OP_LSL, OP_LSR, OP_ROL, OP_ROR, OP_ROXL, OP_ROXR: begin
				result = shftResult[15:0];
				isShift = 1&#39;b1;
			end
			OP_ADD, OP_ADDC, OP_ADDX, OP_SUB, OP_SUBC, OP_SUB0, OP_SUBX: result = subResult;
			OP_ABCD, OP_SBCD: result = {8&#39;hXX, bcdLatch};
			default: result = 1&#39;sbX;
		endcase
	end
	task mySubber;
		input reg [15:0] inpa;
		input reg [15:0] inpb;
		input reg cin;
		input reg bAdd;
		input reg isByte;
		output reg [15:0] result;
		output cout;
		output ov;
		reg [16:0] rtemp;
		reg rm;
		reg sm;
		reg dm;
		reg tsm;
		begin
			if (isByte) begin
				rtemp = (bAdd ? (({1&#39;b0, inpb[7:0]} + {1&#39;b0, inpa[7:0]}) + cin) : (({1&#39;b0, inpb[7:0]} - {1&#39;b0, inpa[7:0]}) - cin));
				result = {{8 {rtemp[7]}}, rtemp[7:0]};
				cout = rtemp[8];
			end
			else begin
				rtemp = (bAdd ? (({1&#39;b0, inpb} + {1&#39;b0, inpa}) + cin) : (({1&#39;b0, inpb} - {1&#39;b0, inpa}) - cin));
				result = rtemp[15:0];
				cout = rtemp[16];
			end
			rm = (isByte ? rtemp[7] : rtemp[15]);
			dm = (isByte ? inpb[7] : inpb[15]);
			tsm = (isByte ? inpa[7] : inpa[15]);
			sm = (bAdd ? tsm : ~tsm);
			ov = (((sm &amp; dm) &amp; ~rm) | ((~sm &amp; ~dm) &amp; rm));
			subHcarry = ((inpa[4] ^ inpb[4]) ^ rtemp[4]);
		end
	endtask
	always @(*) begin
		ccrTemp[XF] = pswCcr[XF];
		ccrTemp[CF] = 0;
		ccrTemp[VF] = 0;
		ccrTemp[ZF] = (isByte ? ~|result[7:0] : ~|result);
		ccrTemp[NF] = (isByte ? result[7] : result[15]);
		case (oper)
			OP_EXT:
				if ((aluColumn == 5)) begin
					ccrTemp[VF] = 1&#39;b1;
					ccrTemp[NF] = 1&#39;b1;
				end
			OP_SUB0, OP_OR, OP_EOR: begin
				ccrTemp[CF] = 0;
				ccrTemp[VF] = 0;
			end
			OP_AND: begin
				if (((aluColumn == 1) &amp; (row[11] | row[8])))
					ccrTemp[CF] = pswCcr[XF];
				else
					ccrTemp[CF] = 0;
				ccrTemp[VF] = 0;
			end
			OP_SLAA: ccrTemp[CF] = aOperand[15];
			OP_LSL, OP_ROXL: begin
				ccrTemp[CF] = shftMsb;
				ccrTemp[XF] = shftMsb;
				ccrTemp[VF] = 1&#39;b0;
			end
			OP_LSR, OP_ROXR: begin
				ccrTemp[CF] = (shftIsMul ? 1&#39;b0 : aOperand[0]);
				ccrTemp[XF] = aOperand[0];
				ccrTemp[VF] = 0;
			end
			OP_ASL: begin
				ccrTemp[XF] = shftMsb;
				ccrTemp[CF] = shftMsb;
				ccrTemp[VF] = (pswCcr[VF] | (shftMsb ^ (isLong ? alue[14] : (isByte ? aOperand[6] : aOperand[14]))));
			end
			OP_ASR: begin
				ccrTemp[XF] = aOperand[0];
				ccrTemp[CF] = aOperand[0];
				ccrTemp[VF] = 0;
			end
			OP_ROL: ccrTemp[CF] = shftMsb;
			OP_ROR: ccrTemp[CF] = aOperand[0];
			OP_ADD, OP_ADDC, OP_ADDX, OP_SUB, OP_SUBC, OP_SUBX: begin
				ccrTemp[CF] = subCout;
				ccrTemp[XF] = subCout;
				ccrTemp[VF] = subOv;
			end
			OP_ABCD, OP_SBCD: begin
				ccrTemp[XF] = bcdCarry;
				ccrTemp[CF] = bcdCarry;
				ccrTemp[VF] = bcdOverf;
			end
		endcase
	end
	reg [4:0] ccrMasked;
	always @(*) begin
		ccrMasked = ((ccrTemp &amp; ccrMask) | (pswCcr &amp; ~ccrMask));
		if ((finish | isArX))
			ccrMasked[ZF] = (ccrTemp[ZF] &amp; pswCcr[ZF]);
	end
	always @(posedge clk) begin
		if (enT3) begin
			if (|aluColumn) begin
				aluLatch &lt;= result;
				coreH &lt;= subHcarry;
				if (|aluColumn)
					ccrCore &lt;= ccrTemp;
			end
			if (alueClkEn)
				alue &lt;= iDataBus;
			else if ((isShift &amp; |aluColumn))
				alue &lt;= shftResult[31:16];
		end
		if (pwrUp)
			pswCcr &lt;= 1&#39;sb0;
		else if ((enT3 &amp; ftu2Ccr))
			pswCcr &lt;= ftu[4:0];
		else if (((enT3 &amp; ~noCcrEn) &amp; (finish | init)))
			pswCcr &lt;= ccrMasked;
	end
	assign ccr = {3&#39;b0, pswCcr};
endmodule
module aluCorf (
	binResult,
	bAdd,
	cin,
	hCarry,
	bcdResult,
	dC,
	ov
);
	input [7:0] binResult;
	input bAdd;
	input cin;
	input hCarry;
	output [7:0] bcdResult;
	output dC;
	output reg ov;
	reg [8:0] htemp;
	reg [4:0] hNib;
	wire lowC = (hCarry | (bAdd ? gt9(binResult[3:0]) : 1&#39;b0));
	wire highC = (cin | (bAdd ? (gt9(htemp[7:4]) | htemp[8]) : 1&#39;b0));
	always @(*)
		if (bAdd) begin
			htemp = ({1&#39;b0, binResult} + (lowC ? 4&#39;h6 : 4&#39;h0));
			hNib = (htemp[8:4] + (highC ? 4&#39;h6 : 4&#39;h0));
			ov = (hNib[3] &amp; ~binResult[7]);
		end
		else begin
			htemp = ({1&#39;b0, binResult} - (lowC ? 4&#39;h6 : 4&#39;h0));
			hNib = (htemp[8:4] - (highC ? 4&#39;h6 : 4&#39;h0));
			ov = (~hNib[3] &amp; binResult[7]);
		end
	assign bcdResult = {hNib[3:0], htemp[3:0]};
	assign dC = (hNib[4] | cin);
	function gt9;
		input reg [3:0] nib;
		gt9 = (nib[3] &amp; (nib[2] | nib[1]));
	endfunction
endmodule
module aluShifter (
	data,
	isByte,
	isLong,
	swapWords,
	dir,
	cin,
	result
);
	input [31:0] data;
	input isByte;
	input isLong;
	input swapWords;
	input dir;
	input cin;
	output reg [31:0] result;
	reg [31:0] tdata;
	always @(*) begin
		tdata = data;
		if ((isByte &amp; dir))
			tdata[8] = cin;
		else if ((!isLong &amp; dir))
			tdata[16] = cin;
	end
	always @(*)
		if ((swapWords &amp; dir))
			result = {tdata[0], tdata[31:17], cin, tdata[15:1]};
		else if (swapWords)
			result = {tdata[30:16], cin, tdata[14:0], tdata[31]};
		else if (dir)
			result = {cin, tdata[31:1]};
		else
			result = {tdata[30:0], cin};
endmodule
module aluGetOp (
	row,
	col,
	isCorf,
	aluOp
);
	localparam OP_AND = 1;
	localparam OP_SUB = 2;
	localparam OP_SUBX = 3;
	localparam OP_ADD = 4;
	localparam OP_EXT = 5;
	localparam OP_SBCD = 6;
	localparam OP_SUB0 = 7;
	localparam OP_OR = 8;
	localparam OP_EOR = 9;
	localparam OP_SUBC = 10;
	localparam OP_ADDC = 11;
	localparam OP_ADDX = 12;
	localparam OP_ASL = 13;
	localparam OP_ASR = 14;
	localparam OP_LSL = 15;
	localparam OP_LSR = 16;
	localparam OP_ROL = 17;
	localparam OP_ROR = 18;
	localparam OP_ROXL = 19;
	localparam OP_ROXR = 20;
	localparam OP_SLAA = 21;
	localparam OP_ABCD = 22;
	input [15:0] row;
	input [2:0] col;
	input isCorf;
	output reg [4:0] aluOp;
	always @(*) begin
		aluOp = 1&#39;sbX;
		case (col)
			1: aluOp = OP_AND;
			5: aluOp = OP_EXT;
			default: case (1&#39;b1)
			row[1]:
				case (col)
					2: aluOp = OP_SUB;
					3: aluOp = OP_SUBC;
					4, 6: aluOp = OP_SLAA;
				endcase
			row[2]:
				case (col)
					2: aluOp = OP_ADD;
					3: aluOp = OP_ADDC;
					4: aluOp = OP_ASR;
				endcase
			row[3]:
				case (col)
					2: aluOp = OP_ADDX;
					3: aluOp = (isCorf ? OP_ABCD : OP_ADD);
					4: aluOp = OP_ASL;
				endcase
			row[4]: aluOp = ((col == 4) ? OP_LSL : OP_AND);
			row[5], row[6]:
				case (col)
					2: aluOp = OP_SUB;
					3: aluOp = OP_SUBC;
					4: aluOp = OP_LSR;
				endcase
			row[7]:
				case (col)
					2: aluOp = OP_SUB;
					3: aluOp = OP_ADD;
					4: aluOp = OP_ROXR;
				endcase
			row[8]:
				case (col)
					2: aluOp = OP_EXT;
					3: aluOp = OP_AND;
					4: aluOp = OP_ROXR;
				endcase
			row[9]:
				case (col)
					2: aluOp = OP_SUBX;
					3: aluOp = OP_SBCD;
					4: aluOp = OP_ROL;
				endcase
			row[10]:
				case (col)
					2: aluOp = OP_SUBX;
					3: aluOp = OP_SUBC;
					4: aluOp = OP_ROR;
				endcase
			row[11]:
				case (col)
					2: aluOp = OP_SUB0;
					3: aluOp = OP_SUB0;
					4: aluOp = OP_ROXL;
				endcase
			row[12]: aluOp = OP_ADDX;
			row[13]: aluOp = OP_EOR;
			row[14]: aluOp = ((col == 4) ? OP_EOR : OP_OR);
			row[15]: aluOp = ((col == 3) ? OP_ADD : OP_OR);
		endcase
		endcase
	end
endmodule
module rowDecoder (
	ird,
	row,
	noCcrEn,
	isArX
);
	input [15:0] ird;
	output reg [15:0] row;
	output noCcrEn;
	output reg isArX;
	wire eaRdir = (ird[5:4] == 2&#39;b00);
	wire eaAdir = (ird[5:3] == 3&#39;b001);
	wire size11 = (ird[7] &amp; ird[6]);
	always @(*)
		case (ird[15:12])
			&#39;h4, &#39;h9, &#39;hd: isArX = (row[10] | row[12]);
			default: isArX = 1&#39;b0;
		endcase
	always @(*)
		case (ird[15:12])
			&#39;h4:
				if (ird[8])
					row = 16&#39;h0040;
				else
					case (ird[11:9])
						&#39;b000: row = 16&#39;h0400;
						&#39;b001: row = 16&#39;h0010;
						&#39;b010: row = 16&#39;h0020;
						&#39;b011: row = 16&#39;h0800;
						&#39;b100: row = (ird[7] ? 16&#39;h0100 : 16&#39;h0200);
						&#39;b101: row = 16&#39;h8000;
						default: row = 0;
					endcase
			&#39;h0:
				if (ird[8])
					row = (ird[7] ? 16&#39;h4000 : 16&#39;h2000);
				else
					case (ird[11:9])
						&#39;b000: row = 16&#39;h4000;
						&#39;b001: row = 16&#39;h0010;
						&#39;b010: row = 16&#39;h0020;
						&#39;b011: row = 16&#39;h0004;
						&#39;b100: row = (ird[7] ? 16&#39;h4000 : 16&#39;h2000);
						&#39;b101: row = 16&#39;h2000;
						&#39;b110: row = 16&#39;h0040;
						default: row = 0;
					endcase
			&#39;h1, &#39;h2, &#39;h3: row = 16&#39;h0004;
			&#39;h5:
				if (size11)
					row = 16&#39;h8000;
				else
					row = (ird[8] ? 16&#39;h0020 : 16&#39;h0004);
			&#39;h6: row = 0;
			&#39;h7: row = 16&#39;h0004;
			&#39;h8:
				if (size11)
					row = 16&#39;h0002;
				else if ((ird[8] &amp; eaRdir))
					row = 16&#39;h0200;
				else
					row = 16&#39;h4000;
			&#39;h9:
				if (((ird[8] &amp; ~size11) &amp; eaRdir))
					row = 16&#39;h0400;
				else
					row = 16&#39;h0020;
			&#39;hb:
				if (((ird[8] &amp; ~size11) &amp; ~eaAdir))
					row = 16&#39;h2000;
				else
					row = 16&#39;h0040;
			&#39;hc:
				if (size11)
					row = 16&#39;h0080;
				else if ((ird[8] &amp; eaRdir))
					row = 16&#39;h0008;
				else
					row = 16&#39;h0010;
			&#39;hd:
				if (((ird[8] &amp; ~size11) &amp; eaRdir))
					row = 16&#39;h1000;
				else
					row = 16&#39;h0004;
			&#39;he: begin : sv2v_autoblock_4
				reg [1:0] stype;
				if (size11)
					stype = ird[10:9];
				else
					stype = ird[4:3];
				case ({stype, ird[8]})
					0: row = 16&#39;h0004;
					1: row = 16&#39;h0008;
					2: row = 16&#39;h0020;
					3: row = 16&#39;h0010;
					4: row = 16&#39;h0100;
					5: row = 16&#39;h0800;
					6: row = 16&#39;h0400;
					7: row = 16&#39;h0200;
				endcase
			end
			default: row = 0;
		endcase
	assign noCcrEn = (((((ird[15] &amp; ~ird[13]) &amp; ird[12]) &amp; size11) | ((ird[15:12] == 4&#39;h5) &amp; eaAdir)) | (((~ird[15] &amp; ~ird[14]) &amp; ird[13]) &amp; (ird[8:6] == 3&#39;b001)));
endmodule
module ccrTable (
	col,
	row,
	finish,
	ccrMask
);
	localparam MASK_NBITS = 5;
	input [2:0] col;
	input [15:0] row;
	input finish;
	output reg [(MASK_NBITS - 1):0] ccrMask;
	localparam KNZ00 = 5&#39;b01111;
	localparam KKZKK = 5&#39;b00100;
	localparam KNZKK = 5&#39;b01100;
	localparam KNZ10 = 5&#39;b01111;
	localparam KNZ0C = 5&#39;b01111;
	localparam KNZVC = 5&#39;b01111;
	localparam XNKVC = 5&#39;b11011;
	localparam CUPDALL = 5&#39;b11111;
	localparam CUNUSED = 5&#39;bxxxxx;
	reg [(MASK_NBITS - 1):0] ccrMask1;
	always @(*)
		case (col)
			1: ccrMask = ccrMask1;
			2, 3:
				case (1&#39;b1)
					row[1]: ccrMask = KNZ0C;
					row[3], row[9]: ccrMask = ((col == 2) ? XNKVC : CUPDALL);
					row[2], row[5], row[10], row[12]: ccrMask = CUPDALL;
					row[6], row[7], row[11]: ccrMask = KNZVC;
					row[4], row[8], row[13], row[14]: ccrMask = KNZ00;
					row[15]: ccrMask = 5&#39;b0;
				endcase
			4:
				case (row)
					16&#39;h0004, 16&#39;h0008, 16&#39;h0010, 16&#39;h0020: ccrMask = CUPDALL;
					16&#39;h0080: ccrMask = KNZ00;
					16&#39;h0200, 16&#39;h0400: ccrMask = KNZ00;
					16&#39;h0100, 16&#39;h0800: ccrMask = CUPDALL;
					default: ccrMask = CUNUSED;
				endcase
			5: ccrMask = (row[1] ? KNZ10 : 5&#39;b0);
			default: ccrMask = CUNUSED;
		endcase
	always @(*)
		if (finish)
			ccrMask1 = (row[7] ? KNZ00 : KNZKK);
		else
			ccrMask1 = ((row[13] | row[14]) ? KKZKK : KNZ00);
endmodule
module pla_lined (
	movEa,
	col,
	opcode,
	lineBmap,
	palIll,
	plaA1,
	plaA2,
	plaA3
);
	input [3:0] movEa;
	input [3:0] col;
	input [15:0] opcode;
	input [15:0] lineBmap;
	output palIll;
	output wire [9:0] plaA1;
	output wire [9:0] plaA2;
	output wire [9:0] plaA3;
	wire [3:0] line = opcode[15:12];
	wire [2:0] row86 = opcode[8:6];
	reg [15:0] arIll;
	reg [9:0] arA1 [15:0];
	reg [9:0] arA23 [15:0];
	reg [9:0] scA3;
	reg illMisc;
	reg [9:0] a1Misc;
	assign palIll = |(arIll &amp; lineBmap);
	assign plaA1 = arA1[line];
	assign plaA2 = arA23[line];
	assign plaA3 = (lineBmap[0] ? scA3 : arA23[line]);
	always @(*) begin
		arIll[&#39;h6] = 1&#39;b0;
		arA23[&#39;h6] = 1&#39;sbX;
		if ((opcode[11:8] == 4&#39;h1))
			arA1[&#39;h6] = (|opcode[7:0] ? &#39;h089 : &#39;h0A9);
		else
			arA1[&#39;h6] = (|opcode[7:0] ? &#39;h308 : &#39;h068);
		arIll[&#39;h7] = opcode[8];
		arA23[&#39;h7] = 1&#39;sbX;
		arA1[&#39;h7] = &#39;h23B;
		arIll[&#39;ha] = 1&#39;b1;
		arIll[&#39;hf] = 1&#39;b1;
		arA1[&#39;ha] = 1&#39;sbX;
		arA1[&#39;hf] = 1&#39;sbX;
		arA23[&#39;ha] = 1&#39;sbX;
		arA23[&#39;hf] = 1&#39;sbX;
	end
	always @(*)
		if (((~opcode[11] &amp; opcode[7]) &amp; opcode[6])) begin
			arA23[&#39;he] = &#39;h3C7;
			case (col)
				2: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = &#39;h006;
				end
				3: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = &#39;h21C;
				end
				4: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = &#39;h103;
				end
				5: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = &#39;h1C2;
				end
				6: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = &#39;h1E3;
				end
				7: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = &#39;h00A;
				end
				8: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = &#39;h1E2;
				end
				default: begin
				arIll[&#39;he] = 1&#39;b1;
				arA1[&#39;he] = 1&#39;sbX;
			end
			endcase
		end
		else begin
			arA23[&#39;he] = 1&#39;sbX;
			case (opcode[7:6])
				2&#39;b00, 2&#39;b01: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = (opcode[5] ? &#39;h382 : &#39;h381);
				end
				2&#39;b10: begin
					arIll[&#39;he] = 1&#39;b0;
					arA1[&#39;he] = (opcode[5] ? &#39;h386 : &#39;h385);
				end
				2&#39;b11: begin
					arIll[&#39;he] = 1&#39;b1;
					arA1[&#39;he] = 1&#39;sbX;
				end
			endcase
		end
	always @(*) begin
		illMisc = 1&#39;b0;
		case (opcode[5:3])
			3&#39;b000, 3&#39;b001: a1Misc = &#39;h1D0;
			3&#39;b010: a1Misc = &#39;h30B;
			3&#39;b011: a1Misc = &#39;h119;
			3&#39;b100: a1Misc = &#39;h2F5;
			3&#39;b101: a1Misc = &#39;h230;
			3&#39;b110:
				case (opcode[2:0])
					3&#39;b110: a1Misc = &#39;h06D;
					3&#39;b000: a1Misc = &#39;h3A6;
					3&#39;b001: a1Misc = &#39;h363;
					3&#39;b010: a1Misc = &#39;h3A2;
					3&#39;b011: a1Misc = &#39;h12A;
					3&#39;b111: a1Misc = &#39;h12A;
					3&#39;b101: a1Misc = &#39;h126;
					default: begin
					illMisc = 1&#39;b1;
					a1Misc = 1&#39;sbX;
				end
				endcase
			default: begin
			illMisc = 1&#39;b1;
			a1Misc = 1&#39;sbX;
		end
		endcase
	end
	always @(*)
		if (((opcode[11:6] &amp; &#39;h1F) == &#39;h8))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h100;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h299;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h299;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h299;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h299;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h299;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h299;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h299;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1CC;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h37) == &#39;h0))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h100;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h299;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h299;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h299;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h299;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h299;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h299;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h299;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1CC;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h1F) == &#39;h9))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h100;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h299;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h299;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h299;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h299;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h299;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h299;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h299;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1CC;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h37) == &#39;h1))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h100;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h299;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h299;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h299;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h299;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h299;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h299;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h299;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1CC;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h1F) == &#39;hA))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h10C;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00B;
					scA3 = &#39;h29D;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00F;
					scA3 = &#39;h29D;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h179;
					scA3 = &#39;h29D;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1C6;
					scA3 = &#39;h29D;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E7;
					scA3 = &#39;h29D;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00E;
					scA3 = &#39;h29D;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E6;
					scA3 = &#39;h29D;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h37) == &#39;h2))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h10C;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00B;
					scA3 = &#39;h29D;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00F;
					scA3 = &#39;h29D;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h179;
					scA3 = &#39;h29D;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1C6;
					scA3 = &#39;h29D;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E7;
					scA3 = &#39;h29D;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00E;
					scA3 = &#39;h29D;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E6;
					scA3 = &#39;h29D;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h37) == &#39;h10))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h100;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h299;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h299;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h299;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h299;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h299;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h299;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h299;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h37) == &#39;h11))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h100;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h299;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h299;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h299;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h299;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h299;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h299;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h299;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h37) == &#39;h12))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h10C;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00B;
					scA3 = &#39;h29D;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00F;
					scA3 = &#39;h29D;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h179;
					scA3 = &#39;h29D;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1C6;
					scA3 = &#39;h29D;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E7;
					scA3 = &#39;h29D;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00E;
					scA3 = &#39;h29D;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E6;
					scA3 = &#39;h29D;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h7) == &#39;h4))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E7;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1D2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h006;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h21C;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h103;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1C2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E3;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h00A;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1C2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E3;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h215;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h0EA;
					arA23[&#39;h0] = &#39;h0AB;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h7) == &#39;h5))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3EF;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1D6;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h006;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h21C;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h103;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1C2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E3;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h00A;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h7) == &#39;h7))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3EF;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1CE;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h006;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h21C;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h103;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1C2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E3;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h00A;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h081;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h7) == &#39;h6))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3EB;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1CA;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h006;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h069;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h21C;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h069;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h103;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h069;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1C2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h069;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E3;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h069;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h00A;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h069;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h1E2;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = &#39;h069;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h20))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h3E7;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h215;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h215;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h215;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h215;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h215;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h215;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h215;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h215;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h215;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h21))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h3EF;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h081;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h081;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h081;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h081;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h081;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h081;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h081;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h23))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h3EF;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h081;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h081;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h081;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h081;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h081;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h081;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h081;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h22))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h3EB;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h069;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h069;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h069;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h069;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h069;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h069;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h069;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h30))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h108;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h087;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h087;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h087;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h087;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h087;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h087;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h087;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h31))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h108;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h006;
					scA3 = &#39;h087;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h21C;
					scA3 = &#39;h087;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h103;
					scA3 = &#39;h087;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1C2;
					scA3 = &#39;h087;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E3;
					scA3 = &#39;h087;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h00A;
					scA3 = &#39;h087;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h2B9;
					arA23[&#39;h0] = &#39;h1E2;
					scA3 = &#39;h087;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h32))
			case (col)
				0: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h104;
					scA3 = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00B;
					scA3 = &#39;h08F;
				end
				3: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00F;
					scA3 = &#39;h08F;
				end
				4: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h179;
					scA3 = &#39;h08F;
				end
				5: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1C6;
					scA3 = &#39;h08F;
				end
				6: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E7;
					scA3 = &#39;h08F;
				end
				7: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h00E;
					scA3 = &#39;h08F;
				end
				8: begin
					arIll[&#39;h0] = 1&#39;b0;
					arA1[&#39;h0] = &#39;h3E0;
					arA23[&#39;h0] = &#39;h1E6;
					scA3 = &#39;h08F;
				end
				9: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h0] = 1&#39;b1;
					arA1[&#39;h0] = 1&#39;sbX;
					arA23[&#39;h0] = 1&#39;sbX;
					scA3 = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h0] = 1&#39;b1;
				arA1[&#39;h0] = 1&#39;sbX;
				arA23[&#39;h0] = 1&#39;sbX;
				scA3 = 1&#39;sbX;
			end
			endcase
		else begin
			arIll[&#39;h0] = 1&#39;b1;
			arA1[&#39;h0] = 1&#39;sbX;
			arA23[&#39;h0] = 1&#39;sbX;
			scA3 = 1&#39;sbX;
		end
	always @(*)
		if (((opcode[11:6] &amp; &#39;h27) == &#39;h0))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h133;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h2B8;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h2B8;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h2B8;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h2B8;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h2B8;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h2B8;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h2B8;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h27) == &#39;h1))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h133;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h2B8;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h2B8;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h2B8;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h2B8;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h2B8;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h2B8;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h2B8;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h27) == &#39;h2))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h137;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00B;
					arA23[&#39;h4] = &#39;h2BC;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00F;
					arA23[&#39;h4] = &#39;h2BC;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h179;
					arA23[&#39;h4] = &#39;h2BC;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C6;
					arA23[&#39;h4] = &#39;h2BC;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E7;
					arA23[&#39;h4] = &#39;h2BC;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00E;
					arA23[&#39;h4] = &#39;h2BC;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E6;
					arA23[&#39;h4] = &#39;h2BC;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h3))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h3A5;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h3A1;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h3A1;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h3A1;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h3A1;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h3A1;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h3A1;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h3A1;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h13))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h301;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h159;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h159;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h159;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h159;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h159;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h159;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h159;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h159;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h159;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h0EA;
					arA23[&#39;h4] = &#39;h301;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h1B))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h301;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h159;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h159;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h159;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h159;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h159;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h159;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h159;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h159;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h159;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h0EA;
					arA23[&#39;h4] = &#39;h301;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h20))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h13B;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h15C;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h15C;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h15C;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h15C;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h15C;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h15C;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h15C;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h21))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h341;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h17C;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h17D;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1FF;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h178;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1FA;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h17D;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1FF;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h22))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h133;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h3A0;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h3A4;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F1;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h325;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1ED;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E5;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h23))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h232;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h3A0;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h3A4;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F1;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h325;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1ED;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E5;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h28))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h12D;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h3C3;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h3C3;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h3C3;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h3C3;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h3C3;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h3C3;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h3C3;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h29))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h12D;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h3C3;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h3C3;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h3C3;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h3C3;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h3C3;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h3C3;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h3C3;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h2A))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h125;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00B;
					arA23[&#39;h4] = &#39;h3CB;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00F;
					arA23[&#39;h4] = &#39;h3CB;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h179;
					arA23[&#39;h4] = &#39;h3CB;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C6;
					arA23[&#39;h4] = &#39;h3CB;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E7;
					arA23[&#39;h4] = &#39;h3CB;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00E;
					arA23[&#39;h4] = &#39;h3CB;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E6;
					arA23[&#39;h4] = &#39;h3CB;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h2B))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h345;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h343;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h343;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h343;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h343;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h343;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h343;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h343;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h3E) == &#39;h32))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h127;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h123;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1FD;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F5;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F9;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E9;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1FD;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F5;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h7) == &#39;h6))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h152;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h006;
					arA23[&#39;h4] = &#39;h151;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h21C;
					arA23[&#39;h4] = &#39;h151;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h103;
					arA23[&#39;h4] = &#39;h151;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h151;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h151;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h00A;
					arA23[&#39;h4] = &#39;h151;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E2;
					arA23[&#39;h4] = &#39;h151;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1C2;
					arA23[&#39;h4] = &#39;h151;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1E3;
					arA23[&#39;h4] = &#39;h151;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h0EA;
					arA23[&#39;h4] = &#39;h152;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if (((opcode[11:6] &amp; &#39;h7) == &#39;h7))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h2F1;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h2F2;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1FB;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h275;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h3E4;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h2F2;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1FB;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h3A))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h273;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h2B0;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F3;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h293;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F2;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h2B0;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F3;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h3B))
			case (col)
				0: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				1: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				2: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h255;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				3: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				4: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				5: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h2B4;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				6: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F7;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				7: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h297;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				8: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F6;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				9: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h2B4;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				10: begin
					arIll[&#39;h4] = 1&#39;b0;
					arA1[&#39;h4] = &#39;h1F7;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				11: begin
					arIll[&#39;h4] = 1&#39;b1;
					arA1[&#39;h4] = 1&#39;sbX;
					arA23[&#39;h4] = 1&#39;sbX;
				end
				default: begin
				arIll[&#39;h4] = 1&#39;b1;
				arA1[&#39;h4] = 1&#39;sbX;
				arA23[&#39;h4] = 1&#39;sbX;
			end
			endcase
		else if ((opcode[11:6] == &#39;h39)) begin
			arIll[&#39;h4] = illMisc;
			arA1[&#39;h4] = a1Misc;
			arA23[&#39;h4] = 1&#39;sbX;
		end
		else begin
			arIll[&#39;h4] = 1&#39;b1;
			arA1[&#39;h4] = 1&#39;sbX;
			arA23[&#39;h4] = 1&#39;sbX;
		end
	always @(*) begin
		case (movEa)
			0:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h121;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h29B;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h29B;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h29B;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h29B;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h29B;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h29B;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h29B;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h29B;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h29B;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h121;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			2:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h2FA;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h3AB;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h3AB;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h3AB;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h3AB;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h3AB;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h3AB;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h3AB;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h3AB;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h3AB;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h2FA;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			3:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h2FE;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h3AF;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h3AF;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h3AF;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h3AF;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h3AF;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h3AF;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h3AF;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h3AF;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h3AF;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h2FE;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			4:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h2F8;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h38B;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h38B;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h38B;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h38B;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h38B;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h38B;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h38B;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h38B;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h38B;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h2F8;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			5:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h2DA;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h38A;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h38A;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h38A;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h38A;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h38A;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h38A;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h38A;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h38A;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h38A;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h2DA;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			6:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1EB;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h298;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h298;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h298;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h298;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h298;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h298;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h298;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h298;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h298;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h1EB;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			7:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h2D9;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h388;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h388;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h388;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h388;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h388;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h388;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h388;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h388;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h388;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h2D9;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			8:
				case (col)
					0: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1EA;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h1] = 1&#39;b1;
						arA1[&#39;h1] = 1&#39;sbX;
						arA23[&#39;h1] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h006;
						arA23[&#39;h1] = &#39;h32B;
					end
					3: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h21C;
						arA23[&#39;h1] = &#39;h32B;
					end
					4: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h103;
						arA23[&#39;h1] = &#39;h32B;
					end
					5: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h32B;
					end
					6: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h32B;
					end
					7: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h00A;
						arA23[&#39;h1] = &#39;h32B;
					end
					8: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E2;
						arA23[&#39;h1] = &#39;h32B;
					end
					9: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1C2;
						arA23[&#39;h1] = &#39;h32B;
					end
					10: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h1E3;
						arA23[&#39;h1] = &#39;h32B;
					end
					11: begin
						arIll[&#39;h1] = 1&#39;b0;
						arA1[&#39;h1] = &#39;h0EA;
						arA23[&#39;h1] = &#39;h1EA;
					end
					default: begin
					arIll[&#39;h1] = 1&#39;b1;
					arA1[&#39;h1] = 1&#39;sbX;
					arA23[&#39;h1] = 1&#39;sbX;
				end
				endcase
			default: begin
			arIll[&#39;h1] = 1&#39;b1;
			arA1[&#39;h1] = 1&#39;sbX;
			arA23[&#39;h1] = 1&#39;sbX;
		end
		endcase
		case (movEa)
			0:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h129;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h129;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h29F;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h29F;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h29F;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h29F;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h29F;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h29F;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h29F;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h29F;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h29F;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h129;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			1:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h129;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h129;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h29F;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h29F;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h29F;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h29F;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h29F;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h29F;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h29F;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h29F;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h29F;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h129;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			2:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2F9;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2F9;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h3A9;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h3A9;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h3A9;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h3A9;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h3A9;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h3A9;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h3A9;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h3A9;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h3A9;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h2F9;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			3:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2FD;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2FD;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h3AD;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h3AD;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h3AD;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h3AD;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h3AD;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h3AD;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h3AD;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h3AD;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h3AD;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h2FD;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			4:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2FC;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2FC;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h38F;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h38F;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h38F;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h38F;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h38F;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h38F;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h38F;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h38F;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h38F;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h2FC;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			5:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2DE;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2DE;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h38E;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h38E;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h38E;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h38E;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h38E;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h38E;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h38E;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h38E;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h38E;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h2DE;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			6:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1EF;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1EF;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h29C;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h29C;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h29C;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h29C;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h29C;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h29C;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h29C;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h29C;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h29C;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h1EF;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			7:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2DD;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h2DD;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h38C;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h38C;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h38C;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h38C;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h38C;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h38C;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h38C;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h38C;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h38C;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h2DD;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			8:
				case (col)
					0: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1EE;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1EE;
						arA23[&#39;h2] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00B;
						arA23[&#39;h2] = &#39;h30F;
					end
					3: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00F;
						arA23[&#39;h2] = &#39;h30F;
					end
					4: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h179;
						arA23[&#39;h2] = &#39;h30F;
					end
					5: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h30F;
					end
					6: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h30F;
					end
					7: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h00E;
						arA23[&#39;h2] = &#39;h30F;
					end
					8: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E6;
						arA23[&#39;h2] = &#39;h30F;
					end
					9: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1C6;
						arA23[&#39;h2] = &#39;h30F;
					end
					10: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h1E7;
						arA23[&#39;h2] = &#39;h30F;
					end
					11: begin
						arIll[&#39;h2] = 1&#39;b0;
						arA1[&#39;h2] = &#39;h0A7;
						arA23[&#39;h2] = &#39;h1EE;
					end
					default: begin
					arIll[&#39;h2] = 1&#39;b1;
					arA1[&#39;h2] = 1&#39;sbX;
					arA23[&#39;h2] = 1&#39;sbX;
				end
				endcase
			default: begin
			arIll[&#39;h2] = 1&#39;b1;
			arA1[&#39;h2] = 1&#39;sbX;
			arA23[&#39;h2] = 1&#39;sbX;
		end
		endcase
		case (movEa)
			0:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h121;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h121;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h29B;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h29B;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h29B;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h29B;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h29B;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h29B;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h29B;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h29B;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h29B;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h121;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			1:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h279;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h279;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h158;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h158;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h158;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h158;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h158;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h158;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h158;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h158;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h158;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h279;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			2:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2FA;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2FA;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h3AB;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h3AB;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h3AB;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h3AB;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h3AB;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h3AB;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h3AB;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h3AB;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h3AB;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h2FA;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			3:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2FE;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2FE;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h3AF;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h3AF;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h3AF;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h3AF;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h3AF;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h3AF;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h3AF;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h3AF;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h3AF;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h2FE;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			4:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2F8;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2F8;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h38B;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h38B;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h38B;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h38B;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h38B;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h38B;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h38B;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h38B;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h38B;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h2F8;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			5:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2DA;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2DA;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h38A;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h38A;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h38A;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h38A;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h38A;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h38A;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h38A;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h38A;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h38A;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h2DA;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			6:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1EB;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1EB;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h298;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h298;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h298;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h298;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h298;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h298;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h298;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h298;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h298;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h1EB;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			7:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2D9;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h2D9;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h388;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h388;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h388;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h388;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h388;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h388;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h388;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h388;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h388;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h2D9;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			8:
				case (col)
					0: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1EA;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1EA;
						arA23[&#39;h3] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h006;
						arA23[&#39;h3] = &#39;h32B;
					end
					3: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h21C;
						arA23[&#39;h3] = &#39;h32B;
					end
					4: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h103;
						arA23[&#39;h3] = &#39;h32B;
					end
					5: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h32B;
					end
					6: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h32B;
					end
					7: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h00A;
						arA23[&#39;h3] = &#39;h32B;
					end
					8: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E2;
						arA23[&#39;h3] = &#39;h32B;
					end
					9: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1C2;
						arA23[&#39;h3] = &#39;h32B;
					end
					10: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h1E3;
						arA23[&#39;h3] = &#39;h32B;
					end
					11: begin
						arIll[&#39;h3] = 1&#39;b0;
						arA1[&#39;h3] = &#39;h0EA;
						arA23[&#39;h3] = &#39;h1EA;
					end
					default: begin
					arIll[&#39;h3] = 1&#39;b1;
					arA1[&#39;h3] = 1&#39;sbX;
					arA23[&#39;h3] = 1&#39;sbX;
				end
				endcase
			default: begin
			arIll[&#39;h3] = 1&#39;b1;
			arA1[&#39;h3] = 1&#39;sbX;
			arA23[&#39;h3] = 1&#39;sbX;
		end
		endcase
		case (row86)
			3&#39;b000:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2D8;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b1;
						arA1[&#39;h5] = 1&#39;sbX;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h006;
						arA23[&#39;h5] = &#39;h2F3;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h21C;
						arA23[&#39;h5] = &#39;h2F3;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h103;
						arA23[&#39;h5] = &#39;h2F3;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E3;
						arA23[&#39;h5] = &#39;h2F3;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00A;
						arA23[&#39;h5] = &#39;h2F3;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
			3&#39;b001:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2D8;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2DC;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h006;
						arA23[&#39;h5] = &#39;h2F3;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h21C;
						arA23[&#39;h5] = &#39;h2F3;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h103;
						arA23[&#39;h5] = &#39;h2F3;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E3;
						arA23[&#39;h5] = &#39;h2F3;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00A;
						arA23[&#39;h5] = &#39;h2F3;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
			3&#39;b010:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2DC;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2DC;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00B;
						arA23[&#39;h5] = &#39;h2F7;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00F;
						arA23[&#39;h5] = &#39;h2F7;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h179;
						arA23[&#39;h5] = &#39;h2F7;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C6;
						arA23[&#39;h5] = &#39;h2F7;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E7;
						arA23[&#39;h5] = &#39;h2F7;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00E;
						arA23[&#39;h5] = &#39;h2F7;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E6;
						arA23[&#39;h5] = &#39;h2F7;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
			3&#39;b011:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h384;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h06C;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h006;
						arA23[&#39;h5] = &#39;h380;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h21C;
						arA23[&#39;h5] = &#39;h380;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h103;
						arA23[&#39;h5] = &#39;h380;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C2;
						arA23[&#39;h5] = &#39;h380;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E3;
						arA23[&#39;h5] = &#39;h380;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00A;
						arA23[&#39;h5] = &#39;h380;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E2;
						arA23[&#39;h5] = &#39;h380;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
			3&#39;b100:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2D8;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b1;
						arA1[&#39;h5] = 1&#39;sbX;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h006;
						arA23[&#39;h5] = &#39;h2F3;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h21C;
						arA23[&#39;h5] = &#39;h2F3;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h103;
						arA23[&#39;h5] = &#39;h2F3;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E3;
						arA23[&#39;h5] = &#39;h2F3;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00A;
						arA23[&#39;h5] = &#39;h2F3;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
			3&#39;b101:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2D8;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2DC;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h006;
						arA23[&#39;h5] = &#39;h2F3;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h21C;
						arA23[&#39;h5] = &#39;h2F3;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h103;
						arA23[&#39;h5] = &#39;h2F3;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E3;
						arA23[&#39;h5] = &#39;h2F3;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00A;
						arA23[&#39;h5] = &#39;h2F3;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E2;
						arA23[&#39;h5] = &#39;h2F3;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
			3&#39;b110:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2DC;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h2DC;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00B;
						arA23[&#39;h5] = &#39;h2F7;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00F;
						arA23[&#39;h5] = &#39;h2F7;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h179;
						arA23[&#39;h5] = &#39;h2F7;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C6;
						arA23[&#39;h5] = &#39;h2F7;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E7;
						arA23[&#39;h5] = &#39;h2F7;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00E;
						arA23[&#39;h5] = &#39;h2F7;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E6;
						arA23[&#39;h5] = &#39;h2F7;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
			3&#39;b111:
				case (col)
					0: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h384;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h06C;
						arA23[&#39;h5] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h006;
						arA23[&#39;h5] = &#39;h380;
					end
					3: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h21C;
						arA23[&#39;h5] = &#39;h380;
					end
					4: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h103;
						arA23[&#39;h5] = &#39;h380;
					end
					5: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1C2;
						arA23[&#39;h5] = &#39;h380;
					end
					6: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E3;
						arA23[&#39;h5] = &#39;h380;
					end
					7: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h00A;
						arA23[&#39;h5] = &#39;h380;
					end
					8: begin
						arIll[&#39;h5] = 1&#39;b0;
						arA1[&#39;h5] = &#39;h1E2;
						arA23[&#39;h5] = &#39;h380;
					end
					default: begin
					arIll[&#39;h5] = 1&#39;b1;
					arA1[&#39;h5] = 1&#39;sbX;
					arA23[&#39;h5] = 1&#39;sbX;
				end
				endcase
		endcase
		case (row86)
			3&#39;b000:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C1;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h006;
						arA23[&#39;h8] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h21C;
						arA23[&#39;h8] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h103;
						arA23[&#39;h8] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00A;
						arA23[&#39;h8] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E2;
						arA23[&#39;h8] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h0EA;
						arA23[&#39;h8] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
			3&#39;b001:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C1;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h006;
						arA23[&#39;h8] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h21C;
						arA23[&#39;h8] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h103;
						arA23[&#39;h8] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00A;
						arA23[&#39;h8] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E2;
						arA23[&#39;h8] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h0EA;
						arA23[&#39;h8] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
			3&#39;b010:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C5;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00B;
						arA23[&#39;h8] = &#39;h1CB;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00F;
						arA23[&#39;h8] = &#39;h1CB;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h179;
						arA23[&#39;h8] = &#39;h1CB;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C6;
						arA23[&#39;h8] = &#39;h1CB;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E7;
						arA23[&#39;h8] = &#39;h1CB;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00E;
						arA23[&#39;h8] = &#39;h1CB;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E6;
						arA23[&#39;h8] = &#39;h1CB;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C6;
						arA23[&#39;h8] = &#39;h1CB;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E7;
						arA23[&#39;h8] = &#39;h1CB;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h0A7;
						arA23[&#39;h8] = &#39;h1C5;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
			3&#39;b011:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h0A6;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h006;
						arA23[&#39;h8] = &#39;h0A4;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h21C;
						arA23[&#39;h8] = &#39;h0A4;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h103;
						arA23[&#39;h8] = &#39;h0A4;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h0A4;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h0A4;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00A;
						arA23[&#39;h8] = &#39;h0A4;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E2;
						arA23[&#39;h8] = &#39;h0A4;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h0A4;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h0A4;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h0EA;
						arA23[&#39;h8] = &#39;h0A6;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
			3&#39;b100:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1CD;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h107;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h006;
						arA23[&#39;h8] = &#39;h299;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h21C;
						arA23[&#39;h8] = &#39;h299;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h103;
						arA23[&#39;h8] = &#39;h299;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h299;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h299;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00A;
						arA23[&#39;h8] = &#39;h299;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E2;
						arA23[&#39;h8] = &#39;h299;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
			3&#39;b101:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h006;
						arA23[&#39;h8] = &#39;h299;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h21C;
						arA23[&#39;h8] = &#39;h299;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h103;
						arA23[&#39;h8] = &#39;h299;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h299;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h299;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00A;
						arA23[&#39;h8] = &#39;h299;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E2;
						arA23[&#39;h8] = &#39;h299;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
			3&#39;b110:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00B;
						arA23[&#39;h8] = &#39;h29D;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00F;
						arA23[&#39;h8] = &#39;h29D;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h179;
						arA23[&#39;h8] = &#39;h29D;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C6;
						arA23[&#39;h8] = &#39;h29D;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E7;
						arA23[&#39;h8] = &#39;h29D;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00E;
						arA23[&#39;h8] = &#39;h29D;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E6;
						arA23[&#39;h8] = &#39;h29D;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
			3&#39;b111:
				case (col)
					0: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h0AE;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h8] = 1&#39;b1;
						arA1[&#39;h8] = 1&#39;sbX;
						arA23[&#39;h8] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h006;
						arA23[&#39;h8] = &#39;h0AC;
					end
					3: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h21C;
						arA23[&#39;h8] = &#39;h0AC;
					end
					4: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h103;
						arA23[&#39;h8] = &#39;h0AC;
					end
					5: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h0AC;
					end
					6: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h0AC;
					end
					7: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h00A;
						arA23[&#39;h8] = &#39;h0AC;
					end
					8: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E2;
						arA23[&#39;h8] = &#39;h0AC;
					end
					9: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1C2;
						arA23[&#39;h8] = &#39;h0AC;
					end
					10: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h1E3;
						arA23[&#39;h8] = &#39;h0AC;
					end
					11: begin
						arIll[&#39;h8] = 1&#39;b0;
						arA1[&#39;h8] = &#39;h0EA;
						arA23[&#39;h8] = &#39;h0AE;
					end
					default: begin
					arIll[&#39;h8] = 1&#39;b1;
					arA1[&#39;h8] = 1&#39;sbX;
					arA23[&#39;h8] = 1&#39;sbX;
				end
				endcase
		endcase
		case (row86)
			3&#39;b000:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C1;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h006;
						arA23[&#39;h9] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h21C;
						arA23[&#39;h9] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h103;
						arA23[&#39;h9] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00A;
						arA23[&#39;h9] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E2;
						arA23[&#39;h9] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h0EA;
						arA23[&#39;h9] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
			3&#39;b001:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C1;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C1;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h006;
						arA23[&#39;h9] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h21C;
						arA23[&#39;h9] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h103;
						arA23[&#39;h9] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00A;
						arA23[&#39;h9] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E2;
						arA23[&#39;h9] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h0EA;
						arA23[&#39;h9] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
			3&#39;b010:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C5;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C5;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00B;
						arA23[&#39;h9] = &#39;h1CB;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00F;
						arA23[&#39;h9] = &#39;h1CB;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h179;
						arA23[&#39;h9] = &#39;h1CB;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C6;
						arA23[&#39;h9] = &#39;h1CB;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E7;
						arA23[&#39;h9] = &#39;h1CB;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00E;
						arA23[&#39;h9] = &#39;h1CB;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E6;
						arA23[&#39;h9] = &#39;h1CB;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C6;
						arA23[&#39;h9] = &#39;h1CB;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E7;
						arA23[&#39;h9] = &#39;h1CB;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h0A7;
						arA23[&#39;h9] = &#39;h1C5;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
			3&#39;b011:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C9;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C9;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h006;
						arA23[&#39;h9] = &#39;h1C7;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h21C;
						arA23[&#39;h9] = &#39;h1C7;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h103;
						arA23[&#39;h9] = &#39;h1C7;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h1C7;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h1C7;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00A;
						arA23[&#39;h9] = &#39;h1C7;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E2;
						arA23[&#39;h9] = &#39;h1C7;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h1C7;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h1C7;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h0EA;
						arA23[&#39;h9] = &#39;h1C9;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
			3&#39;b100:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C1;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h10F;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h006;
						arA23[&#39;h9] = &#39;h299;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h21C;
						arA23[&#39;h9] = &#39;h299;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h103;
						arA23[&#39;h9] = &#39;h299;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h299;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h299;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00A;
						arA23[&#39;h9] = &#39;h299;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E2;
						arA23[&#39;h9] = &#39;h299;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
			3&#39;b101:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C1;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h10F;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h006;
						arA23[&#39;h9] = &#39;h299;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h21C;
						arA23[&#39;h9] = &#39;h299;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h103;
						arA23[&#39;h9] = &#39;h299;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C2;
						arA23[&#39;h9] = &#39;h299;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E3;
						arA23[&#39;h9] = &#39;h299;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00A;
						arA23[&#39;h9] = &#39;h299;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E2;
						arA23[&#39;h9] = &#39;h299;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
			3&#39;b110:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C5;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h10B;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00B;
						arA23[&#39;h9] = &#39;h29D;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00F;
						arA23[&#39;h9] = &#39;h29D;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h179;
						arA23[&#39;h9] = &#39;h29D;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C6;
						arA23[&#39;h9] = &#39;h29D;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E7;
						arA23[&#39;h9] = &#39;h29D;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00E;
						arA23[&#39;h9] = &#39;h29D;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E6;
						arA23[&#39;h9] = &#39;h29D;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b1;
						arA1[&#39;h9] = 1&#39;sbX;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
			3&#39;b111:
				case (col)
					0: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C5;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C5;
						arA23[&#39;h9] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00B;
						arA23[&#39;h9] = &#39;h1CB;
					end
					3: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00F;
						arA23[&#39;h9] = &#39;h1CB;
					end
					4: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h179;
						arA23[&#39;h9] = &#39;h1CB;
					end
					5: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C6;
						arA23[&#39;h9] = &#39;h1CB;
					end
					6: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E7;
						arA23[&#39;h9] = &#39;h1CB;
					end
					7: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h00E;
						arA23[&#39;h9] = &#39;h1CB;
					end
					8: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E6;
						arA23[&#39;h9] = &#39;h1CB;
					end
					9: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1C6;
						arA23[&#39;h9] = &#39;h1CB;
					end
					10: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h1E7;
						arA23[&#39;h9] = &#39;h1CB;
					end
					11: begin
						arIll[&#39;h9] = 1&#39;b0;
						arA1[&#39;h9] = &#39;h0A7;
						arA23[&#39;h9] = &#39;h1C5;
					end
					default: begin
					arIll[&#39;h9] = 1&#39;b1;
					arA1[&#39;h9] = 1&#39;sbX;
					arA23[&#39;h9] = 1&#39;sbX;
				end
				endcase
		endcase
		case (row86)
			3&#39;b000:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D1;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h006;
						arA23[&#39;hb] = &#39;h1D3;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h21C;
						arA23[&#39;hb] = &#39;h1D3;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h103;
						arA23[&#39;hb] = &#39;h1D3;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h1D3;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h1D3;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00A;
						arA23[&#39;hb] = &#39;h1D3;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E2;
						arA23[&#39;hb] = &#39;h1D3;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h1D3;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h1D3;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h0EA;
						arA23[&#39;hb] = &#39;h1D1;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
			3&#39;b001:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D1;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D1;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h006;
						arA23[&#39;hb] = &#39;h1D3;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h21C;
						arA23[&#39;hb] = &#39;h1D3;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h103;
						arA23[&#39;hb] = &#39;h1D3;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h1D3;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h1D3;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00A;
						arA23[&#39;hb] = &#39;h1D3;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E2;
						arA23[&#39;hb] = &#39;h1D3;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h1D3;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h1D3;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h0EA;
						arA23[&#39;hb] = &#39;h1D1;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
			3&#39;b010:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D5;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D5;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00B;
						arA23[&#39;hb] = &#39;h1D7;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00F;
						arA23[&#39;hb] = &#39;h1D7;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h179;
						arA23[&#39;hb] = &#39;h1D7;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C6;
						arA23[&#39;hb] = &#39;h1D7;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E7;
						arA23[&#39;hb] = &#39;h1D7;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00E;
						arA23[&#39;hb] = &#39;h1D7;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E6;
						arA23[&#39;hb] = &#39;h1D7;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C6;
						arA23[&#39;hb] = &#39;h1D7;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E7;
						arA23[&#39;hb] = &#39;h1D7;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h0A7;
						arA23[&#39;hb] = &#39;h1D5;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
			3&#39;b011:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D9;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D9;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h006;
						arA23[&#39;hb] = &#39;h1CF;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h21C;
						arA23[&#39;hb] = &#39;h1CF;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h103;
						arA23[&#39;hb] = &#39;h1CF;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h1CF;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h1CF;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00A;
						arA23[&#39;hb] = &#39;h1CF;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E2;
						arA23[&#39;hb] = &#39;h1CF;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h1CF;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h1CF;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h0EA;
						arA23[&#39;hb] = &#39;h1D9;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
			3&#39;b100:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h100;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h06B;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h006;
						arA23[&#39;hb] = &#39;h299;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h21C;
						arA23[&#39;hb] = &#39;h299;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h103;
						arA23[&#39;hb] = &#39;h299;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h299;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h299;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00A;
						arA23[&#39;hb] = &#39;h299;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E2;
						arA23[&#39;hb] = &#39;h299;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
			3&#39;b101:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h100;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h06B;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h006;
						arA23[&#39;hb] = &#39;h299;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h21C;
						arA23[&#39;hb] = &#39;h299;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h103;
						arA23[&#39;hb] = &#39;h299;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C2;
						arA23[&#39;hb] = &#39;h299;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E3;
						arA23[&#39;hb] = &#39;h299;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00A;
						arA23[&#39;hb] = &#39;h299;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E2;
						arA23[&#39;hb] = &#39;h299;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
			3&#39;b110:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h10C;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h06F;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00B;
						arA23[&#39;hb] = &#39;h29D;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00F;
						arA23[&#39;hb] = &#39;h29D;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h179;
						arA23[&#39;hb] = &#39;h29D;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C6;
						arA23[&#39;hb] = &#39;h29D;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E7;
						arA23[&#39;hb] = &#39;h29D;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00E;
						arA23[&#39;hb] = &#39;h29D;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E6;
						arA23[&#39;hb] = &#39;h29D;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b1;
						arA1[&#39;hb] = 1&#39;sbX;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
			3&#39;b111:
				case (col)
					0: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D5;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1D5;
						arA23[&#39;hb] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00B;
						arA23[&#39;hb] = &#39;h1D7;
					end
					3: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00F;
						arA23[&#39;hb] = &#39;h1D7;
					end
					4: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h179;
						arA23[&#39;hb] = &#39;h1D7;
					end
					5: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C6;
						arA23[&#39;hb] = &#39;h1D7;
					end
					6: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E7;
						arA23[&#39;hb] = &#39;h1D7;
					end
					7: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h00E;
						arA23[&#39;hb] = &#39;h1D7;
					end
					8: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E6;
						arA23[&#39;hb] = &#39;h1D7;
					end
					9: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1C6;
						arA23[&#39;hb] = &#39;h1D7;
					end
					10: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h1E7;
						arA23[&#39;hb] = &#39;h1D7;
					end
					11: begin
						arIll[&#39;hb] = 1&#39;b0;
						arA1[&#39;hb] = &#39;h0A7;
						arA23[&#39;hb] = &#39;h1D5;
					end
					default: begin
					arIll[&#39;hb] = 1&#39;b1;
					arA1[&#39;hb] = 1&#39;sbX;
					arA23[&#39;hb] = 1&#39;sbX;
				end
				endcase
		endcase
		case (row86)
			3&#39;b000:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C1;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h006;
						arA23[&#39;hc] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h21C;
						arA23[&#39;hc] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h103;
						arA23[&#39;hc] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00A;
						arA23[&#39;hc] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E2;
						arA23[&#39;hc] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h0EA;
						arA23[&#39;hc] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
			3&#39;b001:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C1;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h006;
						arA23[&#39;hc] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h21C;
						arA23[&#39;hc] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h103;
						arA23[&#39;hc] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00A;
						arA23[&#39;hc] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E2;
						arA23[&#39;hc] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h0EA;
						arA23[&#39;hc] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
			3&#39;b010:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C5;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00B;
						arA23[&#39;hc] = &#39;h1CB;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00F;
						arA23[&#39;hc] = &#39;h1CB;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h179;
						arA23[&#39;hc] = &#39;h1CB;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C6;
						arA23[&#39;hc] = &#39;h1CB;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E7;
						arA23[&#39;hc] = &#39;h1CB;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00E;
						arA23[&#39;hc] = &#39;h1CB;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E6;
						arA23[&#39;hc] = &#39;h1CB;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C6;
						arA23[&#39;hc] = &#39;h1CB;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E7;
						arA23[&#39;hc] = &#39;h1CB;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h0A7;
						arA23[&#39;hc] = &#39;h1C5;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
			3&#39;b011:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h15B;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h006;
						arA23[&#39;hc] = &#39;h15A;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h21C;
						arA23[&#39;hc] = &#39;h15A;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h103;
						arA23[&#39;hc] = &#39;h15A;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h15A;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h15A;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00A;
						arA23[&#39;hc] = &#39;h15A;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E2;
						arA23[&#39;hc] = &#39;h15A;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h15A;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h15A;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h0EA;
						arA23[&#39;hc] = &#39;h15B;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
			3&#39;b100:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1CD;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h107;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h006;
						arA23[&#39;hc] = &#39;h299;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h21C;
						arA23[&#39;hc] = &#39;h299;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h103;
						arA23[&#39;hc] = &#39;h299;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h299;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h299;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00A;
						arA23[&#39;hc] = &#39;h299;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E2;
						arA23[&#39;hc] = &#39;h299;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
			3&#39;b101:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h3E3;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h3E3;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h006;
						arA23[&#39;hc] = &#39;h299;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h21C;
						arA23[&#39;hc] = &#39;h299;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h103;
						arA23[&#39;hc] = &#39;h299;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h299;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h299;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00A;
						arA23[&#39;hc] = &#39;h299;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E2;
						arA23[&#39;hc] = &#39;h299;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
			3&#39;b110:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h3E3;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00B;
						arA23[&#39;hc] = &#39;h29D;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00F;
						arA23[&#39;hc] = &#39;h29D;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h179;
						arA23[&#39;hc] = &#39;h29D;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C6;
						arA23[&#39;hc] = &#39;h29D;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E7;
						arA23[&#39;hc] = &#39;h29D;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00E;
						arA23[&#39;hc] = &#39;h29D;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E6;
						arA23[&#39;hc] = &#39;h29D;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
			3&#39;b111:
				case (col)
					0: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h15B;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hc] = 1&#39;b1;
						arA1[&#39;hc] = 1&#39;sbX;
						arA23[&#39;hc] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h006;
						arA23[&#39;hc] = &#39;h15A;
					end
					3: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h21C;
						arA23[&#39;hc] = &#39;h15A;
					end
					4: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h103;
						arA23[&#39;hc] = &#39;h15A;
					end
					5: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h15A;
					end
					6: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h15A;
					end
					7: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h00A;
						arA23[&#39;hc] = &#39;h15A;
					end
					8: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E2;
						arA23[&#39;hc] = &#39;h15A;
					end
					9: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1C2;
						arA23[&#39;hc] = &#39;h15A;
					end
					10: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h1E3;
						arA23[&#39;hc] = &#39;h15A;
					end
					11: begin
						arIll[&#39;hc] = 1&#39;b0;
						arA1[&#39;hc] = &#39;h0EA;
						arA23[&#39;hc] = &#39;h15B;
					end
					default: begin
					arIll[&#39;hc] = 1&#39;b1;
					arA1[&#39;hc] = 1&#39;sbX;
					arA23[&#39;hc] = 1&#39;sbX;
				end
				endcase
		endcase
		case (row86)
			3&#39;b000:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C1;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h006;
						arA23[&#39;hd] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h21C;
						arA23[&#39;hd] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h103;
						arA23[&#39;hd] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00A;
						arA23[&#39;hd] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E2;
						arA23[&#39;hd] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h0EA;
						arA23[&#39;hd] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
			3&#39;b001:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C1;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C1;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h006;
						arA23[&#39;hd] = &#39;h1C3;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h21C;
						arA23[&#39;hd] = &#39;h1C3;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h103;
						arA23[&#39;hd] = &#39;h1C3;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h1C3;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h1C3;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00A;
						arA23[&#39;hd] = &#39;h1C3;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E2;
						arA23[&#39;hd] = &#39;h1C3;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h1C3;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h1C3;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h0EA;
						arA23[&#39;hd] = &#39;h1C1;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
			3&#39;b010:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C5;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C5;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00B;
						arA23[&#39;hd] = &#39;h1CB;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00F;
						arA23[&#39;hd] = &#39;h1CB;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h179;
						arA23[&#39;hd] = &#39;h1CB;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C6;
						arA23[&#39;hd] = &#39;h1CB;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E7;
						arA23[&#39;hd] = &#39;h1CB;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00E;
						arA23[&#39;hd] = &#39;h1CB;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E6;
						arA23[&#39;hd] = &#39;h1CB;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C6;
						arA23[&#39;hd] = &#39;h1CB;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E7;
						arA23[&#39;hd] = &#39;h1CB;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h0A7;
						arA23[&#39;hd] = &#39;h1C5;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
			3&#39;b011:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C9;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C9;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h006;
						arA23[&#39;hd] = &#39;h1C7;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h21C;
						arA23[&#39;hd] = &#39;h1C7;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h103;
						arA23[&#39;hd] = &#39;h1C7;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h1C7;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h1C7;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00A;
						arA23[&#39;hd] = &#39;h1C7;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E2;
						arA23[&#39;hd] = &#39;h1C7;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h1C7;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h1C7;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h0EA;
						arA23[&#39;hd] = &#39;h1C9;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
			3&#39;b100:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C1;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h10F;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h006;
						arA23[&#39;hd] = &#39;h299;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h21C;
						arA23[&#39;hd] = &#39;h299;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h103;
						arA23[&#39;hd] = &#39;h299;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h299;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h299;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00A;
						arA23[&#39;hd] = &#39;h299;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E2;
						arA23[&#39;hd] = &#39;h299;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
			3&#39;b101:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C1;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h10F;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h006;
						arA23[&#39;hd] = &#39;h299;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h21C;
						arA23[&#39;hd] = &#39;h299;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h103;
						arA23[&#39;hd] = &#39;h299;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C2;
						arA23[&#39;hd] = &#39;h299;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E3;
						arA23[&#39;hd] = &#39;h299;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00A;
						arA23[&#39;hd] = &#39;h299;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E2;
						arA23[&#39;hd] = &#39;h299;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
			3&#39;b110:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C5;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h10B;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00B;
						arA23[&#39;hd] = &#39;h29D;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00F;
						arA23[&#39;hd] = &#39;h29D;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h179;
						arA23[&#39;hd] = &#39;h29D;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C6;
						arA23[&#39;hd] = &#39;h29D;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E7;
						arA23[&#39;hd] = &#39;h29D;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00E;
						arA23[&#39;hd] = &#39;h29D;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E6;
						arA23[&#39;hd] = &#39;h29D;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b1;
						arA1[&#39;hd] = 1&#39;sbX;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
			3&#39;b111:
				case (col)
					0: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C5;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					1: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C5;
						arA23[&#39;hd] = 1&#39;sbX;
					end
					2: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00B;
						arA23[&#39;hd] = &#39;h1CB;
					end
					3: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00F;
						arA23[&#39;hd] = &#39;h1CB;
					end
					4: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h179;
						arA23[&#39;hd] = &#39;h1CB;
					end
					5: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C6;
						arA23[&#39;hd] = &#39;h1CB;
					end
					6: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E7;
						arA23[&#39;hd] = &#39;h1CB;
					end
					7: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h00E;
						arA23[&#39;hd] = &#39;h1CB;
					end
					8: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E6;
						arA23[&#39;hd] = &#39;h1CB;
					end
					9: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1C6;
						arA23[&#39;hd] = &#39;h1CB;
					end
					10: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h1E7;
						arA23[&#39;hd] = &#39;h1CB;
					end
					11: begin
						arIll[&#39;hd] = 1&#39;b0;
						arA1[&#39;hd] = &#39;h0A7;
						arA23[&#39;hd] = &#39;h1C5;
					end
					default: begin
					arIll[&#39;hd] = 1&#39;b1;
					arA1[&#39;hd] = 1&#39;sbX;
					arA23[&#39;hd] = 1&#39;sbX;
				end
				endcase
		endcase
	end
endmodule

</pre>
</body>