#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xad66f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xad6880 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xac92d0 .functor NOT 1, L_0xb23950, C4<0>, C4<0>, C4<0>;
L_0xb23730 .functor XOR 2, L_0xb235d0, L_0xb23690, C4<00>, C4<00>;
L_0xb23840 .functor XOR 2, L_0xb23730, L_0xb237a0, C4<00>, C4<00>;
v0xb1f4b0_0 .net *"_ivl_10", 1 0, L_0xb237a0;  1 drivers
v0xb1f5b0_0 .net *"_ivl_12", 1 0, L_0xb23840;  1 drivers
v0xb1f690_0 .net *"_ivl_2", 1 0, L_0xb22870;  1 drivers
v0xb1f750_0 .net *"_ivl_4", 1 0, L_0xb235d0;  1 drivers
v0xb1f830_0 .net *"_ivl_6", 1 0, L_0xb23690;  1 drivers
v0xb1f960_0 .net *"_ivl_8", 1 0, L_0xb23730;  1 drivers
v0xb1fa40_0 .net "a", 0 0, v0xb1c7a0_0;  1 drivers
v0xb1fae0_0 .net "b", 0 0, v0xb1c840_0;  1 drivers
v0xb1fb80_0 .net "c", 0 0, v0xb1c8e0_0;  1 drivers
v0xb1fc20_0 .var "clk", 0 0;
v0xb1fcc0_0 .net "d", 0 0, v0xb1ca20_0;  1 drivers
v0xb1fd60_0 .net "out_pos_dut", 0 0, L_0xb23450;  1 drivers
v0xb1fe00_0 .net "out_pos_ref", 0 0, L_0xb21330;  1 drivers
v0xb1fea0_0 .net "out_sop_dut", 0 0, L_0xb223c0;  1 drivers
v0xb1ff40_0 .net "out_sop_ref", 0 0, L_0xaf6f50;  1 drivers
v0xb1ffe0_0 .var/2u "stats1", 223 0;
v0xb20080_0 .var/2u "strobe", 0 0;
v0xb20120_0 .net "tb_match", 0 0, L_0xb23950;  1 drivers
v0xb201f0_0 .net "tb_mismatch", 0 0, L_0xac92d0;  1 drivers
v0xb20290_0 .net "wavedrom_enable", 0 0, v0xb1ccf0_0;  1 drivers
v0xb20360_0 .net "wavedrom_title", 511 0, v0xb1cd90_0;  1 drivers
L_0xb22870 .concat [ 1 1 0 0], L_0xb21330, L_0xaf6f50;
L_0xb235d0 .concat [ 1 1 0 0], L_0xb21330, L_0xaf6f50;
L_0xb23690 .concat [ 1 1 0 0], L_0xb23450, L_0xb223c0;
L_0xb237a0 .concat [ 1 1 0 0], L_0xb21330, L_0xaf6f50;
L_0xb23950 .cmp/eeq 2, L_0xb22870, L_0xb23840;
S_0xad6a10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xad6880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xac96b0 .functor AND 1, v0xb1c8e0_0, v0xb1ca20_0, C4<1>, C4<1>;
L_0xac9a90 .functor NOT 1, v0xb1c7a0_0, C4<0>, C4<0>, C4<0>;
L_0xac9e70 .functor NOT 1, v0xb1c840_0, C4<0>, C4<0>, C4<0>;
L_0xaca0f0 .functor AND 1, L_0xac9a90, L_0xac9e70, C4<1>, C4<1>;
L_0xae1310 .functor AND 1, L_0xaca0f0, v0xb1c8e0_0, C4<1>, C4<1>;
L_0xaf6f50 .functor OR 1, L_0xac96b0, L_0xae1310, C4<0>, C4<0>;
L_0xb207b0 .functor NOT 1, v0xb1c840_0, C4<0>, C4<0>, C4<0>;
L_0xb20820 .functor OR 1, L_0xb207b0, v0xb1ca20_0, C4<0>, C4<0>;
L_0xb20930 .functor AND 1, v0xb1c8e0_0, L_0xb20820, C4<1>, C4<1>;
L_0xb209f0 .functor NOT 1, v0xb1c7a0_0, C4<0>, C4<0>, C4<0>;
L_0xb20ac0 .functor OR 1, L_0xb209f0, v0xb1c840_0, C4<0>, C4<0>;
L_0xb20b30 .functor AND 1, L_0xb20930, L_0xb20ac0, C4<1>, C4<1>;
L_0xb20cb0 .functor NOT 1, v0xb1c840_0, C4<0>, C4<0>, C4<0>;
L_0xb20d20 .functor OR 1, L_0xb20cb0, v0xb1ca20_0, C4<0>, C4<0>;
L_0xb20c40 .functor AND 1, v0xb1c8e0_0, L_0xb20d20, C4<1>, C4<1>;
L_0xb20eb0 .functor NOT 1, v0xb1c7a0_0, C4<0>, C4<0>, C4<0>;
L_0xb20fb0 .functor OR 1, L_0xb20eb0, v0xb1ca20_0, C4<0>, C4<0>;
L_0xb21070 .functor AND 1, L_0xb20c40, L_0xb20fb0, C4<1>, C4<1>;
L_0xb21220 .functor XNOR 1, L_0xb20b30, L_0xb21070, C4<0>, C4<0>;
v0xac8c00_0 .net *"_ivl_0", 0 0, L_0xac96b0;  1 drivers
v0xac9000_0 .net *"_ivl_12", 0 0, L_0xb207b0;  1 drivers
v0xac93e0_0 .net *"_ivl_14", 0 0, L_0xb20820;  1 drivers
v0xac97c0_0 .net *"_ivl_16", 0 0, L_0xb20930;  1 drivers
v0xac9ba0_0 .net *"_ivl_18", 0 0, L_0xb209f0;  1 drivers
v0xac9f80_0 .net *"_ivl_2", 0 0, L_0xac9a90;  1 drivers
v0xaca200_0 .net *"_ivl_20", 0 0, L_0xb20ac0;  1 drivers
v0xb1ad10_0 .net *"_ivl_24", 0 0, L_0xb20cb0;  1 drivers
v0xb1adf0_0 .net *"_ivl_26", 0 0, L_0xb20d20;  1 drivers
v0xb1aed0_0 .net *"_ivl_28", 0 0, L_0xb20c40;  1 drivers
v0xb1afb0_0 .net *"_ivl_30", 0 0, L_0xb20eb0;  1 drivers
v0xb1b090_0 .net *"_ivl_32", 0 0, L_0xb20fb0;  1 drivers
v0xb1b170_0 .net *"_ivl_36", 0 0, L_0xb21220;  1 drivers
L_0x7fd258599018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb1b230_0 .net *"_ivl_38", 0 0, L_0x7fd258599018;  1 drivers
v0xb1b310_0 .net *"_ivl_4", 0 0, L_0xac9e70;  1 drivers
v0xb1b3f0_0 .net *"_ivl_6", 0 0, L_0xaca0f0;  1 drivers
v0xb1b4d0_0 .net *"_ivl_8", 0 0, L_0xae1310;  1 drivers
v0xb1b5b0_0 .net "a", 0 0, v0xb1c7a0_0;  alias, 1 drivers
v0xb1b670_0 .net "b", 0 0, v0xb1c840_0;  alias, 1 drivers
v0xb1b730_0 .net "c", 0 0, v0xb1c8e0_0;  alias, 1 drivers
v0xb1b7f0_0 .net "d", 0 0, v0xb1ca20_0;  alias, 1 drivers
v0xb1b8b0_0 .net "out_pos", 0 0, L_0xb21330;  alias, 1 drivers
v0xb1b970_0 .net "out_sop", 0 0, L_0xaf6f50;  alias, 1 drivers
v0xb1ba30_0 .net "pos0", 0 0, L_0xb20b30;  1 drivers
v0xb1baf0_0 .net "pos1", 0 0, L_0xb21070;  1 drivers
L_0xb21330 .functor MUXZ 1, L_0x7fd258599018, L_0xb20b30, L_0xb21220, C4<>;
S_0xb1bc70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xad6880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb1c7a0_0 .var "a", 0 0;
v0xb1c840_0 .var "b", 0 0;
v0xb1c8e0_0 .var "c", 0 0;
v0xb1c980_0 .net "clk", 0 0, v0xb1fc20_0;  1 drivers
v0xb1ca20_0 .var "d", 0 0;
v0xb1cb10_0 .var/2u "fail", 0 0;
v0xb1cbb0_0 .var/2u "fail1", 0 0;
v0xb1cc50_0 .net "tb_match", 0 0, L_0xb23950;  alias, 1 drivers
v0xb1ccf0_0 .var "wavedrom_enable", 0 0;
v0xb1cd90_0 .var "wavedrom_title", 511 0;
E_0xad5060/0 .event negedge, v0xb1c980_0;
E_0xad5060/1 .event posedge, v0xb1c980_0;
E_0xad5060 .event/or E_0xad5060/0, E_0xad5060/1;
S_0xb1bfa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb1bc70;
 .timescale -12 -12;
v0xb1c1e0_0 .var/2s "i", 31 0;
E_0xad4f00 .event posedge, v0xb1c980_0;
S_0xb1c2e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb1bc70;
 .timescale -12 -12;
v0xb1c4e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb1c5c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb1bc70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb1cf70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xad6880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb214e0 .functor NOT 1, v0xb1c7a0_0, C4<0>, C4<0>, C4<0>;
L_0xb21570 .functor AND 1, L_0xb214e0, v0xb1c840_0, C4<1>, C4<1>;
L_0xb21760 .functor NOT 1, v0xb1c8e0_0, C4<0>, C4<0>, C4<0>;
L_0xb218e0 .functor AND 1, L_0xb21570, L_0xb21760, C4<1>, C4<1>;
L_0xb21a20 .functor AND 1, L_0xb218e0, v0xb1ca20_0, C4<1>, C4<1>;
L_0xb21bf0 .functor AND 1, v0xb1c7a0_0, v0xb1c840_0, C4<1>, C4<1>;
L_0xb21db0 .functor AND 1, L_0xb21bf0, v0xb1c8e0_0, C4<1>, C4<1>;
L_0xb21e70 .functor NOT 1, v0xb1ca20_0, C4<0>, C4<0>, C4<0>;
L_0xb21f30 .functor AND 1, L_0xb21db0, L_0xb21e70, C4<1>, C4<1>;
L_0xb22040 .functor OR 1, L_0xb21a20, L_0xb21f30, C4<0>, C4<0>;
L_0xb221b0 .functor AND 1, v0xb1c7a0_0, v0xb1c840_0, C4<1>, C4<1>;
L_0xb22220 .functor AND 1, L_0xb221b0, v0xb1c8e0_0, C4<1>, C4<1>;
L_0xb22300 .functor AND 1, L_0xb22220, v0xb1ca20_0, C4<1>, C4<1>;
L_0xb223c0 .functor OR 1, L_0xb22040, L_0xb22300, C4<0>, C4<0>;
L_0xb22290 .functor NOT 1, v0xb1c840_0, C4<0>, C4<0>, C4<0>;
L_0xb225a0 .functor OR 1, v0xb1c7a0_0, L_0xb22290, C4<0>, C4<0>;
L_0xb226f0 .functor OR 1, L_0xb225a0, v0xb1c8e0_0, C4<0>, C4<0>;
L_0xb227b0 .functor OR 1, L_0xb226f0, v0xb1ca20_0, C4<0>, C4<0>;
L_0xb22910 .functor OR 1, v0xb1c7a0_0, v0xb1c840_0, C4<0>, C4<0>;
L_0xb22980 .functor NOT 1, v0xb1c8e0_0, C4<0>, C4<0>, C4<0>;
L_0xb22aa0 .functor OR 1, L_0xb22910, L_0xb22980, C4<0>, C4<0>;
L_0xb22bb0 .functor OR 1, L_0xb22aa0, v0xb1ca20_0, C4<0>, C4<0>;
L_0xb22d30 .functor AND 1, L_0xb227b0, L_0xb22bb0, C4<1>, C4<1>;
L_0xb22e40 .functor OR 1, v0xb1c7a0_0, v0xb1c840_0, C4<0>, C4<0>;
L_0xb22f80 .functor NOT 1, v0xb1c8e0_0, C4<0>, C4<0>, C4<0>;
L_0xb22ff0 .functor OR 1, L_0xb22e40, L_0xb22f80, C4<0>, C4<0>;
L_0xb231e0 .functor NOT 1, v0xb1ca20_0, C4<0>, C4<0>, C4<0>;
L_0xb23250 .functor OR 1, L_0xb22ff0, L_0xb231e0, C4<0>, C4<0>;
L_0xb23450 .functor AND 1, L_0xb22d30, L_0xb23250, C4<1>, C4<1>;
v0xb1d130_0 .net *"_ivl_0", 0 0, L_0xb214e0;  1 drivers
v0xb1d210_0 .net *"_ivl_10", 0 0, L_0xb21bf0;  1 drivers
v0xb1d2f0_0 .net *"_ivl_12", 0 0, L_0xb21db0;  1 drivers
v0xb1d3e0_0 .net *"_ivl_14", 0 0, L_0xb21e70;  1 drivers
v0xb1d4c0_0 .net *"_ivl_16", 0 0, L_0xb21f30;  1 drivers
v0xb1d5f0_0 .net *"_ivl_18", 0 0, L_0xb22040;  1 drivers
v0xb1d6d0_0 .net *"_ivl_2", 0 0, L_0xb21570;  1 drivers
v0xb1d7b0_0 .net *"_ivl_20", 0 0, L_0xb221b0;  1 drivers
v0xb1d890_0 .net *"_ivl_22", 0 0, L_0xb22220;  1 drivers
v0xb1da00_0 .net *"_ivl_24", 0 0, L_0xb22300;  1 drivers
v0xb1dae0_0 .net *"_ivl_28", 0 0, L_0xb22290;  1 drivers
v0xb1dbc0_0 .net *"_ivl_30", 0 0, L_0xb225a0;  1 drivers
v0xb1dca0_0 .net *"_ivl_32", 0 0, L_0xb226f0;  1 drivers
v0xb1dd80_0 .net *"_ivl_34", 0 0, L_0xb227b0;  1 drivers
v0xb1de60_0 .net *"_ivl_36", 0 0, L_0xb22910;  1 drivers
v0xb1df40_0 .net *"_ivl_38", 0 0, L_0xb22980;  1 drivers
v0xb1e020_0 .net *"_ivl_4", 0 0, L_0xb21760;  1 drivers
v0xb1e210_0 .net *"_ivl_40", 0 0, L_0xb22aa0;  1 drivers
v0xb1e2f0_0 .net *"_ivl_42", 0 0, L_0xb22bb0;  1 drivers
v0xb1e3d0_0 .net *"_ivl_44", 0 0, L_0xb22d30;  1 drivers
v0xb1e4b0_0 .net *"_ivl_46", 0 0, L_0xb22e40;  1 drivers
v0xb1e590_0 .net *"_ivl_48", 0 0, L_0xb22f80;  1 drivers
v0xb1e670_0 .net *"_ivl_50", 0 0, L_0xb22ff0;  1 drivers
v0xb1e750_0 .net *"_ivl_52", 0 0, L_0xb231e0;  1 drivers
v0xb1e830_0 .net *"_ivl_54", 0 0, L_0xb23250;  1 drivers
v0xb1e910_0 .net *"_ivl_6", 0 0, L_0xb218e0;  1 drivers
v0xb1e9f0_0 .net *"_ivl_8", 0 0, L_0xb21a20;  1 drivers
v0xb1ead0_0 .net "a", 0 0, v0xb1c7a0_0;  alias, 1 drivers
v0xb1eb70_0 .net "b", 0 0, v0xb1c840_0;  alias, 1 drivers
v0xb1ec60_0 .net "c", 0 0, v0xb1c8e0_0;  alias, 1 drivers
v0xb1ed50_0 .net "d", 0 0, v0xb1ca20_0;  alias, 1 drivers
v0xb1ee40_0 .net "out_pos", 0 0, L_0xb23450;  alias, 1 drivers
v0xb1ef00_0 .net "out_sop", 0 0, L_0xb223c0;  alias, 1 drivers
S_0xb1f290 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xad6880;
 .timescale -12 -12;
E_0xabe9f0 .event anyedge, v0xb20080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb20080_0;
    %nor/r;
    %assign/vec4 v0xb20080_0, 0;
    %wait E_0xabe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb1bc70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1cb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1cbb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb1bc70;
T_4 ;
    %wait E_0xad5060;
    %load/vec4 v0xb1cc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1cb10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb1bc70;
T_5 ;
    %wait E_0xad4f00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %wait E_0xad4f00;
    %load/vec4 v0xb1cb10_0;
    %store/vec4 v0xb1cbb0_0, 0, 1;
    %fork t_1, S_0xb1bfa0;
    %jmp t_0;
    .scope S_0xb1bfa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb1c1e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb1c1e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xad4f00;
    %load/vec4 v0xb1c1e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb1c1e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb1c1e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb1bc70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xad5060;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb1ca20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1c840_0, 0;
    %assign/vec4 v0xb1c7a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb1cb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb1cbb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xad6880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1fc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb20080_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xad6880;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb1fc20_0;
    %inv;
    %store/vec4 v0xb1fc20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xad6880;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb1c980_0, v0xb201f0_0, v0xb1fa40_0, v0xb1fae0_0, v0xb1fb80_0, v0xb1fcc0_0, v0xb1ff40_0, v0xb1fea0_0, v0xb1fe00_0, v0xb1fd60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xad6880;
T_9 ;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xad6880;
T_10 ;
    %wait E_0xad5060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb1ffe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1ffe0_0, 4, 32;
    %load/vec4 v0xb20120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1ffe0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb1ffe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1ffe0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb1ff40_0;
    %load/vec4 v0xb1ff40_0;
    %load/vec4 v0xb1fea0_0;
    %xor;
    %load/vec4 v0xb1ff40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1ffe0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1ffe0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb1fe00_0;
    %load/vec4 v0xb1fe00_0;
    %load/vec4 v0xb1fd60_0;
    %xor;
    %load/vec4 v0xb1fe00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1ffe0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb1ffe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1ffe0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response44/top_module.sv";
