initSidebarItems({"enum":[["Interrupt","Enumeration of all the interrupts"]],"mod":[["adc0","ADC register offsets"],["can0","CAN register offsets"],["comp","Comparator register offsets"],["eeprom","EEPROM register offsets"],["flash_ctrl","FLASH register offsets"],["generic","Common register and bit access and modify traits"],["gpio_porta","GPIO register offsets"],["hib","Hibernation module register addresses"],["i2c0","I2C register offsets"],["pwm0","PWM register offsets"],["qei0","QEI register offsets"],["ssi0","SSI register offsets"],["sysctl","System Control register addresses"],["sysexc","System Exception Module register addresses"],["timer0","Timer register offsets"],["uart0","UART register offsets"],["udma","Micro Direct Memory Access register addresses"],["usb0","Univeral Serial Bus register offsets"],["watchdog0","Watchdog Timer register offsets"],["wtimer0","Timer register offsets"]],"struct":[["ADC0","ADC register offsets"],["ADC1","ADC register offsets"],["CAN0","CAN register offsets"],["CAN1","CAN register offsets"],["CBP","Cache and branch predictor maintenance operations"],["COMP","Comparator register offsets"],["CPUID","CPUID"],["CorePeripherals","Core peripherals"],["DCB","Debug Control Block"],["DWT","Data Watchpoint and Trace unit"],["EEPROM","EEPROM register offsets"],["FLASH_CTRL","FLASH register offsets"],["FPB","Flash Patch and Breakpoint unit"],["FPU","Floating Point Unit"],["GPIO_PORTA","GPIO register offsets"],["GPIO_PORTA_AHB","GPIO register offsets"],["GPIO_PORTB","GPIO register offsets"],["GPIO_PORTB_AHB","GPIO register offsets"],["GPIO_PORTC","GPIO register offsets"],["GPIO_PORTC_AHB","GPIO register offsets"],["GPIO_PORTD","GPIO register offsets"],["GPIO_PORTD_AHB","GPIO register offsets"],["GPIO_PORTE","GPIO register offsets"],["GPIO_PORTE_AHB","GPIO register offsets"],["GPIO_PORTF","GPIO register offsets"],["GPIO_PORTF_AHB","GPIO register offsets"],["HIB","Hibernation module register addresses"],["I2C0","I2C register offsets"],["I2C1","I2C register offsets"],["I2C2","I2C register offsets"],["I2C3","I2C register offsets"],["ITM","Instrumentation Trace Macrocell"],["MPU","Memory Protection Unit"],["NVIC","Nested Vector Interrupt Controller"],["PWM0","PWM register offsets"],["PWM1","PWM register offsets"],["Peripherals","All the peripherals"],["QEI0","QEI register offsets"],["QEI1","QEI register offsets"],["SCB","System Control Block"],["SSI0","SSI register offsets"],["SSI1","SSI register offsets"],["SSI2","SSI register offsets"],["SSI3","SSI register offsets"],["SYSCTL","System Control register addresses"],["SYSEXC","System Exception Module register addresses"],["SYST","SysTick: System Timer"],["TIMER0","Timer register offsets"],["TIMER1","Timer register offsets"],["TIMER2","Timer register offsets"],["TIMER3","Timer register offsets"],["TIMER4","Timer register offsets"],["TIMER5","Timer register offsets"],["TPIU","Trace Port Interface Unit"],["UART0","UART register offsets"],["UART1","UART register offsets"],["UART2","UART register offsets"],["UART3","UART register offsets"],["UART4","UART register offsets"],["UART5","UART register offsets"],["UART6","UART register offsets"],["UART7","UART register offsets"],["UDMA","Micro Direct Memory Access register addresses"],["USB0","Univeral Serial Bus register offsets"],["WATCHDOG0","Watchdog Timer register offsets"],["WATCHDOG1","Watchdog Timer register offsets"],["WTIMER0","Timer register offsets"],["WTIMER1","Timer register offsets"],["WTIMER2","Timer register offsets"],["WTIMER3","Timer register offsets"],["WTIMER4","Timer register offsets"],["WTIMER5","Timer register offsets"]]});