#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28d5a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28d5b90 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x28bd9b0 .functor NOT 1, L_0x290d810, C4<0>, C4<0>, C4<0>;
L_0x28be4d0 .functor XOR 10, L_0x290d3a0, L_0x290d560, C4<0000000000>, C4<0000000000>;
L_0x28d6960 .functor XOR 10, L_0x28be4d0, L_0x290d6a0, C4<0000000000>, C4<0000000000>;
v0x290b8e0_0 .net *"_ivl_10", 9 0, L_0x290d6a0;  1 drivers
v0x290b9e0_0 .net *"_ivl_12", 9 0, L_0x28d6960;  1 drivers
v0x290bac0_0 .net *"_ivl_2", 9 0, L_0x290d300;  1 drivers
v0x290bb80_0 .net *"_ivl_4", 9 0, L_0x290d3a0;  1 drivers
v0x290bc60_0 .net *"_ivl_6", 9 0, L_0x290d560;  1 drivers
v0x290bd90_0 .net *"_ivl_8", 9 0, L_0x28be4d0;  1 drivers
v0x290be70_0 .var "clk", 0 0;
v0x290bf10_0 .net "in", 3 0, v0x290ac00_0;  1 drivers
v0x290bfb0_0 .net "out_any_dut", 3 1, v0x290b390_0;  1 drivers
v0x290c130_0 .net "out_any_ref", 3 1, L_0x28bdfb0;  1 drivers
v0x290c200_0 .net "out_both_dut", 2 0, v0x290b470_0;  1 drivers
v0x290c2d0_0 .net "out_both_ref", 2 0, L_0x28bdcc0;  1 drivers
v0x290c3a0_0 .net "out_different_dut", 3 0, v0x290b530_0;  1 drivers
v0x290c470_0 .net "out_different_ref", 3 0, L_0x28be280;  1 drivers
v0x290c540_0 .var/2u "stats1", 287 0;
v0x290c600_0 .var/2u "strobe", 0 0;
v0x290c6c0_0 .net "tb_match", 0 0, L_0x290d810;  1 drivers
v0x290c790_0 .net "tb_mismatch", 0 0, L_0x28bd9b0;  1 drivers
v0x290c830_0 .net "wavedrom_enable", 0 0, v0x290ad60_0;  1 drivers
v0x290c900_0 .net "wavedrom_title", 511 0, v0x290ae00_0;  1 drivers
E_0x28cf8f0/0 .event negedge, v0x290ab40_0;
E_0x28cf8f0/1 .event posedge, v0x290ab40_0;
E_0x28cf8f0 .event/or E_0x28cf8f0/0, E_0x28cf8f0/1;
L_0x290d300 .concat [ 4 3 3 0], L_0x28be280, L_0x28bdfb0, L_0x28bdcc0;
L_0x290d3a0 .concat [ 4 3 3 0], L_0x28be280, L_0x28bdfb0, L_0x28bdcc0;
L_0x290d560 .concat [ 4 3 3 0], v0x290b530_0, v0x290b390_0, v0x290b470_0;
L_0x290d6a0 .concat [ 4 3 3 0], L_0x28be280, L_0x28bdfb0, L_0x28bdcc0;
L_0x290d810 .cmp/eeq 10, L_0x290d300, L_0x28d6960;
S_0x28d5d20 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x28d5b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x28bdcc0 .functor AND 3, L_0x290ca00, L_0x290caa0, C4<111>, C4<111>;
L_0x28bdfb0 .functor OR 3, L_0x290cc30, L_0x290ccd0, C4<000>, C4<000>;
L_0x28be280 .functor XOR 4, v0x290ac00_0, L_0x290d120, C4<0000>, C4<0000>;
v0x28bd4b0_0 .net *"_ivl_1", 2 0, L_0x290ca00;  1 drivers
v0x28bd7f0_0 .net *"_ivl_13", 0 0, L_0x290ce90;  1 drivers
v0x28bdac0_0 .net *"_ivl_15", 2 0, L_0x290d040;  1 drivers
v0x28bddd0_0 .net *"_ivl_16", 3 0, L_0x290d120;  1 drivers
v0x28be0c0_0 .net *"_ivl_3", 2 0, L_0x290caa0;  1 drivers
v0x28be390_0 .net *"_ivl_7", 2 0, L_0x290cc30;  1 drivers
v0x28be5a0_0 .net *"_ivl_9", 2 0, L_0x290ccd0;  1 drivers
v0x2909f10_0 .net "in", 3 0, v0x290ac00_0;  alias, 1 drivers
v0x2909ff0_0 .net "out_any", 3 1, L_0x28bdfb0;  alias, 1 drivers
v0x290a160_0 .net "out_both", 2 0, L_0x28bdcc0;  alias, 1 drivers
v0x290a240_0 .net "out_different", 3 0, L_0x28be280;  alias, 1 drivers
L_0x290ca00 .part v0x290ac00_0, 0, 3;
L_0x290caa0 .part v0x290ac00_0, 1, 3;
L_0x290cc30 .part v0x290ac00_0, 0, 3;
L_0x290ccd0 .part v0x290ac00_0, 1, 3;
L_0x290ce90 .part v0x290ac00_0, 0, 1;
L_0x290d040 .part v0x290ac00_0, 1, 3;
L_0x290d120 .concat [ 3 1 0 0], L_0x290d040, L_0x290ce90;
S_0x290a3a0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x28d5b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x290ab40_0 .net "clk", 0 0, v0x290be70_0;  1 drivers
v0x290ac00_0 .var "in", 3 0;
v0x290acc0_0 .net "tb_match", 0 0, L_0x290d810;  alias, 1 drivers
v0x290ad60_0 .var "wavedrom_enable", 0 0;
v0x290ae00_0 .var "wavedrom_title", 511 0;
E_0x28cf480 .event posedge, v0x290ab40_0;
E_0x28cfd70 .event negedge, v0x290ab40_0;
S_0x290a640 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x290a3a0;
 .timescale -12 -12;
v0x290a840_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x290a940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x290a3a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x290afd0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x28d5b90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
v0x290b260_0 .net "in", 3 0, v0x290ac00_0;  alias, 1 drivers
v0x290b390_0 .var "out_any", 3 1;
v0x290b470_0 .var "out_both", 2 0;
v0x290b530_0 .var "out_different", 3 0;
E_0x28b6a20 .event anyedge, v0x2909f10_0;
S_0x290b6c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x28d5b90;
 .timescale -12 -12;
E_0x28eb6a0 .event anyedge, v0x290c600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x290c600_0;
    %nor/r;
    %assign/vec4 v0x290c600_0, 0;
    %wait E_0x28eb6a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x290a3a0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x290ac00_0, 0;
    %wait E_0x28cfd70;
    %wait E_0x28cf480;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x290ac00_0, 0;
    %wait E_0x28cf480;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x290ac00_0, 0;
    %wait E_0x28cf480;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x290ac00_0, 0;
    %wait E_0x28cf480;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x290ac00_0, 0;
    %wait E_0x28cf480;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x290ac00_0, 0;
    %wait E_0x28cfd70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x290a940;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x290ac00_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cfd70;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x290ac00_0, 0;
    %wait E_0x28cf480;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x290ac00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x290afd0;
T_4 ;
    %wait E_0x28b6a20;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 3, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b470_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b470_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b470_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 0, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b390_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 1, 2;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b390_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 2, 3;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b390_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 3, 3;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b530_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 0, 2;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b530_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 1, 2;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b530_0, 4, 1;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x290b260_0;
    %parti/s 1, 2, 3;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290b530_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x28d5b90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290be70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x290c600_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x28d5b90;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x290be70_0;
    %inv;
    %store/vec4 v0x290be70_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x28d5b90;
T_7 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x290ab40_0, v0x290c790_0, v0x290bf10_0, v0x290c2d0_0, v0x290c200_0, v0x290c130_0, v0x290bfb0_0, v0x290c470_0, v0x290c3a0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x28d5b90;
T_8 ;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_8.1 ;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_8.3 ;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_8.5 ;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x290c540_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x28d5b90;
T_9 ;
    %wait E_0x28cf8f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x290c540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
    %load/vec4 v0x290c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x290c540_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x290c2d0_0;
    %load/vec4 v0x290c2d0_0;
    %load/vec4 v0x290c200_0;
    %xor;
    %load/vec4 v0x290c2d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x290c130_0;
    %load/vec4 v0x290c130_0;
    %load/vec4 v0x290bfb0_0;
    %xor;
    %load/vec4 v0x290c130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x290c470_0;
    %load/vec4 v0x290c470_0;
    %load/vec4 v0x290c3a0_0;
    %xor;
    %load/vec4 v0x290c470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x290c540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x290c540_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv/iter2/response4/top_module.sv";
