
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  dado.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b dado.vhd -u dado.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed May 16 19:12:55 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed May 16 19:12:55 2018

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed May 16 19:12:55 2018

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 26 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (19:12:56)

Input File(s): dado.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : dado.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (19:12:56)

Messages:
  Information: Process virtual 'q_1D'q_1D ... expanded.
  Information: Process virtual 'q_2D'q_2D ... expanded.
  Information: Process virtual 'q_0D'q_0D ... expanded.
  Information: Process virtual 'q_1' ... converted to NODE.
  Information: Process virtual 'q_2' ... converted to NODE.
  Information: Process virtual 'q_0' ... converted to NODE.
  Information: Optimizing logic using best output polarity for signals:
         d(0) d(1) d(2) d(4) d(5) d(6) q_0.D q_1.D q_2.D

  Information: Selected logic optimization OFF for signals:
         d(3) q_0.AR q_0.C q_1.AR q_1.C q_2.AR q_2.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (19:12:56)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (19:12:56)
</CYPRESSTAG>

    d(0) =
          q_0.Q * q_1.Q * q_2.Q 
        + /q_0.Q * /q_1.Q 
        + /q_1.Q * /q_2.Q 

    d(1) =
          /q_0.Q * /q_1.Q * /q_2.Q 
        + q_1.Q * q_2.Q 
        + q_0.Q * q_2.Q 

    d(2) =
          q_0.Q * q_1.Q * q_2.Q 
        + /q_0.Q * /q_2.Q 

    d(3) =
          d(0) 

    /d(4) =
          /q_0.Q * q_1.Q 

    d(5) =
          q_0.Q * q_1.Q 
        + /q_2.Q 

    d(6) =
          q_0.Q * q_1.Q * q_2.Q 
        + /q_1.Q * /q_2.Q 

    q_0.D =
          /c * q_0.Q 
        + c * /q_0.Q 

    q_0.AR =
          /clr 

    q_0.SP =
          GND

    q_0.C =
          clk 

    q_1.D =
          c * q_0.Q * /q_1.Q 
        + /q_0.Q * q_1.Q * /q_2.Q 
        + /c * q_1.Q 

    q_1.AR =
          /clr 

    q_1.SP =
          GND

    q_1.C =
          clk 

    q_2.D =
          c * q_0.Q * q_1.Q * /q_2.Q 
        + /c * q_2.Q 
        + /q_1.Q * q_2.Q 

    q_2.AR =
          /clr 

    q_2.SP =
          GND

    q_2.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (19:12:56)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (19:12:56)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
              c =| 2|                                  |23|= (q_2)          
            clr =| 3|                                  |22|= d(2)           
       not used *| 4|                                  |21|= (q_0)          
       not used *| 5|                                  |20|= d(5)           
       not used *| 6|                                  |19|= d(3)           
       not used *| 7|                                  |18|= d(6)           
       not used *| 8|                                  |17|= d(4)           
       not used *| 9|                                  |16|= (q_1)          
       not used *|10|                                  |15|= d(0)           
       not used *|11|                                  |14|= d(1)           
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (19:12:56)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    2  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          13  /   22   = 59  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  d(1)            |   3  |   8  |
                 | 15  |  d(0)            |   3  |  10  |
                 | 16  |  q_1             |   3  |  12  |
                 | 17  |  d(4)            |   1  |  14  |
                 | 18  |  d(6)            |   2  |  16  |
                 | 19  |  d(3)            |   1  |  16  |
                 | 20  |  d(5)            |   2  |  14  |
                 | 21  |  q_0             |   2  |  12  |
                 | 22  |  d(2)            |   2  |  10  |
                 | 23  |  q_2             |   3  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             22  / 121   = 18  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (19:12:56)

Messages:
  Information: Output file 'dado.pin' created.
  Information: Output file 'dado.jed' created.

  Usercode:    
  Checksum:    9A78



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 19:12:56
