Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 18 00:04:25 2018
| Host         : DESKTOP-897IESA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_TOP_timing_summary_routed.rpt -rpx VGA_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.487        0.000                      0                  202        0.078        0.000                      0                  202        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK_IN                  {0.000 5.000}      10.000          100.000         
  clk_out_CLK_Divider   {0.000 20.000}     40.000          25.000          
  clkfbout_CLK_Divider  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_CLK_Divider        34.487        0.000                      0                  202        0.078        0.000                      0                  202       19.500        0.000                       0                   105  
  clkfbout_CLK_Divider                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN
  To Clock:  CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_CLK_Divider
  To Clock:  clk_out_CLK_Divider

Setup :            0  Failing Endpoints,  Worst Slack       34.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.487ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.734ns (35.694%)  route 3.124ns (64.306%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.804     3.984    Location/adress_sprite
    SLICE_X0Y50          FDRE                                         r  Location/adress_sprite_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y50          FDRE                                         r  Location/adress_sprite_reg[6]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[6]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                 34.487    

Slack (MET) :             34.487ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.734ns (35.694%)  route 3.124ns (64.306%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.804     3.984    Location/adress_sprite
    SLICE_X0Y50          FDRE                                         r  Location/adress_sprite_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y50          FDRE                                         r  Location/adress_sprite_reg[7]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[7]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                 34.487    

Slack (MET) :             34.550ns  (required time - arrival time)
  Source:                 Location/H_max_sprite_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/Data_Adress_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.734ns (36.147%)  route 3.063ns (63.853%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.636    -0.876    Location/clk_out
    SLICE_X7Y47          FDRE                                         r  Location/H_max_sprite_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  Location/H_max_sprite_reg[3]/Q
                         net (fo=6, routed)           1.130     0.711    VGA_Controller/H_max_sprite_reg[9][3]
    SLICE_X6Y47          LUT4 (Prop_lut4_I1_O)        0.124     0.835 r  VGA_Controller/adress_sprite3_carry_i_7/O
                         net (fo=1, routed)           0.000     0.835    Location/S[1]
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.368 r  Location/adress_sprite3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.368    Location/adress_sprite3_carry_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.622 f  Location/adress_sprite3_carry__0/CO[0]
                         net (fo=3, routed)           1.122     2.744    Location/CO[0]
    SLICE_X0Y50          LUT4 (Prop_lut4_I1_O)        0.367     3.111 r  Location/Data_Adress[7]_i_1/O
                         net (fo=8, routed)           0.811     3.922    Location/Data_Adress[7]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  Location/Data_Adress_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X3Y50          FDRE                                         r  Location/Data_Adress_reg[7]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/Data_Adress_reg[7]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                 34.550    

Slack (MET) :             34.745ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.734ns (37.697%)  route 2.866ns (62.303%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.546     3.726    Location/adress_sprite
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[0]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y52          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[0]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                 34.745    

Slack (MET) :             34.745ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.734ns (37.697%)  route 2.866ns (62.303%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.546     3.726    Location/adress_sprite
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[1]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y52          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[1]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                 34.745    

Slack (MET) :             34.745ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.734ns (37.697%)  route 2.866ns (62.303%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.546     3.726    Location/adress_sprite
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[2]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y52          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[2]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                 34.745    

Slack (MET) :             34.745ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.734ns (37.697%)  route 2.866ns (62.303%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.546     3.726    Location/adress_sprite
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[3]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y52          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[3]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                 34.745    

Slack (MET) :             34.745ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.734ns (37.697%)  route 2.866ns (62.303%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.546     3.726    Location/adress_sprite
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[4]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y52          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[4]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                 34.745    

Slack (MET) :             34.745ns  (required time - arrival time)
  Source:                 Location/V_min_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/adress_sprite_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.734ns (37.697%)  route 2.866ns (62.303%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.638    -0.874    Location/clk_out
    SLICE_X1Y46          FDRE                                         r  Location/V_min_sprite_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Location/V_min_sprite_reg[2]/Q
                         net (fo=7, routed)           1.570     1.153    Location/V_min_sprite_reg[9]_0[2]
    SLICE_X2Y46          LUT4 (Prop_lut4_I2_O)        0.124     1.277 r  Location/adress_sprite2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.277    Location/adress_sprite2_carry_i_7_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.810 r  Location/adress_sprite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.810    Location/adress_sprite2_carry_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.064 r  Location/adress_sprite2_carry__0/CO[0]
                         net (fo=3, routed)           0.750     2.814    Location/adress_sprite_reg[0]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.367     3.181 r  Location/adress_sprite[7]_i_1/O
                         net (fo=8, routed)           0.546     3.726    Location/adress_sprite
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.510    38.514    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[5]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y52          FDRE (Setup_fdre_C_R)       -0.429    38.471    Location/adress_sprite_reg[5]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                 34.745    

Slack (MET) :             34.873ns  (required time - arrival time)
  Source:                 VGA_Controller/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_CLK_Divider rise@40.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.890ns (19.795%)  route 3.606ns (80.205%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.624    -0.888    VGA_Controller/clk_out
    SLICE_X6Y51          FDRE                                         r  VGA_Controller/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  VGA_Controller/hcount_reg[5]/Q
                         net (fo=10, routed)          1.074     0.704    VGA_Controller/hcount_reg_n_0_[5]
    SLICE_X7Y50          LUT3 (Prop_lut3_I1_O)        0.124     0.828 f  VGA_Controller/vcount[9]_i_7/O
                         net (fo=1, routed)           1.139     1.967    VGA_Controller/vcount[9]_i_7_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I5_O)        0.124     2.091 r  VGA_Controller/vcount[9]_i_2/O
                         net (fo=11, routed)          0.595     2.685    VGA_Controller/vcount[9]_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124     2.809 r  VGA_Controller/vcount[9]_i_1/O
                         net (fo=9, routed)           0.799     3.608    VGA_Controller/vcount[9]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  VGA_Controller/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    40.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         1.519    38.524    VGA_Controller/clk_out
    SLICE_X0Y46          FDRE                                         r  VGA_Controller/vcount_reg[5]/C
                         clock pessimism              0.484    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    38.481    VGA_Controller/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                 34.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 VGA_Controller/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller/H_location_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.558%)  route 0.232ns (64.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.592    -0.589    VGA_Controller/clk_out
    SLICE_X7Y50          FDRE                                         r  VGA_Controller/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  VGA_Controller/hcount_reg[8]/Q
                         net (fo=7, routed)           0.232    -0.229    VGA_Controller/hcount_reg_n_0_[8]
    SLICE_X6Y49          FDRE                                         r  VGA_Controller/H_location_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.865    -0.825    VGA_Controller/clk_out
    SLICE_X6Y49          FDRE                                         r  VGA_Controller/H_location_reg[8]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.009    -0.307    VGA_Controller/H_location_reg[8]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_Controller/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller/H_location_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.208%)  route 0.342ns (70.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.592    -0.589    VGA_Controller/clk_out
    SLICE_X7Y50          FDRE                                         r  VGA_Controller/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  VGA_Controller/hcount_reg[7]/Q
                         net (fo=8, routed)           0.342    -0.107    VGA_Controller/hcount_reg_n_0_[7]
    SLICE_X6Y48          FDRE                                         r  VGA_Controller/H_location_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.865    -0.825    VGA_Controller/clk_out
    SLICE_X6Y48          FDRE                                         r  VGA_Controller/H_location_reg[7]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.088    -0.228    VGA_Controller/H_location_reg[7]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Location/V_max_sprite_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/V_max_sprite_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.724%)  route 0.161ns (30.276%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.596    -0.585    Location/clk_out
    SLICE_X2Y49          FDRE                                         r  Location/V_max_sprite_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Location/V_max_sprite_reg[8]/Q
                         net (fo=4, routed)           0.160    -0.261    Location/Q[8]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  Location/V_max_sprite[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    Location/V_max_sprite[8]_i_2_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.107 r  Location/V_max_sprite_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.106    Location/V_max_sprite_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.053 r  Location/V_max_sprite_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.053    Location/V_max_sprite[9]
    SLICE_X2Y50          FDRE                                         r  Location/V_max_sprite_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.864    -0.825    Location/clk_out
    SLICE_X2Y50          FDRE                                         r  Location/V_max_sprite_reg[9]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134    -0.182    Location/V_max_sprite_reg[9]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA_Controller/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.592    -0.589    VGA_Controller/clk_out
    SLICE_X7Y51          FDRE                                         r  VGA_Controller/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  VGA_Controller/hcount_reg[4]/Q
                         net (fo=8, routed)           0.079    -0.369    VGA_Controller/hcount_reg_n_0_[4]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.045    -0.324 r  VGA_Controller/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    VGA_Controller/data0[5]
    SLICE_X6Y51          FDRE                                         r  VGA_Controller/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.863    -0.827    VGA_Controller/clk_out
    SLICE_X6Y51          FDRE                                         r  VGA_Controller/hcount_reg[5]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.120    -0.456    VGA_Controller/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 VGA_Controller/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller/H_location_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.667%)  route 0.369ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.592    -0.589    VGA_Controller/clk_out
    SLICE_X7Y50          FDRE                                         r  VGA_Controller/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  VGA_Controller/hcount_reg[9]/Q
                         net (fo=6, routed)           0.369    -0.080    VGA_Controller/hcount_reg_n_0_[9]
    SLICE_X6Y49          FDRE                                         r  VGA_Controller/H_location_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.865    -0.825    VGA_Controller/clk_out
    SLICE_X6Y49          FDRE                                         r  VGA_Controller/H_location_reg[9]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.060    -0.256    VGA_Controller/H_location_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Location/H_min_sprite_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/H_min_sprite_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.355ns (64.304%)  route 0.197ns (35.696%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.594    -0.587    Location/clk_out
    SLICE_X4Y49          FDRE                                         r  Location/H_min_sprite_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Location/H_min_sprite_reg[8]/Q
                         net (fo=5, routed)           0.196    -0.250    Location/heading_reg[0]_0[8]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.205 r  Location/H_min_sprite[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    Location/H_min_sprite[8]_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.090 r  Location/H_min_sprite_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.089    Location/H_min_sprite_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.035 r  Location/H_min_sprite_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.035    Location/H_min_sprite[9]
    SLICE_X4Y50          FDRE                                         r  Location/H_min_sprite_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.863    -0.827    Location/clk_out
    SLICE_X4Y50          FDRE                                         r  Location/H_min_sprite_reg[9]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    Location/H_min_sprite_reg[9]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Location/adress_sprite_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/Data_Adress_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.594    -0.587    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Location/adress_sprite_reg[3]/Q
                         net (fo=6, routed)           0.134    -0.312    Location/adress_sprite_reg__0[3]
    SLICE_X0Y51          FDRE                                         r  Location/Data_Adress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.864    -0.825    Location/clk_out
    SLICE_X0Y51          FDRE                                         r  Location/Data_Adress_reg[3]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.066    -0.505    Location/Data_Adress_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Location/adress_sprite_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Location/Data_Adress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.427%)  route 0.139ns (49.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.594    -0.587    Location/clk_out
    SLICE_X0Y52          FDRE                                         r  Location/adress_sprite_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Location/adress_sprite_reg[1]/Q
                         net (fo=8, routed)           0.139    -0.308    Location/adress_sprite_reg__0[1]
    SLICE_X1Y51          FDRE                                         r  Location/Data_Adress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.864    -0.825    Location/clk_out
    SLICE_X1Y51          FDRE                                         r  Location/Data_Adress_reg[1]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.070    -0.501    Location/Data_Adress_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA_Controller/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller/V_location_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.033%)  route 0.141ns (49.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.595    -0.586    VGA_Controller/clk_out
    SLICE_X0Y46          FDRE                                         r  VGA_Controller/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  VGA_Controller/vcount_reg[5]/Q
                         net (fo=5, routed)           0.141    -0.305    VGA_Controller/vcount_reg_n_0_[5]
    SLICE_X2Y46          FDRE                                         r  VGA_Controller/V_location_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.866    -0.824    VGA_Controller/clk_out
    SLICE_X2Y46          FDRE                                         r  VGA_Controller/V_location_reg[5]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.052    -0.518    VGA_Controller/V_location_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Location/Data_Adress_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller/red_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_Divider  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_CLK_Divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_Divider rise@0.000ns - clk_out_CLK_Divider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.982%)  route 0.146ns (44.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.594    -0.587    Location/clk_out
    SLICE_X3Y50          FDRE                                         r  Location/Data_Adress_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  Location/Data_Adress_reg[7]/Q
                         net (fo=3, routed)           0.146    -0.300    Location/Data_Adress[7]
    SLICE_X1Y50          LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  Location/red_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGA_Controller/Data_Adress_reg[5]
    SLICE_X1Y50          FDRE                                         r  VGA_Controller/red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_Divider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_div/inst/clk_in_CLK_Divider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_div/inst/clk_out_CLK_Divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_div/inst/clkout1_buf/O
                         net (fo=103, routed)         0.864    -0.825    VGA_Controller/clk_out
    SLICE_X1Y50          FDRE                                         r  VGA_Controller/red_reg/C
                         clock pessimism              0.254    -0.571    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092    -0.479    VGA_Controller/red_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_CLK_Divider
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y51      Location/Data_Adress_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y51      Location/Data_Adress_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X1Y51      Location/Data_Adress_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y51      Location/Data_Adress_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y51      Location/Data_Adress_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X0Y51      Location/Data_Adress_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X0Y51      Location/Data_Adress_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y50      Location/Data_Adress_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X1Y51      Location/Data_Adress_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y51      Location/Data_Adress_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y50      Location/Data_Adress_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y48      Location/H_max_sprite_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y48      Location/H_max_sprite_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_Divider
  To Clock:  clkfbout_CLK_Divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_Divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT



