m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/simulation/modelsim
vjk_ff_beh_st
!s110 1571177340
!i10b 1
!s100 EE_M9iVmzG6XYDX:0DN_o1
I`hOelB6D:QdgZC8F>MTR`1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1571177318
8C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st.v
FC:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1571177340.000000
!s107 C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st|C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st
Z3 tCvgOpt 0
vjk_ff_beh_st_tb
!s110 1571177342
!i10b 1
!s100 BD^<7<hMWS2^^F=TfBP;M3
IgYERRR_4m[`?lSKQjdL9c2
R1
R0
w1571175907
8C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st_tb.v
FC:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1571177342.000000
!s107 C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/jk_ff_beh_st/jk_ff_beh_st_tb.v|
!i113 1
o-work work
R3
