{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670847765272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670847765272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 20:22:45 2022 " "Processing started: Mon Dec 12 20:22:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670847765272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670847765272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_1205 -c fpga_1205 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_1205 -c fpga_1205" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670847765272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670847765540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670847765540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga_1205.v(11) " "Verilog HDL information at fpga_1205.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670847774975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_1205.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_1205.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_1205 " "Found entity 1: fpga_1205" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670847774977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670847774977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_1205 " "Elaborating entity \"fpga_1205\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670847775014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(21) " "Verilog HDL assignment warning at fpga_1205.v(21): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(26) " "Verilog HDL assignment warning at fpga_1205.v(26): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(31) " "Verilog HDL assignment warning at fpga_1205.v(31): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(36) " "Verilog HDL assignment warning at fpga_1205.v(36): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(45) " "Verilog HDL assignment warning at fpga_1205.v(45): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(50) " "Verilog HDL assignment warning at fpga_1205.v(50): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(55) " "Verilog HDL assignment warning at fpga_1205.v(55): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 fpga_1205.v(60) " "Verilog HDL assignment warning at fpga_1205.v(60): truncated value with size 32 to match size of target (31)" {  } { { "fpga_1205.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/fpga_1205.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670847775023 "|fpga_1205"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670847775520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/output_files/fpga_1205.map.smsg " "Generated suppressed messages file D:/fpga ppt/109360142/quartus/cyclone/finish/1205_test/output_files/fpga_1205.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670847775898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670847776001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670847776001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670847776050 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670847776050 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670847776050 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670847776050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670847776075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 20:22:56 2022 " "Processing ended: Mon Dec 12 20:22:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670847776075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670847776075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670847776075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670847776075 ""}
