INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/A.SUBAVARSHANA/Desktop/Lab_9-10/Lab_9-10.srcs/sim_1/new/RegisterBank_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank_Sim
