// Seed: 3605596218
module module_0 (
    id_1
);
  inout supply0 id_1;
  assign id_1 = id_1;
  wire  id_2;
  logic id_3;
  ;
  parameter id_4 = -1;
  wire id_5;
  always @(-1 or posedge id_3);
  wire id_6;
  ;
  logic id_7;
  assign id_1 = -1;
  assign id_3[-1>1] = -1;
  if ("") begin : LABEL_0
    wire id_8;
  end
  assign id_6 = -1;
  assign id_7 = 1;
  logic id_9;
  logic id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [id_4 : -1] id_6;
  module_0 modCall_1 (id_6);
endmodule
