

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Thu Nov 28 22:31:48 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1771|  1771|  1771|  1771|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    31|    31|         1|          -|          -|    31|    no    |
        |- Loop 2     |  1708|  1708|        61|          -|          -|    28|    no    |
        | + Loop 2.1  |    56|    56|         2|          -|          -|    28|    no    |
        | + Loop 2.2  |     2|     2|         1|          -|          -|     2|    no    |
        |- Loop 3     |    29|    29|         1|          -|          -|    29|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    204|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     131|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     131|    377|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |height_1_fu_233_p2          |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next5_fu_296_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next8_fu_302_p2  |     +    |      0|  0|  14|          10|           5|
    |o_count_7_fu_323_p2         |     +    |      0|  0|  15|           9|           1|
    |o_count_8_fu_273_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_9_fu_290_p2         |     +    |      0|  0|  14|          10|           1|
    |tmp_2_fu_262_p2             |     +    |      0|  0|  14|          10|           5|
    |tmp_5_fu_256_p2             |     +    |      0|  0|  14|          10|           1|
    |tmp_8_fu_216_p2             |     +    |      0|  0|  15|           5|           1|
    |tmp_9_fu_239_p2             |     +    |      0|  0|  14|          10|           5|
    |exitcond2_fu_210_p2         |   icmp   |      0|  0|  11|           5|           2|
    |exitcond3_fu_312_p2         |   icmp   |      0|  0|  13|           9|           8|
    |exitcond7_fu_227_p2         |   icmp   |      0|  0|  11|           5|           4|
    |exitcond9_fu_279_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_245_p2          |   icmp   |      0|  0|  13|          10|          10|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 204|         128|          60|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  41|          8|    1|          8|
    |height_reg_157       |   9|          2|    5|         10|
    |i_count_1_reg_145    |   9|          2|   10|         20|
    |i_count_2_reg_179    |   9|          2|   10|         20|
    |indvars_iv7_reg_109  |   9|          2|   10|         20|
    |o_count_1_reg_98     |   9|          2|    5|         10|
    |o_count_2_reg_133    |   9|          2|   10|         20|
    |o_count_3_reg_168    |   9|          2|   10|         20|
    |o_count_4_reg_189    |   9|          2|   10|         20|
    |o_count_5_reg_199    |   9|          2|    9|         18|
    |o_count_6_reg_121    |   9|          2|   10|         20|
    |output_r_address0    |  27|          5|   14|         70|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 173|         36|  120|        304|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |height_1_reg_340     |   5|   0|    5|          0|
    |height_reg_157       |   5|   0|    5|          0|
    |i_count_1_reg_145    |  10|   0|   10|          0|
    |i_count_2_reg_179    |  10|   0|   10|          0|
    |indvars_iv7_reg_109  |  10|   0|   10|          0|
    |o_count_1_reg_98     |   5|   0|    5|          0|
    |o_count_2_reg_133    |  10|   0|   10|          0|
    |o_count_3_reg_168    |  10|   0|   10|          0|
    |o_count_4_reg_189    |  10|   0|   10|          0|
    |o_count_5_reg_199    |   9|   0|    9|          0|
    |o_count_6_reg_121    |  10|   0|   10|          0|
    |tmp_2_reg_363        |  10|   0|   10|          0|
    |tmp_5_reg_358        |  10|   0|   10|          0|
    |tmp_9_reg_345        |  10|   0|   10|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 131|   0|  131|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

