{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536343850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:52:23 2020 " "Processing started: Sat Feb 01 13:52:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet " "Command: quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1580536344332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/tables.v 1 1 " "Found 1 design units, including 1 entities, in source file code/tables.v" { { "Info" "ISGN_ENTITY_NAME" "1 tables " "Found entity 1: tables" {  } { { "code/tables.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/tables.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344420 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit mq_coder.v(6) " "Verilog HDL Declaration warning at mq_coder.v(6): \"bit\" is SystemVerilog-2005 keyword" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1580536344427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mq_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/mq_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mq_coder " "Found entity 1: mq_coder" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/find_highest_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/find_highest_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_highest_bit " "Found entity 1: find_highest_bit" {  } { { "code/find_highest_bit.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/find_highest_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/code_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/code_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_queue " "Found entity 1: code_queue" {  } { { "code/code_queue.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file code/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "code/testbench.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_fast.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_fast.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_fast " "Found entity 1: wavelet_fast" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_testbench " "Found entity 1: ram_testbench" {  } { { "code/ram_testbench.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/waveletqueue_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/waveletqueue_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveletqueue_tb " "Found entity 1: waveletqueue_tb" {  } { { "code/waveletqueue_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/waveletqueue_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_transform.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_transform.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_transform " "Found entity 1: wavelet_transform" {  } { { "code/wavelet_transform.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_transform_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_transform_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_transform_tb " "Found entity 1: wavelet_transform_tb" {  } { { "code/wavelet_transform_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_queue " "Found entity 1: wavelet_queue" {  } { { "code/wavelet_queue.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/bit_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/bit_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_fifo " "Found entity 1: bit_fifo" {  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/cx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/cx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cx_fifo " "Found entity 1: cx_fifo" {  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/bit_plane_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/bit_plane_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_plane_coder " "Found entity 1: bit_plane_coder" {  } { { "code/bit_plane_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/bit_plane_coder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/bit_plane_coder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_plane_coder_tb " "Found entity 1: bit_plane_coder_tb" {  } { { "code/bit_plane_coder_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_reader " "Found entity 1: ram_reader" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/img_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/img_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_coder " "Found entity 1: img_coder" {  } { { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_conversion " "Found entity 1: ram_conversion" {  } { { "code/ram_conversion.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "img_coder " "Elaborating entity \"img_coder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580536344700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_queue code_queue:b2v_code_queue_inst1 " "Elaborating entity \"code_queue\" for hierarchy \"code_queue:b2v_code_queue_inst1\"" {  } { { "code/img_coder.v" "b2v_code_queue_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_fifo code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1 " "Elaborating entity \"bit_fifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\"" {  } { { "code/code_queue.v" "b2v_bit_fifo_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/bit_fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536344785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""}  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536344786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d31 " "Found entity 1: scfifo_8d31" {  } { { "db/scfifo_8d31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_8d31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d31 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated " "Elaborating entity \"scfifo_8d31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fj31 " "Found entity 1: a_dpfifo_fj31" {  } { { "db/a_dpfifo_fj31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fj31 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo " "Elaborating entity \"a_dpfifo_fj31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\"" {  } { { "db/scfifo_8d31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_8d31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brd1 " "Found entity 1: altsyncram_brd1" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_brd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brd1 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|altsyncram_brd1:FIFOram " "Elaborating entity \"altsyncram_brd1\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|altsyncram_brd1:FIFOram\"" {  } { { "db/a_dpfifo_fj31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fj31.tdf" "almost_full_comparer" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:two_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:two_comparison\"" {  } { { "db/a_dpfifo_fj31.tdf" "two_comparison" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_unb:rd_ptr_msb " "Elaborating entity \"cntr_unb\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_unb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fj31.tdf" "rd_ptr_msb" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_fj31.tdf" "usedw_counter" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_fj31.tdf" "wr_ptr" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cx_fifo code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1 " "Elaborating entity \"cx_fifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\"" {  } { { "code/code_queue.v" "b2v_cx_fifo_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/cx_fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""}  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536345262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bd31 " "Found entity 1: scfifo_bd31" {  } { { "db/scfifo_bd31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_bd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bd31 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated " "Elaborating entity \"scfifo_bd31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ij31 " "Found entity 1: a_dpfifo_ij31" {  } { { "db/a_dpfifo_ij31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_ij31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ij31 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo " "Elaborating entity \"a_dpfifo_ij31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\"" {  } { { "db/scfifo_bd31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_bd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrd1 " "Found entity 1: altsyncram_hrd1" {  } { { "db/altsyncram_hrd1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_hrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrd1 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\|altsyncram_hrd1:FIFOram " "Elaborating entity \"altsyncram_hrd1\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\|altsyncram_hrd1:FIFOram\"" {  } { { "db/a_dpfifo_ij31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_ij31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mq_coder code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1 " "Elaborating entity \"mq_coder\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\"" {  } { { "code/code_queue.v" "b2v_mqcoder_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345414 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next mq_coder.v(71) " "Verilog HDL Always Construct warning at mq_coder.v(71): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 mq_coder.v(126) " "Verilog HDL assignment warning at mq_coder.v(126): truncated value with size 28 to match size of target (8)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.UPDATE mq_coder.v(71) " "Inferred latch for \"step_next.UPDATE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.IDLE mq_coder.v(71) " "Inferred latch for \"step_next.IDLE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_highest_bit code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|find_highest_bit:find_highest_bit_inst1 " "Elaborating entity \"find_highest_bit\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|find_highest_bit:find_highest_bit_inst1\"" {  } { { "code/mq_coder.v" "find_highest_bit_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tables code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|tables:tables_inst1 " "Elaborating entity \"tables\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|tables:tables_inst1\"" {  } { { "code/mq_coder.v" "tables_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_conversion ram_conversion:b2v_inst " "Elaborating entity \"ram_conversion\" for hierarchy \"ram_conversion:b2v_inst\"" {  } { { "code/img_coder.v" "b2v_inst" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_plane_coder ram_conversion:b2v_inst\|bit_plane_coder:b2v_bit_plane_coder_inst1 " "Elaborating entity \"bit_plane_coder\" for hierarchy \"ram_conversion:b2v_inst\|bit_plane_coder:b2v_bit_plane_coder_inst1\"" {  } { { "code/ram_conversion.v" "b2v_bit_plane_coder_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bit_plane_coder.v(41) " "Verilog HDL assignment warning at bit_plane_coder.v(41): truncated value with size 32 to match size of target (8)" {  } { { "code/bit_plane_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345449 "|img_coder|bit_plane_coder:b2v_bit_plane_coder_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_reader ram_conversion:b2v_inst\|ram_reader:b2v_ram_reader_inst1 " "Elaborating entity \"ram_reader\" for hierarchy \"ram_conversion:b2v_inst\|ram_reader:b2v_ram_reader_inst1\"" {  } { { "code/ram_conversion.v" "b2v_ram_reader_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 ram_reader.v(41) " "Verilog HDL assignment warning at ram_reader.v(41): truncated value with size 12 to match size of target (6)" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345454 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 ram_reader.v(42) " "Verilog HDL assignment warning at ram_reader.v(42): truncated value with size 12 to match size of target (6)" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345454 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_reader.v(103) " "Verilog HDL Case Statement information at ram_reader.v(103): all case item expressions in this case statement are onehot" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536345454 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_transform wavelet_transform:b2v_wavlet_transform_inst1 " "Elaborating entity \"wavelet_transform\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\"" {  } { { "code/img_coder.v" "b2v_wavlet_transform_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1 " "Elaborating entity \"controller\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_controller_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(71) " "Verilog HDL assignment warning at controller.v(71): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345465 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(74) " "Verilog HDL assignment warning at controller.v(74): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345465 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(79) " "Verilog HDL assignment warning at controller.v(79): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(82) " "Verilog HDL assignment warning at controller.v(82): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(95) " "Verilog HDL Case Statement warning at controller.v(95): incomplete case statement has no default case item" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(95) " "Verilog HDL Case Statement information at controller.v(95): all case item expressions in this case statement are onehot" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next controller.v(95) " "Verilog HDL Always Construct warning at controller.v(95): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(155) " "Verilog HDL Case Statement information at controller.v(155): all case item expressions in this case statement are onehot" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wavelet_lineaddress controller.v(20) " "Output port \"wavelet_lineaddress\" at controller.v(20) has no driver" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.END controller.v(95) " "Inferred latch for \"step_next.END\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER3 controller.v(95) " "Inferred latch for \"step_next.BUFFER3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET4 controller.v(95) " "Inferred latch for \"step_next.WAVELET4\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART3 controller.v(95) " "Inferred latch for \"step_next.RESTART3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER2 controller.v(95) " "Inferred latch for \"step_next.BUFFER2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET3 controller.v(95) " "Inferred latch for \"step_next.WAVELET3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART2 controller.v(95) " "Inferred latch for \"step_next.RESTART2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER1 controller.v(95) " "Inferred latch for \"step_next.BUFFER1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET2 controller.v(95) " "Inferred latch for \"step_next.WAVELET2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART1 controller.v(95) " "Inferred latch for \"step_next.RESTART1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET1 controller.v(95) " "Inferred latch for \"step_next.WAVELET1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345467 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1 " "Elaborating entity \"ram\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_ram_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram.v" "altsyncram_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536345517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pic_ram.mif " "Parameter \"init_file\" = \"pic_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""}  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536345518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5l2 " "Found entity 1: altsyncram_j5l2" {  } { { "db/altsyncram_j5l2.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_j5l2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5l2 wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\|altsyncram_j5l2:auto_generated " "Elaborating entity \"altsyncram_j5l2\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\|altsyncram_j5l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_queue wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1 " "Elaborating entity \"wavelet_queue\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_wavelet_queue_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even " "Elaborating entity \"fifo\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\"" {  } { { "code/wavelet_queue.v" "b2v_fifo_even" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\"" {  } { { "ipcore/fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\"" {  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Instantiated megafunction \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""}  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536345651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ij31 " "Found entity 1: scfifo_ij31" {  } { { "db/scfifo_ij31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_ij31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ij31 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated " "Elaborating entity \"scfifo_ij31\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pp31 " "Found entity 1: a_dpfifo_pp31" {  } { { "db/a_dpfifo_pp31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pp31 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo " "Elaborating entity \"a_dpfifo_pp31\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\"" {  } { { "db/scfifo_ij31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_ij31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7e " "Found entity 1: a_fefifo_t7e" {  } { { "db/a_fefifo_t7e.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_fefifo_t7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7e wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state " "Elaborating entity \"a_fefifo_t7e\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\"" {  } { { "db/a_dpfifo_pp31.tdf" "fifo_state" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_t7e.tdf" "count_usedw" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_fefifo_t7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k811 " "Found entity 1: dpram_k811" {  } { { "db/dpram_k811.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/dpram_k811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k811 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram " "Elaborating entity \"dpram_k811\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\"" {  } { { "db/a_dpfifo_pp31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3k1 " "Found entity 1: altsyncram_s3k1" {  } { { "db/altsyncram_s3k1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_s3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3k1 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\|altsyncram_s3k1:altsyncram1 " "Elaborating entity \"altsyncram_s3k1\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\|altsyncram_s3k1:altsyncram1\"" {  } { { "db/dpram_k811.tdf" "altsyncram1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/dpram_k811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_pp31.tdf" "rd_ptr_count" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_fast wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst " "Elaborating entity \"wavelet_fast\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\"" {  } { { "code/wavelet_queue.v" "b2v_inst" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536346060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wavelet_fast.v(43) " "Verilog HDL assignment warning at wavelet_fast.v(43): truncated value with size 32 to match size of target (16)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wavelet_fast.v(62) " "Verilog HDL Case Statement warning at wavelet_fast.v(62): incomplete case statement has no default case item" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wavelet_fast.v(62) " "Verilog HDL Case Statement information at wavelet_fast.v(62): all case item expressions in this case statement are onehot" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next wavelet_fast.v(62) " "Verilog HDL Always Construct warning at wavelet_fast.v(62): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wavelet_fast.v(108) " "Verilog HDL Case Statement information at wavelet_fast.v(108): all case item expressions in this case statement are onehot" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_valid wavelet_fast.v(13) " "Output port \"output_valid\" at wavelet_fast.v(13) has no driver" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESET wavelet_fast.v(62) " "Inferred latch for \"step_next.RESET\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.STOP wavelet_fast.v(62) " "Inferred latch for \"step_next.STOP\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.CAL wavelet_fast.v(62) " "Inferred latch for \"step_next.CAL\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.CAL0 wavelet_fast.v(62) " "Inferred latch for \"step_next.CAL0\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.LOAD wavelet_fast.v(62) " "Inferred latch for \"step_next.LOAD\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.IDLE wavelet_fast.v(62) " "Inferred latch for \"step_next.IDLE\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1580536350519 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 105 -1 0 } } { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 103 -1 0 } } { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580536350594 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580536350594 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\] wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~_emulated wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~1 " "Register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]\" is converted into an equivalent circuit using register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~_emulated\" and latch \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~1\"" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1580536350595 "|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\] wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~_emulated wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~5 " "Register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]\" is converted into an equivalent circuit using register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~_emulated\" and latch \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~5\"" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1580536350595 "|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1580536350595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580536353061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580536356297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580536356892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536356892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2663 " "Implemented 2663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580536357296 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580536357296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2551 " "Implemented 2551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580536357296 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1580536357296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580536357296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536357371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:52:37 2020 " "Processing ended: Sat Feb 01 13:52:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536359866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536359868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:52:38 2020 " "Processing started: Sat Feb 01 13:52:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536359868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580536359868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wavelet -c wavelet " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580536359868 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580536359977 ""}
{ "Info" "0" "" "Project  = wavelet" {  } {  } 0 0 "Project  = wavelet" 0 0 "Fitter" 0 0 1580536359977 ""}
{ "Info" "0" "" "Revision = wavelet" {  } {  } 0 0 "Revision = wavelet" 0 0 "Fitter" 0 0 1580536359977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1580536360140 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wavelet EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"wavelet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580536360214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580536360305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580536360305 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580536360592 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580536360999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580536360999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580536360999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580536360999 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6362 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6364 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6366 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6368 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6370 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580536361004 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580536361007 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1580536361013 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_valid " "Pin output_valid not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { output_valid } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[0\] " "Pin byte_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[0] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[1\] " "Pin byte_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[1] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[2\] " "Pin byte_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[2] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[3\] " "Pin byte_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[3] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[4\] " "Pin byte_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[4] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[5\] " "Pin byte_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[5] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[6\] " "Pin byte_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[6] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[7\] " "Pin byte_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[7] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { rst_n } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { clk } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[11\] " "Pin data_in_even\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[11] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[10\] " "Pin data_in_even\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[10] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[9\] " "Pin data_in_even\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[9] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[8\] " "Pin data_in_even\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[8] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[7\] " "Pin data_in_even\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[7] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[6\] " "Pin data_in_even\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[6] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[5\] " "Pin data_in_even\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[5] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[4\] " "Pin data_in_even\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[4] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[3\] " "Pin data_in_even\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[3] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[2\] " "Pin data_in_even\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[2] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[1\] " "Pin data_in_even\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[1] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[0\] " "Pin data_in_even\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[0] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[15\] " "Pin data_in_even\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[15] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[14\] " "Pin data_in_even\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[14] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[13\] " "Pin data_in_even\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[13] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[12\] " "Pin data_in_even\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[12] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[10\] " "Pin data_in_odd\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[10] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[9\] " "Pin data_in_odd\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[9] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[8\] " "Pin data_in_odd\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[8] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[7\] " "Pin data_in_odd\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[7] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[6\] " "Pin data_in_odd\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[6] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[5\] " "Pin data_in_odd\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[5] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[4\] " "Pin data_in_odd\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[4] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[3\] " "Pin data_in_odd\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[3] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[2\] " "Pin data_in_odd\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[2] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[1\] " "Pin data_in_odd\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[1] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[0\] " "Pin data_in_odd\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[0] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[15\] " "Pin data_in_odd\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[15] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[14\] " "Pin data_in_odd\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[14] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[13\] " "Pin data_in_odd\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[13] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[12\] " "Pin data_in_odd\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[12] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[11\] " "Pin data_in_odd\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[11] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580536361867 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1580536362490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wavelet.sdc " "Synopsys Design Constraints File file not found: 'wavelet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580536362493 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580536362494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1580536362527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580536362528 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580536362529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART3 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART3" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.RESTART3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART2 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART2" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.RESTART2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART1 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART1" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.RESTART1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362710 ""}  } { { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6327 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "Automatically promoted node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst~0 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst~0" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|wavelet_rst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 4329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER3_981 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER3_981" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step_next.BUFFER3_981 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 714 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER2_1005 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER2_1005" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step_next.BUFFER2_1005 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 720 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER1_1029 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER1_1029" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step_next.BUFFER1_1029 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362712 ""}  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.END } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 734 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "Automatically promoted node wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""}  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 58 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "Automatically promoted node code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 68 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|step.UPDATE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1248 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst  " "Automatically promoted node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~2 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~2" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1680 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~6 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~6" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1684 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|wavelet_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|byte_out\[0\]~12 " "Destination node code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|byte_out\[0\]~12" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 105 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|byte_out[0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1866 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|output_valid~0 " "Destination node code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|output_valid~0" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 11 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|output_valid~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1867 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|wavelet_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } { { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6326 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580536363449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580536363453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580536363454 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580536363459 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580536363464 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580536363468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580536363468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580536363472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580536363615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580536363619 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580536363619 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 32 9 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 32 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1580536363624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1580536363624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580536363624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1580536363625 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580536363625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536363763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580536365091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536366170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580536366196 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580536372137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536372138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580536372981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580536376097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580536376097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536381684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580536381686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580536381686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.06 " "Total time spent on timing analysis during the Fitter is 4.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580536381774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580536381863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580536382495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580536382571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580536383392 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536384348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/output_files/wavelet.fit.smsg " "Generated suppressed messages file C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/output_files/wavelet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580536385532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536386792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:06 2020 " "Processing ended: Sat Feb 01 13:53:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536386792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536386792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536386792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580536386792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580536389006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536389008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:53:08 2020 " "Processing started: Sat Feb 01 13:53:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536389008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580536389008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wavelet -c wavelet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580536389008 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1580536390053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580536390129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536390659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:10 2020 " "Processing ended: Sat Feb 01 13:53:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536390659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536390659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536390659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580536390659 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580536391517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580536393030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536393032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:53:12 2020 " "Processing started: Sat Feb 01 13:53:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536393032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580536393032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wavelet -c wavelet " "Command: quartus_sta wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580536393033 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1580536393142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1580536393468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580536393558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580536393558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1580536393999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wavelet.sdc " "Synopsys Design Constraints File file not found: 'wavelet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1580536394125 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1580536394126 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " "create_clock -period 1.000 -name code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1580536394275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394277 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1580536394278 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1580536394304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580536394608 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580536394608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.823 " "Worst-case setup slack is -23.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.823           -7181.077 clk  " "  -23.823           -7181.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992             -44.105 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -4.992             -44.105 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.336             -18.269 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "   -4.336             -18.269 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439              -2.681 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "   -1.439              -2.681 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.333 " "Worst-case hold slack is -0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.628 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -0.333              -0.628 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.357               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.726               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.250 " "Worst-case recovery slack is -4.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.250            -621.361 clk  " "   -4.250            -621.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.585 " "Worst-case removal slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 clk  " "    0.585               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1519.020 clk  " "   -3.201           -1519.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.407               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.431               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.456               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580536395214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1580536395258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1580536396227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580536396550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580536396550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.492 " "Worst-case setup slack is -22.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.492           -6651.528 clk  " "  -22.492           -6651.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522             -40.817 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -4.522             -40.817 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.114             -16.717 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "   -4.114             -16.717 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.259              -2.324 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "   -1.259              -2.324 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.235 " "Worst-case hold slack is -0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.432 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -0.235              -0.432 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.283               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk  " "    0.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.680               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.742 " "Worst-case recovery slack is -3.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.742            -545.668 clk  " "   -3.742            -545.668 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.520 " "Worst-case removal slack is 0.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 clk  " "    0.520               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1519.020 clk  " "   -3.201           -1519.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.342               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.427               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.484               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580536397405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580536397767 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580536397767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.895 " "Worst-case setup slack is -9.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.895           -2684.006 clk  " "   -9.895           -2684.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658             -12.850 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -1.658             -12.850 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334              -4.738 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "   -1.334              -4.738 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.108 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "   -0.097              -0.108 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.028               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk  " "    0.160               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.182               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.315               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.425 " "Worst-case recovery slack is -1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425            -197.964 clk  " "   -1.425            -197.964 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.196 " "Worst-case removal slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -843.494 clk  " "   -3.000            -843.494 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.369               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.389               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.425               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580536399184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580536399185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536399422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:19 2020 " "Processing ended: Sat Feb 01 13:53:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536401549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:53:21 2020 " "Processing started: Sat Feb 01 13:53:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wavelet -c wavelet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_85c_slow.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_85c_slow.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536402992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_0c_slow.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_0c_slow.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536403521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_min_1200mv_0c_fast.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_min_1200mv_0c_fast.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_85c_v_slow.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404909 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_0c_v_slow.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_min_1200mv_0c_v_fast.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_v.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_v.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:26 2020 " "Processing ended: Sat Feb 01 13:53:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536406740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536830913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536830916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 14:00:30 2020 " "Processing started: Sat Feb 01 14:00:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536830916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1580536830916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp wavelet -c wavelet --netlist_type=sgate " "Command: quartus_npp wavelet -c wavelet --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1580536830916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536831394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 14:00:31 2020 " "Processing ended: Sat Feb 01 14:00:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536831394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536831394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536831394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1580536831394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536343850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:52:23 2020 " "Processing started: Sat Feb 01 13:52:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet " "Command: quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580536343852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1580536344332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/tables.v 1 1 " "Found 1 design units, including 1 entities, in source file code/tables.v" { { "Info" "ISGN_ENTITY_NAME" "1 tables " "Found entity 1: tables" {  } { { "code/tables.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/tables.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344420 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit mq_coder.v(6) " "Verilog HDL Declaration warning at mq_coder.v(6): \"bit\" is SystemVerilog-2005 keyword" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1580536344427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mq_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/mq_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mq_coder " "Found entity 1: mq_coder" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/find_highest_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/find_highest_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_highest_bit " "Found entity 1: find_highest_bit" {  } { { "code/find_highest_bit.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/find_highest_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/code_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/code_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_queue " "Found entity 1: code_queue" {  } { { "code/code_queue.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file code/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "code/testbench.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_fast.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_fast.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_fast " "Found entity 1: wavelet_fast" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_testbench " "Found entity 1: ram_testbench" {  } { { "code/ram_testbench.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/waveletqueue_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/waveletqueue_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveletqueue_tb " "Found entity 1: waveletqueue_tb" {  } { { "code/waveletqueue_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/waveletqueue_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_transform.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_transform.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_transform " "Found entity 1: wavelet_transform" {  } { { "code/wavelet_transform.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_transform_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_transform_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_transform_tb " "Found entity 1: wavelet_transform_tb" {  } { { "code/wavelet_transform_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_queue " "Found entity 1: wavelet_queue" {  } { { "code/wavelet_queue.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/bit_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/bit_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_fifo " "Found entity 1: bit_fifo" {  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/cx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/cx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cx_fifo " "Found entity 1: cx_fifo" {  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/bit_plane_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/bit_plane_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_plane_coder " "Found entity 1: bit_plane_coder" {  } { { "code/bit_plane_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/bit_plane_coder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/bit_plane_coder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_plane_coder_tb " "Found entity 1: bit_plane_coder_tb" {  } { { "code/bit_plane_coder_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_reader " "Found entity 1: ram_reader" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/img_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/img_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_coder " "Found entity 1: img_coder" {  } { { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_conversion " "Found entity 1: ram_conversion" {  } { { "code/ram_conversion.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "img_coder " "Elaborating entity \"img_coder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580536344700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_queue code_queue:b2v_code_queue_inst1 " "Elaborating entity \"code_queue\" for hierarchy \"code_queue:b2v_code_queue_inst1\"" {  } { { "code/img_coder.v" "b2v_code_queue_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_fifo code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1 " "Elaborating entity \"bit_fifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\"" {  } { { "code/code_queue.v" "b2v_bit_fifo_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/bit_fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536344785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344786 ""}  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536344786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d31 " "Found entity 1: scfifo_8d31" {  } { { "db/scfifo_8d31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_8d31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d31 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated " "Elaborating entity \"scfifo_8d31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fj31 " "Found entity 1: a_dpfifo_fj31" {  } { { "db/a_dpfifo_fj31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fj31 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo " "Elaborating entity \"a_dpfifo_fj31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\"" {  } { { "db/scfifo_8d31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_8d31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brd1 " "Found entity 1: altsyncram_brd1" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_brd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536344947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536344947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brd1 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|altsyncram_brd1:FIFOram " "Elaborating entity \"altsyncram_brd1\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|altsyncram_brd1:FIFOram\"" {  } { { "db/a_dpfifo_fj31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536344949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fj31.tdf" "almost_full_comparer" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:two_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:two_comparison\"" {  } { { "db/a_dpfifo_fj31.tdf" "two_comparison" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_unb:rd_ptr_msb " "Elaborating entity \"cntr_unb\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_unb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fj31.tdf" "rd_ptr_msb" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_fj31.tdf" "usedw_counter" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_fj31.tdf" "wr_ptr" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cx_fifo code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1 " "Elaborating entity \"cx_fifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\"" {  } { { "code/code_queue.v" "b2v_cx_fifo_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/cx_fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345262 ""}  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536345262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bd31 " "Found entity 1: scfifo_bd31" {  } { { "db/scfifo_bd31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_bd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bd31 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated " "Elaborating entity \"scfifo_bd31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ij31 " "Found entity 1: a_dpfifo_ij31" {  } { { "db/a_dpfifo_ij31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_ij31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ij31 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo " "Elaborating entity \"a_dpfifo_ij31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\"" {  } { { "db/scfifo_bd31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_bd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrd1 " "Found entity 1: altsyncram_hrd1" {  } { { "db/altsyncram_hrd1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_hrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrd1 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\|altsyncram_hrd1:FIFOram " "Elaborating entity \"altsyncram_hrd1\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\|altsyncram_hrd1:FIFOram\"" {  } { { "db/a_dpfifo_ij31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_ij31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mq_coder code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1 " "Elaborating entity \"mq_coder\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\"" {  } { { "code/code_queue.v" "b2v_mqcoder_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345414 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next mq_coder.v(71) " "Verilog HDL Always Construct warning at mq_coder.v(71): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 mq_coder.v(126) " "Verilog HDL assignment warning at mq_coder.v(126): truncated value with size 28 to match size of target (8)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.UPDATE mq_coder.v(71) " "Inferred latch for \"step_next.UPDATE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.IDLE mq_coder.v(71) " "Inferred latch for \"step_next.IDLE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345418 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_highest_bit code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|find_highest_bit:find_highest_bit_inst1 " "Elaborating entity \"find_highest_bit\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|find_highest_bit:find_highest_bit_inst1\"" {  } { { "code/mq_coder.v" "find_highest_bit_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tables code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|tables:tables_inst1 " "Elaborating entity \"tables\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|tables:tables_inst1\"" {  } { { "code/mq_coder.v" "tables_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_conversion ram_conversion:b2v_inst " "Elaborating entity \"ram_conversion\" for hierarchy \"ram_conversion:b2v_inst\"" {  } { { "code/img_coder.v" "b2v_inst" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_plane_coder ram_conversion:b2v_inst\|bit_plane_coder:b2v_bit_plane_coder_inst1 " "Elaborating entity \"bit_plane_coder\" for hierarchy \"ram_conversion:b2v_inst\|bit_plane_coder:b2v_bit_plane_coder_inst1\"" {  } { { "code/ram_conversion.v" "b2v_bit_plane_coder_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bit_plane_coder.v(41) " "Verilog HDL assignment warning at bit_plane_coder.v(41): truncated value with size 32 to match size of target (8)" {  } { { "code/bit_plane_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345449 "|img_coder|bit_plane_coder:b2v_bit_plane_coder_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_reader ram_conversion:b2v_inst\|ram_reader:b2v_ram_reader_inst1 " "Elaborating entity \"ram_reader\" for hierarchy \"ram_conversion:b2v_inst\|ram_reader:b2v_ram_reader_inst1\"" {  } { { "code/ram_conversion.v" "b2v_ram_reader_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 ram_reader.v(41) " "Verilog HDL assignment warning at ram_reader.v(41): truncated value with size 12 to match size of target (6)" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345454 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 ram_reader.v(42) " "Verilog HDL assignment warning at ram_reader.v(42): truncated value with size 12 to match size of target (6)" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345454 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_reader.v(103) " "Verilog HDL Case Statement information at ram_reader.v(103): all case item expressions in this case statement are onehot" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536345454 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_transform wavelet_transform:b2v_wavlet_transform_inst1 " "Elaborating entity \"wavelet_transform\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\"" {  } { { "code/img_coder.v" "b2v_wavlet_transform_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1 " "Elaborating entity \"controller\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_controller_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(71) " "Verilog HDL assignment warning at controller.v(71): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345465 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(74) " "Verilog HDL assignment warning at controller.v(74): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345465 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(79) " "Verilog HDL assignment warning at controller.v(79): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(82) " "Verilog HDL assignment warning at controller.v(82): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(95) " "Verilog HDL Case Statement warning at controller.v(95): incomplete case statement has no default case item" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(95) " "Verilog HDL Case Statement information at controller.v(95): all case item expressions in this case statement are onehot" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next controller.v(95) " "Verilog HDL Always Construct warning at controller.v(95): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(155) " "Verilog HDL Case Statement information at controller.v(155): all case item expressions in this case statement are onehot" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wavelet_lineaddress controller.v(20) " "Output port \"wavelet_lineaddress\" at controller.v(20) has no driver" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.END controller.v(95) " "Inferred latch for \"step_next.END\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER3 controller.v(95) " "Inferred latch for \"step_next.BUFFER3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET4 controller.v(95) " "Inferred latch for \"step_next.WAVELET4\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART3 controller.v(95) " "Inferred latch for \"step_next.RESTART3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER2 controller.v(95) " "Inferred latch for \"step_next.BUFFER2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET3 controller.v(95) " "Inferred latch for \"step_next.WAVELET3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART2 controller.v(95) " "Inferred latch for \"step_next.RESTART2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER1 controller.v(95) " "Inferred latch for \"step_next.BUFFER1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET2 controller.v(95) " "Inferred latch for \"step_next.WAVELET2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART1 controller.v(95) " "Inferred latch for \"step_next.RESTART1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345466 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET1 controller.v(95) " "Inferred latch for \"step_next.WAVELET1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536345467 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1 " "Elaborating entity \"ram\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_ram_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram.v" "altsyncram_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536345517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pic_ram.mif " "Parameter \"init_file\" = \"pic_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345518 ""}  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536345518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5l2 " "Found entity 1: altsyncram_j5l2" {  } { { "db/altsyncram_j5l2.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_j5l2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5l2 wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\|altsyncram_j5l2:auto_generated " "Elaborating entity \"altsyncram_j5l2\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\|altsyncram_j5l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_queue wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1 " "Elaborating entity \"wavelet_queue\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_wavelet_queue_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even " "Elaborating entity \"fifo\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\"" {  } { { "code/wavelet_queue.v" "b2v_fifo_even" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\"" {  } { { "ipcore/fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\"" {  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Instantiated megafunction \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345651 ""}  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580536345651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ij31 " "Found entity 1: scfifo_ij31" {  } { { "db/scfifo_ij31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_ij31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ij31 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated " "Elaborating entity \"scfifo_ij31\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pp31 " "Found entity 1: a_dpfifo_pp31" {  } { { "db/a_dpfifo_pp31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pp31 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo " "Elaborating entity \"a_dpfifo_pp31\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\"" {  } { { "db/scfifo_ij31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_ij31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7e " "Found entity 1: a_fefifo_t7e" {  } { { "db/a_fefifo_t7e.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_fefifo_t7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7e wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state " "Elaborating entity \"a_fefifo_t7e\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\"" {  } { { "db/a_dpfifo_pp31.tdf" "fifo_state" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_t7e.tdf" "count_usedw" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_fefifo_t7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k811 " "Found entity 1: dpram_k811" {  } { { "db/dpram_k811.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/dpram_k811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k811 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram " "Elaborating entity \"dpram_k811\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\"" {  } { { "db/a_dpfifo_pp31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3k1 " "Found entity 1: altsyncram_s3k1" {  } { { "db/altsyncram_s3k1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_s3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3k1 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\|altsyncram_s3k1:altsyncram1 " "Elaborating entity \"altsyncram_s3k1\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\|altsyncram_s3k1:altsyncram1\"" {  } { { "db/dpram_k811.tdf" "altsyncram1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/dpram_k811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580536345995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580536345995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_pp31.tdf" "rd_ptr_count" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536345997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_fast wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst " "Elaborating entity \"wavelet_fast\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\"" {  } { { "code/wavelet_queue.v" "b2v_inst" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580536346060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wavelet_fast.v(43) " "Verilog HDL assignment warning at wavelet_fast.v(43): truncated value with size 32 to match size of target (16)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wavelet_fast.v(62) " "Verilog HDL Case Statement warning at wavelet_fast.v(62): incomplete case statement has no default case item" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wavelet_fast.v(62) " "Verilog HDL Case Statement information at wavelet_fast.v(62): all case item expressions in this case statement are onehot" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next wavelet_fast.v(62) " "Verilog HDL Always Construct warning at wavelet_fast.v(62): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wavelet_fast.v(108) " "Verilog HDL Case Statement information at wavelet_fast.v(108): all case item expressions in this case statement are onehot" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_valid wavelet_fast.v(13) " "Output port \"output_valid\" at wavelet_fast.v(13) has no driver" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESET wavelet_fast.v(62) " "Inferred latch for \"step_next.RESET\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.STOP wavelet_fast.v(62) " "Inferred latch for \"step_next.STOP\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.CAL wavelet_fast.v(62) " "Inferred latch for \"step_next.CAL\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.CAL0 wavelet_fast.v(62) " "Inferred latch for \"step_next.CAL0\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.LOAD wavelet_fast.v(62) " "Inferred latch for \"step_next.LOAD\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.IDLE wavelet_fast.v(62) " "Inferred latch for \"step_next.IDLE\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580536346064 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1580536350519 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 105 -1 0 } } { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 103 -1 0 } } { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580536350594 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580536350594 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\] wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~_emulated wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~1 " "Register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]\" is converted into an equivalent circuit using register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~_emulated\" and latch \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~1\"" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1580536350595 "|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\] wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~_emulated wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~5 " "Register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]\" is converted into an equivalent circuit using register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~_emulated\" and latch \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~5\"" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1580536350595 "|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1580536350595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580536353061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580536356297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580536356892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580536356892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2663 " "Implemented 2663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580536357296 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580536357296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2551 " "Implemented 2551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580536357296 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1580536357296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580536357296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536357371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:52:37 2020 " "Processing ended: Sat Feb 01 13:52:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536357371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1580536360140 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wavelet EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"wavelet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580536360214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580536360305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580536360305 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580536360592 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580536360999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580536360999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580536360999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580536360999 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6362 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6364 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6366 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6368 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6370 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580536361004 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580536361004 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580536361007 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1580536361013 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_valid " "Pin output_valid not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { output_valid } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[0\] " "Pin byte_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[0] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[1\] " "Pin byte_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[1] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[2\] " "Pin byte_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[2] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[3\] " "Pin byte_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[3] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[4\] " "Pin byte_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[4] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[5\] " "Pin byte_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[5] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[6\] " "Pin byte_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[6] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "byte_out\[7\] " "Pin byte_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { byte_out[7] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 34 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { rst_n } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { clk } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[11\] " "Pin data_in_even\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[11] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[10\] " "Pin data_in_even\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[10] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[9\] " "Pin data_in_even\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[9] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[8\] " "Pin data_in_even\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[8] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[7\] " "Pin data_in_even\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[7] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[6\] " "Pin data_in_even\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[6] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[5\] " "Pin data_in_even\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[5] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[4\] " "Pin data_in_even\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[4] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[3\] " "Pin data_in_even\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[3] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[2\] " "Pin data_in_even\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[2] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[1\] " "Pin data_in_even\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[1] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[0\] " "Pin data_in_even\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[0] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[15\] " "Pin data_in_even\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[15] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[14\] " "Pin data_in_even\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[14] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[13\] " "Pin data_in_even\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[13] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_even\[12\] " "Pin data_in_even\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_even[12] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 31 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_even[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[10\] " "Pin data_in_odd\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[10] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[9\] " "Pin data_in_odd\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[9] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[8\] " "Pin data_in_odd\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[8] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[7\] " "Pin data_in_odd\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[7] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[6\] " "Pin data_in_odd\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[6] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[5\] " "Pin data_in_odd\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[5] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[4\] " "Pin data_in_odd\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[4] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[3\] " "Pin data_in_odd\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[3] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[2\] " "Pin data_in_odd\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[2] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[1\] " "Pin data_in_odd\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[1] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[0\] " "Pin data_in_odd\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[0] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[15\] " "Pin data_in_odd\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[15] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[14\] " "Pin data_in_odd\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[14] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[13\] " "Pin data_in_odd\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[13] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[12\] " "Pin data_in_odd\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[12] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_odd\[11\] " "Pin data_in_odd\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { data_in_odd[11] } } } { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 32 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in_odd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580536361867 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580536361867 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1580536362490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wavelet.sdc " "Synopsys Design Constraints File file not found: 'wavelet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580536362493 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580536362494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1580536362527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580536362528 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580536362529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART3 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART3" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.RESTART3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART2 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART2" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.RESTART2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART1 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.RESTART1" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.RESTART1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362710 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362710 ""}  } { { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6327 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362710 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "Automatically promoted node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst~0 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst~0" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|wavelet_rst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 4329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER3_981 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER3_981" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step_next.BUFFER3_981 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 714 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER2_1005 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER2_1005" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step_next.BUFFER2_1005 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 720 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER1_1029 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step_next.BUFFER1_1029" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step_next.BUFFER1_1029 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362712 ""}  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 48 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|step.END } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 734 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "Automatically promoted node wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362712 ""}  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 58 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|step.STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "Automatically promoted node code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 68 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|step.UPDATE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1248 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst  " "Automatically promoted node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~2 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~2" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1680 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~6 " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~6" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1684 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|wavelet_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|byte_out\[0\]~12 " "Destination node code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|byte_out\[0\]~12" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 105 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|byte_out[0]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1866 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|output_valid~0 " "Destination node code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|output_valid~0" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 11 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1|output_valid~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 1867 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst " "Destination node wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|wavelet_rst" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wavelet_transform:b2v_wavlet_transform_inst1|controller:b2v_controller_inst1|wavelet_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580536362713 ""}  } { { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 30 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 0 { 0 ""} 0 6326 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580536362713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580536363449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580536363453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580536363454 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580536363459 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580536363464 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580536363468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580536363468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580536363472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580536363615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580536363619 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580536363619 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 2.5V 32 9 0 " "Number of I/O pins in group: 41 (unused VREF, 2.5V VCCIO, 32 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1580536363624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1580536363624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580536363624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580536363625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1580536363625 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580536363625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536363763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580536365091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536366170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580536366196 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580536372137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536372138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580536372981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580536376097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580536376097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536381684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580536381686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580536381686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.06 " "Total time spent on timing analysis during the Fitter is 4.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580536381774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580536381863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580536382495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580536382571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580536383392 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580536384348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/output_files/wavelet.fit.smsg " "Generated suppressed messages file C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/output_files/wavelet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580536385532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536386792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:06 2020 " "Processing ended: Sat Feb 01 13:53:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536386792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536386792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536386792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580536386792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536389006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536389008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:53:08 2020 " "Processing started: Sat Feb 01 13:53:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536389008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580536389008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wavelet -c wavelet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580536389008 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1580536390053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580536390129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536390659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:10 2020 " "Processing ended: Sat Feb 01 13:53:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536390659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536390659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536390659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580536390659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536393030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536393032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:53:12 2020 " "Processing started: Sat Feb 01 13:53:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536393032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580536393032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wavelet -c wavelet " "Command: quartus_sta wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580536393033 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1580536393142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1580536393468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580536393558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580536393558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1580536393999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wavelet.sdc " "Synopsys Design Constraints File file not found: 'wavelet.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1580536394125 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1580536394126 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " "create_clock -period 1.000 -name code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " "create_clock -period 1.000 -name wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394138 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1580536394275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394277 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1580536394278 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1580536394304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580536394608 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580536394608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.823 " "Worst-case setup slack is -23.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.823           -7181.077 clk  " "  -23.823           -7181.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992             -44.105 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -4.992             -44.105 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.336             -18.269 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "   -4.336             -18.269 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439              -2.681 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "   -1.439              -2.681 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.333 " "Worst-case hold slack is -0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.628 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -0.333              -0.628 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.357               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.726               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.250 " "Worst-case recovery slack is -4.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.250            -621.361 clk  " "   -4.250            -621.361 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.585 " "Worst-case removal slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 clk  " "    0.585               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1519.020 clk  " "   -3.201           -1519.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.407               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.431               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.456               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536394671 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580536395214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1580536395258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1580536396227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580536396550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580536396550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.492 " "Worst-case setup slack is -22.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.492           -6651.528 clk  " "  -22.492           -6651.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.522             -40.817 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -4.522             -40.817 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.114             -16.717 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "   -4.114             -16.717 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.259              -2.324 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "   -1.259              -2.324 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.235 " "Worst-case hold slack is -0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.432 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -0.235              -0.432 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.283               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk  " "    0.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.680               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.742 " "Worst-case recovery slack is -3.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.742            -545.668 clk  " "   -3.742            -545.668 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.520 " "Worst-case removal slack is 0.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 clk  " "    0.520               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1519.020 clk  " "   -3.201           -1519.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.342               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.427               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.484               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536396623 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580536397405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580536397767 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580536397767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.895 " "Worst-case setup slack is -9.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.895           -2684.006 clk  " "   -9.895           -2684.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658             -12.850 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "   -1.658             -12.850 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334              -4.738 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "   -1.334              -4.738 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.108 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "   -0.097              -0.108 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.028               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk  " "    0.160               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.182               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.315               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.425 " "Worst-case recovery slack is -1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425            -197.964 clk  " "   -1.425            -197.964 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.196 " "Worst-case removal slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -843.494 clk  " "   -3.000            -843.494 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END  " "    0.369               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\|step.END " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP  " "    0.389               0.000 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|step.STOP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE  " "    0.425               0.000 code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|step.UPDATE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580536397893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580536399184 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580536399185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536399422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:19 2020 " "Processing ended: Sat Feb 01 13:53:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536399422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536401549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:53:21 2020 " "Processing started: Sat Feb 01 13:53:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wavelet -c wavelet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_85c_slow.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_85c_slow.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536402992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_0c_slow.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_0c_slow.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536403521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_min_1200mv_0c_fast.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_min_1200mv_0c_fast.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_85c_v_slow.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404909 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_0c_v_slow.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_min_1200mv_0c_v_fast.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_v.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_v.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:26 2020 " "Processing ended: Sat Feb 01 13:53:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""}
