\doxysubsubsubsection{PLL Clock Output}
\hypertarget{group___r_c_c___p_l_l___clock___output}{}\label{group___r_c_c___p_l_l___clock___output}\index{PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga7f19981d05140dd69dd3ead7bcc70dc3}{RCC\+\_\+\+PLL\+\_\+\+ADCCLK}}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga951a7b0946764a1067f5dbcb359761cf}{RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK}}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga2452d1b434015696d6129a247e9bfee9}{RCC\+\_\+\+PLL\+\_\+\+SYSCLK}}~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___p_l_l___clock___output_ga951a7b0946764a1067f5dbcb359761cf}\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_48M1CLK@{RCC\_PLL\_48M1CLK}}
\index{RCC\_PLL\_48M1CLK@{RCC\_PLL\_48M1CLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLL\_48M1CLK}{RCC\_PLL\_48M1CLK}}
{\footnotesize\ttfamily \label{group___r_c_c___p_l_l___clock___output_ga951a7b0946764a1067f5dbcb359761cf} 
\#define RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}

PLL48\+M1\+CLK selection from main PLL \Hypertarget{group___r_c_c___p_l_l___clock___output_ga7f19981d05140dd69dd3ead7bcc70dc3}\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_ADCCLK@{RCC\_PLL\_ADCCLK}}
\index{RCC\_PLL\_ADCCLK@{RCC\_PLL\_ADCCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLL\_ADCCLK}{RCC\_PLL\_ADCCLK}}
{\footnotesize\ttfamily \label{group___r_c_c___p_l_l___clock___output_ga7f19981d05140dd69dd3ead7bcc70dc3} 
\#define RCC\+\_\+\+PLL\+\_\+\+ADCCLK~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}

PLLADCCLK selection from main PLL \Hypertarget{group___r_c_c___p_l_l___clock___output_ga2452d1b434015696d6129a247e9bfee9}\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_SYSCLK@{RCC\_PLL\_SYSCLK}}
\index{RCC\_PLL\_SYSCLK@{RCC\_PLL\_SYSCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLL\_SYSCLK}{RCC\_PLL\_SYSCLK}}
{\footnotesize\ttfamily \label{group___r_c_c___p_l_l___clock___output_ga2452d1b434015696d6129a247e9bfee9} 
\#define RCC\+\_\+\+PLL\+\_\+\+SYSCLK~RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}

PLLCLK selection from main PLL 