
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007908  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000948  080079c4  080079c4  000089c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800830c  0800830c  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  0800830c  0800830c  0000930c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008314  08008314  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008314  08008314  00009314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008318  08008318  00009318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800831c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  20000068  08008384  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08008384  0000a450  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001840c  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003087  00000000  00000000  0002249c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001628  00000000  00000000  00025528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000121a  00000000  00000000  00026b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004e5d  00000000  00000000  00027d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bfb4  00000000  00000000  0002cbc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4ac5  00000000  00000000  00048b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d640  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c44  00000000  00000000  0010d684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  001132c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000068 	.word	0x20000068
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080079ac 	.word	0x080079ac

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000006c 	.word	0x2000006c
 8000100:	080079ac 	.word	0x080079ac

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f806 	bl	8000458 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__udivmoddi4>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	4657      	mov	r7, sl
 800045c:	464e      	mov	r6, r9
 800045e:	4645      	mov	r5, r8
 8000460:	46de      	mov	lr, fp
 8000462:	b5e0      	push	{r5, r6, r7, lr}
 8000464:	0004      	movs	r4, r0
 8000466:	000d      	movs	r5, r1
 8000468:	4692      	mov	sl, r2
 800046a:	4699      	mov	r9, r3
 800046c:	b083      	sub	sp, #12
 800046e:	428b      	cmp	r3, r1
 8000470:	d830      	bhi.n	80004d4 <__udivmoddi4+0x7c>
 8000472:	d02d      	beq.n	80004d0 <__udivmoddi4+0x78>
 8000474:	4649      	mov	r1, r9
 8000476:	4650      	mov	r0, sl
 8000478:	f000 fd2c 	bl	8000ed4 <__clzdi2>
 800047c:	0029      	movs	r1, r5
 800047e:	0006      	movs	r6, r0
 8000480:	0020      	movs	r0, r4
 8000482:	f000 fd27 	bl	8000ed4 <__clzdi2>
 8000486:	1a33      	subs	r3, r6, r0
 8000488:	4698      	mov	r8, r3
 800048a:	3b20      	subs	r3, #32
 800048c:	d434      	bmi.n	80004f8 <__udivmoddi4+0xa0>
 800048e:	469b      	mov	fp, r3
 8000490:	4653      	mov	r3, sl
 8000492:	465a      	mov	r2, fp
 8000494:	4093      	lsls	r3, r2
 8000496:	4642      	mov	r2, r8
 8000498:	001f      	movs	r7, r3
 800049a:	4653      	mov	r3, sl
 800049c:	4093      	lsls	r3, r2
 800049e:	001e      	movs	r6, r3
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d83b      	bhi.n	800051c <__udivmoddi4+0xc4>
 80004a4:	42af      	cmp	r7, r5
 80004a6:	d100      	bne.n	80004aa <__udivmoddi4+0x52>
 80004a8:	e079      	b.n	800059e <__udivmoddi4+0x146>
 80004aa:	465b      	mov	r3, fp
 80004ac:	1ba4      	subs	r4, r4, r6
 80004ae:	41bd      	sbcs	r5, r7
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	da00      	bge.n	80004b6 <__udivmoddi4+0x5e>
 80004b4:	e076      	b.n	80005a4 <__udivmoddi4+0x14c>
 80004b6:	2200      	movs	r2, #0
 80004b8:	2300      	movs	r3, #0
 80004ba:	9200      	str	r2, [sp, #0]
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2301      	movs	r3, #1
 80004c0:	465a      	mov	r2, fp
 80004c2:	4093      	lsls	r3, r2
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	2301      	movs	r3, #1
 80004c8:	4642      	mov	r2, r8
 80004ca:	4093      	lsls	r3, r2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	e029      	b.n	8000524 <__udivmoddi4+0xcc>
 80004d0:	4282      	cmp	r2, r0
 80004d2:	d9cf      	bls.n	8000474 <__udivmoddi4+0x1c>
 80004d4:	2200      	movs	r2, #0
 80004d6:	2300      	movs	r3, #0
 80004d8:	9200      	str	r2, [sp, #0]
 80004da:	9301      	str	r3, [sp, #4]
 80004dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <__udivmoddi4+0x8e>
 80004e2:	601c      	str	r4, [r3, #0]
 80004e4:	605d      	str	r5, [r3, #4]
 80004e6:	9800      	ldr	r0, [sp, #0]
 80004e8:	9901      	ldr	r1, [sp, #4]
 80004ea:	b003      	add	sp, #12
 80004ec:	bcf0      	pop	{r4, r5, r6, r7}
 80004ee:	46bb      	mov	fp, r7
 80004f0:	46b2      	mov	sl, r6
 80004f2:	46a9      	mov	r9, r5
 80004f4:	46a0      	mov	r8, r4
 80004f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f8:	4642      	mov	r2, r8
 80004fa:	469b      	mov	fp, r3
 80004fc:	2320      	movs	r3, #32
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	4652      	mov	r2, sl
 8000502:	40da      	lsrs	r2, r3
 8000504:	4641      	mov	r1, r8
 8000506:	0013      	movs	r3, r2
 8000508:	464a      	mov	r2, r9
 800050a:	408a      	lsls	r2, r1
 800050c:	0017      	movs	r7, r2
 800050e:	4642      	mov	r2, r8
 8000510:	431f      	orrs	r7, r3
 8000512:	4653      	mov	r3, sl
 8000514:	4093      	lsls	r3, r2
 8000516:	001e      	movs	r6, r3
 8000518:	42af      	cmp	r7, r5
 800051a:	d9c3      	bls.n	80004a4 <__udivmoddi4+0x4c>
 800051c:	2200      	movs	r2, #0
 800051e:	2300      	movs	r3, #0
 8000520:	9200      	str	r2, [sp, #0]
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	4643      	mov	r3, r8
 8000526:	2b00      	cmp	r3, #0
 8000528:	d0d8      	beq.n	80004dc <__udivmoddi4+0x84>
 800052a:	07fb      	lsls	r3, r7, #31
 800052c:	0872      	lsrs	r2, r6, #1
 800052e:	431a      	orrs	r2, r3
 8000530:	4646      	mov	r6, r8
 8000532:	087b      	lsrs	r3, r7, #1
 8000534:	e00e      	b.n	8000554 <__udivmoddi4+0xfc>
 8000536:	42ab      	cmp	r3, r5
 8000538:	d101      	bne.n	800053e <__udivmoddi4+0xe6>
 800053a:	42a2      	cmp	r2, r4
 800053c:	d80c      	bhi.n	8000558 <__udivmoddi4+0x100>
 800053e:	1aa4      	subs	r4, r4, r2
 8000540:	419d      	sbcs	r5, r3
 8000542:	2001      	movs	r0, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2100      	movs	r1, #0
 800054a:	3e01      	subs	r6, #1
 800054c:	1824      	adds	r4, r4, r0
 800054e:	414d      	adcs	r5, r1
 8000550:	2e00      	cmp	r6, #0
 8000552:	d006      	beq.n	8000562 <__udivmoddi4+0x10a>
 8000554:	42ab      	cmp	r3, r5
 8000556:	d9ee      	bls.n	8000536 <__udivmoddi4+0xde>
 8000558:	3e01      	subs	r6, #1
 800055a:	1924      	adds	r4, r4, r4
 800055c:	416d      	adcs	r5, r5
 800055e:	2e00      	cmp	r6, #0
 8000560:	d1f8      	bne.n	8000554 <__udivmoddi4+0xfc>
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	465b      	mov	r3, fp
 8000568:	1900      	adds	r0, r0, r4
 800056a:	4169      	adcs	r1, r5
 800056c:	2b00      	cmp	r3, #0
 800056e:	db24      	blt.n	80005ba <__udivmoddi4+0x162>
 8000570:	002b      	movs	r3, r5
 8000572:	465a      	mov	r2, fp
 8000574:	4644      	mov	r4, r8
 8000576:	40d3      	lsrs	r3, r2
 8000578:	002a      	movs	r2, r5
 800057a:	40e2      	lsrs	r2, r4
 800057c:	001c      	movs	r4, r3
 800057e:	465b      	mov	r3, fp
 8000580:	0015      	movs	r5, r2
 8000582:	2b00      	cmp	r3, #0
 8000584:	db2a      	blt.n	80005dc <__udivmoddi4+0x184>
 8000586:	0026      	movs	r6, r4
 8000588:	409e      	lsls	r6, r3
 800058a:	0033      	movs	r3, r6
 800058c:	0026      	movs	r6, r4
 800058e:	4647      	mov	r7, r8
 8000590:	40be      	lsls	r6, r7
 8000592:	0032      	movs	r2, r6
 8000594:	1a80      	subs	r0, r0, r2
 8000596:	4199      	sbcs	r1, r3
 8000598:	9000      	str	r0, [sp, #0]
 800059a:	9101      	str	r1, [sp, #4]
 800059c:	e79e      	b.n	80004dc <__udivmoddi4+0x84>
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d8bc      	bhi.n	800051c <__udivmoddi4+0xc4>
 80005a2:	e782      	b.n	80004aa <__udivmoddi4+0x52>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	2100      	movs	r1, #0
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	2200      	movs	r2, #0
 80005ae:	9100      	str	r1, [sp, #0]
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	2201      	movs	r2, #1
 80005b4:	40da      	lsrs	r2, r3
 80005b6:	9201      	str	r2, [sp, #4]
 80005b8:	e785      	b.n	80004c6 <__udivmoddi4+0x6e>
 80005ba:	4642      	mov	r2, r8
 80005bc:	2320      	movs	r3, #32
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	002a      	movs	r2, r5
 80005c2:	4646      	mov	r6, r8
 80005c4:	409a      	lsls	r2, r3
 80005c6:	0023      	movs	r3, r4
 80005c8:	40f3      	lsrs	r3, r6
 80005ca:	4644      	mov	r4, r8
 80005cc:	4313      	orrs	r3, r2
 80005ce:	002a      	movs	r2, r5
 80005d0:	40e2      	lsrs	r2, r4
 80005d2:	001c      	movs	r4, r3
 80005d4:	465b      	mov	r3, fp
 80005d6:	0015      	movs	r5, r2
 80005d8:	2b00      	cmp	r3, #0
 80005da:	dad4      	bge.n	8000586 <__udivmoddi4+0x12e>
 80005dc:	4642      	mov	r2, r8
 80005de:	002f      	movs	r7, r5
 80005e0:	2320      	movs	r3, #32
 80005e2:	0026      	movs	r6, r4
 80005e4:	4097      	lsls	r7, r2
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	40de      	lsrs	r6, r3
 80005ea:	003b      	movs	r3, r7
 80005ec:	4333      	orrs	r3, r6
 80005ee:	e7cd      	b.n	800058c <__udivmoddi4+0x134>

080005f0 <__aeabi_fadd>:
 80005f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005f2:	46ce      	mov	lr, r9
 80005f4:	4647      	mov	r7, r8
 80005f6:	0243      	lsls	r3, r0, #9
 80005f8:	0a5a      	lsrs	r2, r3, #9
 80005fa:	024e      	lsls	r6, r1, #9
 80005fc:	0045      	lsls	r5, r0, #1
 80005fe:	0fc4      	lsrs	r4, r0, #31
 8000600:	0048      	lsls	r0, r1, #1
 8000602:	4691      	mov	r9, r2
 8000604:	0e2d      	lsrs	r5, r5, #24
 8000606:	0a72      	lsrs	r2, r6, #9
 8000608:	0e00      	lsrs	r0, r0, #24
 800060a:	4694      	mov	ip, r2
 800060c:	b580      	push	{r7, lr}
 800060e:	099b      	lsrs	r3, r3, #6
 8000610:	0fc9      	lsrs	r1, r1, #31
 8000612:	09b6      	lsrs	r6, r6, #6
 8000614:	1a2a      	subs	r2, r5, r0
 8000616:	428c      	cmp	r4, r1
 8000618:	d021      	beq.n	800065e <__aeabi_fadd+0x6e>
 800061a:	2a00      	cmp	r2, #0
 800061c:	dd0d      	ble.n	800063a <__aeabi_fadd+0x4a>
 800061e:	2800      	cmp	r0, #0
 8000620:	d12d      	bne.n	800067e <__aeabi_fadd+0x8e>
 8000622:	2e00      	cmp	r6, #0
 8000624:	d100      	bne.n	8000628 <__aeabi_fadd+0x38>
 8000626:	e08d      	b.n	8000744 <__aeabi_fadd+0x154>
 8000628:	1e51      	subs	r1, r2, #1
 800062a:	2a01      	cmp	r2, #1
 800062c:	d100      	bne.n	8000630 <__aeabi_fadd+0x40>
 800062e:	e11d      	b.n	800086c <__aeabi_fadd+0x27c>
 8000630:	2aff      	cmp	r2, #255	@ 0xff
 8000632:	d100      	bne.n	8000636 <__aeabi_fadd+0x46>
 8000634:	e0ab      	b.n	800078e <__aeabi_fadd+0x19e>
 8000636:	000a      	movs	r2, r1
 8000638:	e027      	b.n	800068a <__aeabi_fadd+0x9a>
 800063a:	2a00      	cmp	r2, #0
 800063c:	d04d      	beq.n	80006da <__aeabi_fadd+0xea>
 800063e:	1b42      	subs	r2, r0, r5
 8000640:	2d00      	cmp	r5, #0
 8000642:	d000      	beq.n	8000646 <__aeabi_fadd+0x56>
 8000644:	e0cc      	b.n	80007e0 <__aeabi_fadd+0x1f0>
 8000646:	2b00      	cmp	r3, #0
 8000648:	d100      	bne.n	800064c <__aeabi_fadd+0x5c>
 800064a:	e079      	b.n	8000740 <__aeabi_fadd+0x150>
 800064c:	1e54      	subs	r4, r2, #1
 800064e:	2a01      	cmp	r2, #1
 8000650:	d100      	bne.n	8000654 <__aeabi_fadd+0x64>
 8000652:	e128      	b.n	80008a6 <__aeabi_fadd+0x2b6>
 8000654:	2aff      	cmp	r2, #255	@ 0xff
 8000656:	d100      	bne.n	800065a <__aeabi_fadd+0x6a>
 8000658:	e097      	b.n	800078a <__aeabi_fadd+0x19a>
 800065a:	0022      	movs	r2, r4
 800065c:	e0c5      	b.n	80007ea <__aeabi_fadd+0x1fa>
 800065e:	2a00      	cmp	r2, #0
 8000660:	dc00      	bgt.n	8000664 <__aeabi_fadd+0x74>
 8000662:	e096      	b.n	8000792 <__aeabi_fadd+0x1a2>
 8000664:	2800      	cmp	r0, #0
 8000666:	d04f      	beq.n	8000708 <__aeabi_fadd+0x118>
 8000668:	2dff      	cmp	r5, #255	@ 0xff
 800066a:	d100      	bne.n	800066e <__aeabi_fadd+0x7e>
 800066c:	e08f      	b.n	800078e <__aeabi_fadd+0x19e>
 800066e:	2180      	movs	r1, #128	@ 0x80
 8000670:	04c9      	lsls	r1, r1, #19
 8000672:	430e      	orrs	r6, r1
 8000674:	2a1b      	cmp	r2, #27
 8000676:	dd51      	ble.n	800071c <__aeabi_fadd+0x12c>
 8000678:	002a      	movs	r2, r5
 800067a:	3301      	adds	r3, #1
 800067c:	e018      	b.n	80006b0 <__aeabi_fadd+0xc0>
 800067e:	2dff      	cmp	r5, #255	@ 0xff
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x94>
 8000682:	e084      	b.n	800078e <__aeabi_fadd+0x19e>
 8000684:	2180      	movs	r1, #128	@ 0x80
 8000686:	04c9      	lsls	r1, r1, #19
 8000688:	430e      	orrs	r6, r1
 800068a:	2101      	movs	r1, #1
 800068c:	2a1b      	cmp	r2, #27
 800068e:	dc08      	bgt.n	80006a2 <__aeabi_fadd+0xb2>
 8000690:	0031      	movs	r1, r6
 8000692:	2020      	movs	r0, #32
 8000694:	40d1      	lsrs	r1, r2
 8000696:	1a82      	subs	r2, r0, r2
 8000698:	4096      	lsls	r6, r2
 800069a:	0032      	movs	r2, r6
 800069c:	1e50      	subs	r0, r2, #1
 800069e:	4182      	sbcs	r2, r0
 80006a0:	4311      	orrs	r1, r2
 80006a2:	1a5b      	subs	r3, r3, r1
 80006a4:	015a      	lsls	r2, r3, #5
 80006a6:	d459      	bmi.n	800075c <__aeabi_fadd+0x16c>
 80006a8:	2107      	movs	r1, #7
 80006aa:	002a      	movs	r2, r5
 80006ac:	4019      	ands	r1, r3
 80006ae:	d049      	beq.n	8000744 <__aeabi_fadd+0x154>
 80006b0:	210f      	movs	r1, #15
 80006b2:	4019      	ands	r1, r3
 80006b4:	2904      	cmp	r1, #4
 80006b6:	d000      	beq.n	80006ba <__aeabi_fadd+0xca>
 80006b8:	3304      	adds	r3, #4
 80006ba:	0159      	lsls	r1, r3, #5
 80006bc:	d542      	bpl.n	8000744 <__aeabi_fadd+0x154>
 80006be:	1c50      	adds	r0, r2, #1
 80006c0:	2afe      	cmp	r2, #254	@ 0xfe
 80006c2:	d03a      	beq.n	800073a <__aeabi_fadd+0x14a>
 80006c4:	019b      	lsls	r3, r3, #6
 80006c6:	b2c0      	uxtb	r0, r0
 80006c8:	0a5b      	lsrs	r3, r3, #9
 80006ca:	05c0      	lsls	r0, r0, #23
 80006cc:	4318      	orrs	r0, r3
 80006ce:	07e4      	lsls	r4, r4, #31
 80006d0:	4320      	orrs	r0, r4
 80006d2:	bcc0      	pop	{r6, r7}
 80006d4:	46b9      	mov	r9, r7
 80006d6:	46b0      	mov	r8, r6
 80006d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006da:	20fe      	movs	r0, #254	@ 0xfe
 80006dc:	4680      	mov	r8, r0
 80006de:	1c6f      	adds	r7, r5, #1
 80006e0:	0038      	movs	r0, r7
 80006e2:	4647      	mov	r7, r8
 80006e4:	4207      	tst	r7, r0
 80006e6:	d000      	beq.n	80006ea <__aeabi_fadd+0xfa>
 80006e8:	e08e      	b.n	8000808 <__aeabi_fadd+0x218>
 80006ea:	2d00      	cmp	r5, #0
 80006ec:	d000      	beq.n	80006f0 <__aeabi_fadd+0x100>
 80006ee:	e0b4      	b.n	800085a <__aeabi_fadd+0x26a>
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d100      	bne.n	80006f6 <__aeabi_fadd+0x106>
 80006f4:	e0db      	b.n	80008ae <__aeabi_fadd+0x2be>
 80006f6:	2e00      	cmp	r6, #0
 80006f8:	d06c      	beq.n	80007d4 <__aeabi_fadd+0x1e4>
 80006fa:	1b98      	subs	r0, r3, r6
 80006fc:	0145      	lsls	r5, r0, #5
 80006fe:	d400      	bmi.n	8000702 <__aeabi_fadd+0x112>
 8000700:	e0f7      	b.n	80008f2 <__aeabi_fadd+0x302>
 8000702:	000c      	movs	r4, r1
 8000704:	1af3      	subs	r3, r6, r3
 8000706:	e03d      	b.n	8000784 <__aeabi_fadd+0x194>
 8000708:	2e00      	cmp	r6, #0
 800070a:	d01b      	beq.n	8000744 <__aeabi_fadd+0x154>
 800070c:	1e51      	subs	r1, r2, #1
 800070e:	2a01      	cmp	r2, #1
 8000710:	d100      	bne.n	8000714 <__aeabi_fadd+0x124>
 8000712:	e082      	b.n	800081a <__aeabi_fadd+0x22a>
 8000714:	2aff      	cmp	r2, #255	@ 0xff
 8000716:	d03a      	beq.n	800078e <__aeabi_fadd+0x19e>
 8000718:	000a      	movs	r2, r1
 800071a:	e7ab      	b.n	8000674 <__aeabi_fadd+0x84>
 800071c:	0031      	movs	r1, r6
 800071e:	2020      	movs	r0, #32
 8000720:	40d1      	lsrs	r1, r2
 8000722:	1a82      	subs	r2, r0, r2
 8000724:	4096      	lsls	r6, r2
 8000726:	0032      	movs	r2, r6
 8000728:	1e50      	subs	r0, r2, #1
 800072a:	4182      	sbcs	r2, r0
 800072c:	430a      	orrs	r2, r1
 800072e:	189b      	adds	r3, r3, r2
 8000730:	015a      	lsls	r2, r3, #5
 8000732:	d5b9      	bpl.n	80006a8 <__aeabi_fadd+0xb8>
 8000734:	1c6a      	adds	r2, r5, #1
 8000736:	2dfe      	cmp	r5, #254	@ 0xfe
 8000738:	d175      	bne.n	8000826 <__aeabi_fadd+0x236>
 800073a:	20ff      	movs	r0, #255	@ 0xff
 800073c:	2300      	movs	r3, #0
 800073e:	e7c4      	b.n	80006ca <__aeabi_fadd+0xda>
 8000740:	000c      	movs	r4, r1
 8000742:	0033      	movs	r3, r6
 8000744:	08db      	lsrs	r3, r3, #3
 8000746:	2aff      	cmp	r2, #255	@ 0xff
 8000748:	d146      	bne.n	80007d8 <__aeabi_fadd+0x1e8>
 800074a:	2b00      	cmp	r3, #0
 800074c:	d0f5      	beq.n	800073a <__aeabi_fadd+0x14a>
 800074e:	2280      	movs	r2, #128	@ 0x80
 8000750:	03d2      	lsls	r2, r2, #15
 8000752:	4313      	orrs	r3, r2
 8000754:	025b      	lsls	r3, r3, #9
 8000756:	20ff      	movs	r0, #255	@ 0xff
 8000758:	0a5b      	lsrs	r3, r3, #9
 800075a:	e7b6      	b.n	80006ca <__aeabi_fadd+0xda>
 800075c:	019f      	lsls	r7, r3, #6
 800075e:	09bf      	lsrs	r7, r7, #6
 8000760:	0038      	movs	r0, r7
 8000762:	f000 fb99 	bl	8000e98 <__clzsi2>
 8000766:	3805      	subs	r0, #5
 8000768:	4087      	lsls	r7, r0
 800076a:	4285      	cmp	r5, r0
 800076c:	dc24      	bgt.n	80007b8 <__aeabi_fadd+0x1c8>
 800076e:	003b      	movs	r3, r7
 8000770:	2120      	movs	r1, #32
 8000772:	1b42      	subs	r2, r0, r5
 8000774:	3201      	adds	r2, #1
 8000776:	40d3      	lsrs	r3, r2
 8000778:	1a8a      	subs	r2, r1, r2
 800077a:	4097      	lsls	r7, r2
 800077c:	1e7a      	subs	r2, r7, #1
 800077e:	4197      	sbcs	r7, r2
 8000780:	2200      	movs	r2, #0
 8000782:	433b      	orrs	r3, r7
 8000784:	0759      	lsls	r1, r3, #29
 8000786:	d193      	bne.n	80006b0 <__aeabi_fadd+0xc0>
 8000788:	e797      	b.n	80006ba <__aeabi_fadd+0xca>
 800078a:	000c      	movs	r4, r1
 800078c:	0033      	movs	r3, r6
 800078e:	08db      	lsrs	r3, r3, #3
 8000790:	e7db      	b.n	800074a <__aeabi_fadd+0x15a>
 8000792:	2a00      	cmp	r2, #0
 8000794:	d014      	beq.n	80007c0 <__aeabi_fadd+0x1d0>
 8000796:	1b42      	subs	r2, r0, r5
 8000798:	2d00      	cmp	r5, #0
 800079a:	d14b      	bne.n	8000834 <__aeabi_fadd+0x244>
 800079c:	2b00      	cmp	r3, #0
 800079e:	d0d0      	beq.n	8000742 <__aeabi_fadd+0x152>
 80007a0:	1e51      	subs	r1, r2, #1
 80007a2:	2a01      	cmp	r2, #1
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fadd+0x1b8>
 80007a6:	e09e      	b.n	80008e6 <__aeabi_fadd+0x2f6>
 80007a8:	2aff      	cmp	r2, #255	@ 0xff
 80007aa:	d0ef      	beq.n	800078c <__aeabi_fadd+0x19c>
 80007ac:	000a      	movs	r2, r1
 80007ae:	2a1b      	cmp	r2, #27
 80007b0:	dd5f      	ble.n	8000872 <__aeabi_fadd+0x282>
 80007b2:	0002      	movs	r2, r0
 80007b4:	1c73      	adds	r3, r6, #1
 80007b6:	e77b      	b.n	80006b0 <__aeabi_fadd+0xc0>
 80007b8:	4b50      	ldr	r3, [pc, #320]	@ (80008fc <__aeabi_fadd+0x30c>)
 80007ba:	1a2a      	subs	r2, r5, r0
 80007bc:	403b      	ands	r3, r7
 80007be:	e7e1      	b.n	8000784 <__aeabi_fadd+0x194>
 80007c0:	21fe      	movs	r1, #254	@ 0xfe
 80007c2:	1c6a      	adds	r2, r5, #1
 80007c4:	4211      	tst	r1, r2
 80007c6:	d13b      	bne.n	8000840 <__aeabi_fadd+0x250>
 80007c8:	2d00      	cmp	r5, #0
 80007ca:	d15d      	bne.n	8000888 <__aeabi_fadd+0x298>
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d07f      	beq.n	80008d0 <__aeabi_fadd+0x2e0>
 80007d0:	2e00      	cmp	r6, #0
 80007d2:	d17f      	bne.n	80008d4 <__aeabi_fadd+0x2e4>
 80007d4:	2200      	movs	r2, #0
 80007d6:	08db      	lsrs	r3, r3, #3
 80007d8:	025b      	lsls	r3, r3, #9
 80007da:	0a5b      	lsrs	r3, r3, #9
 80007dc:	b2d0      	uxtb	r0, r2
 80007de:	e774      	b.n	80006ca <__aeabi_fadd+0xda>
 80007e0:	28ff      	cmp	r0, #255	@ 0xff
 80007e2:	d0d2      	beq.n	800078a <__aeabi_fadd+0x19a>
 80007e4:	2480      	movs	r4, #128	@ 0x80
 80007e6:	04e4      	lsls	r4, r4, #19
 80007e8:	4323      	orrs	r3, r4
 80007ea:	2401      	movs	r4, #1
 80007ec:	2a1b      	cmp	r2, #27
 80007ee:	dc07      	bgt.n	8000800 <__aeabi_fadd+0x210>
 80007f0:	001c      	movs	r4, r3
 80007f2:	2520      	movs	r5, #32
 80007f4:	40d4      	lsrs	r4, r2
 80007f6:	1aaa      	subs	r2, r5, r2
 80007f8:	4093      	lsls	r3, r2
 80007fa:	1e5a      	subs	r2, r3, #1
 80007fc:	4193      	sbcs	r3, r2
 80007fe:	431c      	orrs	r4, r3
 8000800:	1b33      	subs	r3, r6, r4
 8000802:	0005      	movs	r5, r0
 8000804:	000c      	movs	r4, r1
 8000806:	e74d      	b.n	80006a4 <__aeabi_fadd+0xb4>
 8000808:	1b9f      	subs	r7, r3, r6
 800080a:	017a      	lsls	r2, r7, #5
 800080c:	d422      	bmi.n	8000854 <__aeabi_fadd+0x264>
 800080e:	2f00      	cmp	r7, #0
 8000810:	d1a6      	bne.n	8000760 <__aeabi_fadd+0x170>
 8000812:	2400      	movs	r4, #0
 8000814:	2000      	movs	r0, #0
 8000816:	2300      	movs	r3, #0
 8000818:	e757      	b.n	80006ca <__aeabi_fadd+0xda>
 800081a:	199b      	adds	r3, r3, r6
 800081c:	2501      	movs	r5, #1
 800081e:	3201      	adds	r2, #1
 8000820:	0159      	lsls	r1, r3, #5
 8000822:	d400      	bmi.n	8000826 <__aeabi_fadd+0x236>
 8000824:	e740      	b.n	80006a8 <__aeabi_fadd+0xb8>
 8000826:	2101      	movs	r1, #1
 8000828:	4835      	ldr	r0, [pc, #212]	@ (8000900 <__aeabi_fadd+0x310>)
 800082a:	4019      	ands	r1, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	4003      	ands	r3, r0
 8000830:	430b      	orrs	r3, r1
 8000832:	e7a7      	b.n	8000784 <__aeabi_fadd+0x194>
 8000834:	28ff      	cmp	r0, #255	@ 0xff
 8000836:	d0a9      	beq.n	800078c <__aeabi_fadd+0x19c>
 8000838:	2180      	movs	r1, #128	@ 0x80
 800083a:	04c9      	lsls	r1, r1, #19
 800083c:	430b      	orrs	r3, r1
 800083e:	e7b6      	b.n	80007ae <__aeabi_fadd+0x1be>
 8000840:	2aff      	cmp	r2, #255	@ 0xff
 8000842:	d100      	bne.n	8000846 <__aeabi_fadd+0x256>
 8000844:	e779      	b.n	800073a <__aeabi_fadd+0x14a>
 8000846:	199b      	adds	r3, r3, r6
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	0759      	lsls	r1, r3, #29
 800084c:	d000      	beq.n	8000850 <__aeabi_fadd+0x260>
 800084e:	e72f      	b.n	80006b0 <__aeabi_fadd+0xc0>
 8000850:	08db      	lsrs	r3, r3, #3
 8000852:	e7c1      	b.n	80007d8 <__aeabi_fadd+0x1e8>
 8000854:	000c      	movs	r4, r1
 8000856:	1af7      	subs	r7, r6, r3
 8000858:	e782      	b.n	8000760 <__aeabi_fadd+0x170>
 800085a:	2b00      	cmp	r3, #0
 800085c:	d12c      	bne.n	80008b8 <__aeabi_fadd+0x2c8>
 800085e:	2e00      	cmp	r6, #0
 8000860:	d193      	bne.n	800078a <__aeabi_fadd+0x19a>
 8000862:	2380      	movs	r3, #128	@ 0x80
 8000864:	2400      	movs	r4, #0
 8000866:	20ff      	movs	r0, #255	@ 0xff
 8000868:	03db      	lsls	r3, r3, #15
 800086a:	e72e      	b.n	80006ca <__aeabi_fadd+0xda>
 800086c:	2501      	movs	r5, #1
 800086e:	1b9b      	subs	r3, r3, r6
 8000870:	e718      	b.n	80006a4 <__aeabi_fadd+0xb4>
 8000872:	0019      	movs	r1, r3
 8000874:	2520      	movs	r5, #32
 8000876:	40d1      	lsrs	r1, r2
 8000878:	1aaa      	subs	r2, r5, r2
 800087a:	4093      	lsls	r3, r2
 800087c:	1e5a      	subs	r2, r3, #1
 800087e:	4193      	sbcs	r3, r2
 8000880:	430b      	orrs	r3, r1
 8000882:	0005      	movs	r5, r0
 8000884:	199b      	adds	r3, r3, r6
 8000886:	e753      	b.n	8000730 <__aeabi_fadd+0x140>
 8000888:	2b00      	cmp	r3, #0
 800088a:	d100      	bne.n	800088e <__aeabi_fadd+0x29e>
 800088c:	e77e      	b.n	800078c <__aeabi_fadd+0x19c>
 800088e:	2e00      	cmp	r6, #0
 8000890:	d100      	bne.n	8000894 <__aeabi_fadd+0x2a4>
 8000892:	e77c      	b.n	800078e <__aeabi_fadd+0x19e>
 8000894:	2280      	movs	r2, #128	@ 0x80
 8000896:	03d2      	lsls	r2, r2, #15
 8000898:	4591      	cmp	r9, r2
 800089a:	d302      	bcc.n	80008a2 <__aeabi_fadd+0x2b2>
 800089c:	4594      	cmp	ip, r2
 800089e:	d200      	bcs.n	80008a2 <__aeabi_fadd+0x2b2>
 80008a0:	0033      	movs	r3, r6
 80008a2:	08db      	lsrs	r3, r3, #3
 80008a4:	e753      	b.n	800074e <__aeabi_fadd+0x15e>
 80008a6:	000c      	movs	r4, r1
 80008a8:	1af3      	subs	r3, r6, r3
 80008aa:	3501      	adds	r5, #1
 80008ac:	e6fa      	b.n	80006a4 <__aeabi_fadd+0xb4>
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	d0af      	beq.n	8000812 <__aeabi_fadd+0x222>
 80008b2:	000c      	movs	r4, r1
 80008b4:	0033      	movs	r3, r6
 80008b6:	e78d      	b.n	80007d4 <__aeabi_fadd+0x1e4>
 80008b8:	2e00      	cmp	r6, #0
 80008ba:	d100      	bne.n	80008be <__aeabi_fadd+0x2ce>
 80008bc:	e767      	b.n	800078e <__aeabi_fadd+0x19e>
 80008be:	2280      	movs	r2, #128	@ 0x80
 80008c0:	03d2      	lsls	r2, r2, #15
 80008c2:	4591      	cmp	r9, r2
 80008c4:	d3ed      	bcc.n	80008a2 <__aeabi_fadd+0x2b2>
 80008c6:	4594      	cmp	ip, r2
 80008c8:	d2eb      	bcs.n	80008a2 <__aeabi_fadd+0x2b2>
 80008ca:	000c      	movs	r4, r1
 80008cc:	0033      	movs	r3, r6
 80008ce:	e7e8      	b.n	80008a2 <__aeabi_fadd+0x2b2>
 80008d0:	0033      	movs	r3, r6
 80008d2:	e77f      	b.n	80007d4 <__aeabi_fadd+0x1e4>
 80008d4:	199b      	adds	r3, r3, r6
 80008d6:	2200      	movs	r2, #0
 80008d8:	0159      	lsls	r1, r3, #5
 80008da:	d5b9      	bpl.n	8000850 <__aeabi_fadd+0x260>
 80008dc:	4a07      	ldr	r2, [pc, #28]	@ (80008fc <__aeabi_fadd+0x30c>)
 80008de:	4013      	ands	r3, r2
 80008e0:	08db      	lsrs	r3, r3, #3
 80008e2:	2201      	movs	r2, #1
 80008e4:	e778      	b.n	80007d8 <__aeabi_fadd+0x1e8>
 80008e6:	199b      	adds	r3, r3, r6
 80008e8:	3201      	adds	r2, #1
 80008ea:	3501      	adds	r5, #1
 80008ec:	0159      	lsls	r1, r3, #5
 80008ee:	d49a      	bmi.n	8000826 <__aeabi_fadd+0x236>
 80008f0:	e6da      	b.n	80006a8 <__aeabi_fadd+0xb8>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d08d      	beq.n	8000812 <__aeabi_fadd+0x222>
 80008f6:	08db      	lsrs	r3, r3, #3
 80008f8:	e76e      	b.n	80007d8 <__aeabi_fadd+0x1e8>
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	fbffffff 	.word	0xfbffffff
 8000900:	7dffffff 	.word	0x7dffffff

08000904 <__aeabi_fdiv>:
 8000904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000906:	464f      	mov	r7, r9
 8000908:	4646      	mov	r6, r8
 800090a:	46d6      	mov	lr, sl
 800090c:	0244      	lsls	r4, r0, #9
 800090e:	b5c0      	push	{r6, r7, lr}
 8000910:	0047      	lsls	r7, r0, #1
 8000912:	1c0e      	adds	r6, r1, #0
 8000914:	0a64      	lsrs	r4, r4, #9
 8000916:	0e3f      	lsrs	r7, r7, #24
 8000918:	0fc5      	lsrs	r5, r0, #31
 800091a:	2f00      	cmp	r7, #0
 800091c:	d03c      	beq.n	8000998 <__aeabi_fdiv+0x94>
 800091e:	2fff      	cmp	r7, #255	@ 0xff
 8000920:	d042      	beq.n	80009a8 <__aeabi_fdiv+0xa4>
 8000922:	2300      	movs	r3, #0
 8000924:	2280      	movs	r2, #128	@ 0x80
 8000926:	4699      	mov	r9, r3
 8000928:	469a      	mov	sl, r3
 800092a:	00e4      	lsls	r4, r4, #3
 800092c:	04d2      	lsls	r2, r2, #19
 800092e:	4314      	orrs	r4, r2
 8000930:	3f7f      	subs	r7, #127	@ 0x7f
 8000932:	0273      	lsls	r3, r6, #9
 8000934:	0a5b      	lsrs	r3, r3, #9
 8000936:	4698      	mov	r8, r3
 8000938:	0073      	lsls	r3, r6, #1
 800093a:	0e1b      	lsrs	r3, r3, #24
 800093c:	0ff6      	lsrs	r6, r6, #31
 800093e:	2b00      	cmp	r3, #0
 8000940:	d01b      	beq.n	800097a <__aeabi_fdiv+0x76>
 8000942:	2bff      	cmp	r3, #255	@ 0xff
 8000944:	d013      	beq.n	800096e <__aeabi_fdiv+0x6a>
 8000946:	4642      	mov	r2, r8
 8000948:	2180      	movs	r1, #128	@ 0x80
 800094a:	00d2      	lsls	r2, r2, #3
 800094c:	04c9      	lsls	r1, r1, #19
 800094e:	4311      	orrs	r1, r2
 8000950:	4688      	mov	r8, r1
 8000952:	2000      	movs	r0, #0
 8000954:	3b7f      	subs	r3, #127	@ 0x7f
 8000956:	0029      	movs	r1, r5
 8000958:	1aff      	subs	r7, r7, r3
 800095a:	464b      	mov	r3, r9
 800095c:	4071      	eors	r1, r6
 800095e:	b2c9      	uxtb	r1, r1
 8000960:	2b0f      	cmp	r3, #15
 8000962:	d900      	bls.n	8000966 <__aeabi_fdiv+0x62>
 8000964:	e0b5      	b.n	8000ad2 <__aeabi_fdiv+0x1ce>
 8000966:	4a74      	ldr	r2, [pc, #464]	@ (8000b38 <__aeabi_fdiv+0x234>)
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	58d3      	ldr	r3, [r2, r3]
 800096c:	469f      	mov	pc, r3
 800096e:	4643      	mov	r3, r8
 8000970:	2b00      	cmp	r3, #0
 8000972:	d13f      	bne.n	80009f4 <__aeabi_fdiv+0xf0>
 8000974:	3fff      	subs	r7, #255	@ 0xff
 8000976:	3302      	adds	r3, #2
 8000978:	e003      	b.n	8000982 <__aeabi_fdiv+0x7e>
 800097a:	4643      	mov	r3, r8
 800097c:	2b00      	cmp	r3, #0
 800097e:	d12d      	bne.n	80009dc <__aeabi_fdiv+0xd8>
 8000980:	2301      	movs	r3, #1
 8000982:	0029      	movs	r1, r5
 8000984:	464a      	mov	r2, r9
 8000986:	4071      	eors	r1, r6
 8000988:	b2c9      	uxtb	r1, r1
 800098a:	431a      	orrs	r2, r3
 800098c:	2a0e      	cmp	r2, #14
 800098e:	d838      	bhi.n	8000a02 <__aeabi_fdiv+0xfe>
 8000990:	486a      	ldr	r0, [pc, #424]	@ (8000b3c <__aeabi_fdiv+0x238>)
 8000992:	0092      	lsls	r2, r2, #2
 8000994:	5882      	ldr	r2, [r0, r2]
 8000996:	4697      	mov	pc, r2
 8000998:	2c00      	cmp	r4, #0
 800099a:	d113      	bne.n	80009c4 <__aeabi_fdiv+0xc0>
 800099c:	2304      	movs	r3, #4
 800099e:	4699      	mov	r9, r3
 80009a0:	3b03      	subs	r3, #3
 80009a2:	2700      	movs	r7, #0
 80009a4:	469a      	mov	sl, r3
 80009a6:	e7c4      	b.n	8000932 <__aeabi_fdiv+0x2e>
 80009a8:	2c00      	cmp	r4, #0
 80009aa:	d105      	bne.n	80009b8 <__aeabi_fdiv+0xb4>
 80009ac:	2308      	movs	r3, #8
 80009ae:	4699      	mov	r9, r3
 80009b0:	3b06      	subs	r3, #6
 80009b2:	27ff      	movs	r7, #255	@ 0xff
 80009b4:	469a      	mov	sl, r3
 80009b6:	e7bc      	b.n	8000932 <__aeabi_fdiv+0x2e>
 80009b8:	230c      	movs	r3, #12
 80009ba:	4699      	mov	r9, r3
 80009bc:	3b09      	subs	r3, #9
 80009be:	27ff      	movs	r7, #255	@ 0xff
 80009c0:	469a      	mov	sl, r3
 80009c2:	e7b6      	b.n	8000932 <__aeabi_fdiv+0x2e>
 80009c4:	0020      	movs	r0, r4
 80009c6:	f000 fa67 	bl	8000e98 <__clzsi2>
 80009ca:	2776      	movs	r7, #118	@ 0x76
 80009cc:	1f43      	subs	r3, r0, #5
 80009ce:	409c      	lsls	r4, r3
 80009d0:	2300      	movs	r3, #0
 80009d2:	427f      	negs	r7, r7
 80009d4:	4699      	mov	r9, r3
 80009d6:	469a      	mov	sl, r3
 80009d8:	1a3f      	subs	r7, r7, r0
 80009da:	e7aa      	b.n	8000932 <__aeabi_fdiv+0x2e>
 80009dc:	4640      	mov	r0, r8
 80009de:	f000 fa5b 	bl	8000e98 <__clzsi2>
 80009e2:	4642      	mov	r2, r8
 80009e4:	1f43      	subs	r3, r0, #5
 80009e6:	409a      	lsls	r2, r3
 80009e8:	2376      	movs	r3, #118	@ 0x76
 80009ea:	425b      	negs	r3, r3
 80009ec:	1a1b      	subs	r3, r3, r0
 80009ee:	4690      	mov	r8, r2
 80009f0:	2000      	movs	r0, #0
 80009f2:	e7b0      	b.n	8000956 <__aeabi_fdiv+0x52>
 80009f4:	2303      	movs	r3, #3
 80009f6:	464a      	mov	r2, r9
 80009f8:	431a      	orrs	r2, r3
 80009fa:	4691      	mov	r9, r2
 80009fc:	2003      	movs	r0, #3
 80009fe:	33fc      	adds	r3, #252	@ 0xfc
 8000a00:	e7a9      	b.n	8000956 <__aeabi_fdiv+0x52>
 8000a02:	000d      	movs	r5, r1
 8000a04:	20ff      	movs	r0, #255	@ 0xff
 8000a06:	2200      	movs	r2, #0
 8000a08:	05c0      	lsls	r0, r0, #23
 8000a0a:	07ed      	lsls	r5, r5, #31
 8000a0c:	4310      	orrs	r0, r2
 8000a0e:	4328      	orrs	r0, r5
 8000a10:	bce0      	pop	{r5, r6, r7}
 8000a12:	46ba      	mov	sl, r7
 8000a14:	46b1      	mov	r9, r6
 8000a16:	46a8      	mov	r8, r5
 8000a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1a:	000d      	movs	r5, r1
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	2200      	movs	r2, #0
 8000a20:	e7f2      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000a22:	4653      	mov	r3, sl
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d0ed      	beq.n	8000a04 <__aeabi_fdiv+0x100>
 8000a28:	2b03      	cmp	r3, #3
 8000a2a:	d033      	beq.n	8000a94 <__aeabi_fdiv+0x190>
 8000a2c:	46a0      	mov	r8, r4
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d105      	bne.n	8000a3e <__aeabi_fdiv+0x13a>
 8000a32:	2000      	movs	r0, #0
 8000a34:	2200      	movs	r2, #0
 8000a36:	e7e7      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000a38:	0035      	movs	r5, r6
 8000a3a:	2803      	cmp	r0, #3
 8000a3c:	d07a      	beq.n	8000b34 <__aeabi_fdiv+0x230>
 8000a3e:	003b      	movs	r3, r7
 8000a40:	337f      	adds	r3, #127	@ 0x7f
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	dd2d      	ble.n	8000aa2 <__aeabi_fdiv+0x19e>
 8000a46:	4642      	mov	r2, r8
 8000a48:	0752      	lsls	r2, r2, #29
 8000a4a:	d007      	beq.n	8000a5c <__aeabi_fdiv+0x158>
 8000a4c:	220f      	movs	r2, #15
 8000a4e:	4641      	mov	r1, r8
 8000a50:	400a      	ands	r2, r1
 8000a52:	2a04      	cmp	r2, #4
 8000a54:	d002      	beq.n	8000a5c <__aeabi_fdiv+0x158>
 8000a56:	2204      	movs	r2, #4
 8000a58:	4694      	mov	ip, r2
 8000a5a:	44e0      	add	r8, ip
 8000a5c:	4642      	mov	r2, r8
 8000a5e:	0112      	lsls	r2, r2, #4
 8000a60:	d505      	bpl.n	8000a6e <__aeabi_fdiv+0x16a>
 8000a62:	4642      	mov	r2, r8
 8000a64:	4b36      	ldr	r3, [pc, #216]	@ (8000b40 <__aeabi_fdiv+0x23c>)
 8000a66:	401a      	ands	r2, r3
 8000a68:	003b      	movs	r3, r7
 8000a6a:	4690      	mov	r8, r2
 8000a6c:	3380      	adds	r3, #128	@ 0x80
 8000a6e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000a70:	dcc8      	bgt.n	8000a04 <__aeabi_fdiv+0x100>
 8000a72:	4642      	mov	r2, r8
 8000a74:	0192      	lsls	r2, r2, #6
 8000a76:	0a52      	lsrs	r2, r2, #9
 8000a78:	b2d8      	uxtb	r0, r3
 8000a7a:	e7c5      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000a7c:	2280      	movs	r2, #128	@ 0x80
 8000a7e:	2500      	movs	r5, #0
 8000a80:	20ff      	movs	r0, #255	@ 0xff
 8000a82:	03d2      	lsls	r2, r2, #15
 8000a84:	e7c0      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000a86:	2280      	movs	r2, #128	@ 0x80
 8000a88:	03d2      	lsls	r2, r2, #15
 8000a8a:	4214      	tst	r4, r2
 8000a8c:	d002      	beq.n	8000a94 <__aeabi_fdiv+0x190>
 8000a8e:	4643      	mov	r3, r8
 8000a90:	4213      	tst	r3, r2
 8000a92:	d049      	beq.n	8000b28 <__aeabi_fdiv+0x224>
 8000a94:	2280      	movs	r2, #128	@ 0x80
 8000a96:	03d2      	lsls	r2, r2, #15
 8000a98:	4322      	orrs	r2, r4
 8000a9a:	0252      	lsls	r2, r2, #9
 8000a9c:	20ff      	movs	r0, #255	@ 0xff
 8000a9e:	0a52      	lsrs	r2, r2, #9
 8000aa0:	e7b2      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	2b1b      	cmp	r3, #27
 8000aa8:	dcc3      	bgt.n	8000a32 <__aeabi_fdiv+0x12e>
 8000aaa:	4642      	mov	r2, r8
 8000aac:	40da      	lsrs	r2, r3
 8000aae:	4643      	mov	r3, r8
 8000ab0:	379e      	adds	r7, #158	@ 0x9e
 8000ab2:	40bb      	lsls	r3, r7
 8000ab4:	1e59      	subs	r1, r3, #1
 8000ab6:	418b      	sbcs	r3, r1
 8000ab8:	431a      	orrs	r2, r3
 8000aba:	0753      	lsls	r3, r2, #29
 8000abc:	d004      	beq.n	8000ac8 <__aeabi_fdiv+0x1c4>
 8000abe:	230f      	movs	r3, #15
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	2b04      	cmp	r3, #4
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_fdiv+0x1c4>
 8000ac6:	3204      	adds	r2, #4
 8000ac8:	0153      	lsls	r3, r2, #5
 8000aca:	d529      	bpl.n	8000b20 <__aeabi_fdiv+0x21c>
 8000acc:	2001      	movs	r0, #1
 8000ace:	2200      	movs	r2, #0
 8000ad0:	e79a      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000ad2:	4642      	mov	r2, r8
 8000ad4:	0163      	lsls	r3, r4, #5
 8000ad6:	0155      	lsls	r5, r2, #5
 8000ad8:	42ab      	cmp	r3, r5
 8000ada:	d215      	bcs.n	8000b08 <__aeabi_fdiv+0x204>
 8000adc:	201b      	movs	r0, #27
 8000ade:	2200      	movs	r2, #0
 8000ae0:	3f01      	subs	r7, #1
 8000ae2:	2601      	movs	r6, #1
 8000ae4:	001c      	movs	r4, r3
 8000ae6:	0052      	lsls	r2, r2, #1
 8000ae8:	005b      	lsls	r3, r3, #1
 8000aea:	2c00      	cmp	r4, #0
 8000aec:	db01      	blt.n	8000af2 <__aeabi_fdiv+0x1ee>
 8000aee:	429d      	cmp	r5, r3
 8000af0:	d801      	bhi.n	8000af6 <__aeabi_fdiv+0x1f2>
 8000af2:	1b5b      	subs	r3, r3, r5
 8000af4:	4332      	orrs	r2, r6
 8000af6:	3801      	subs	r0, #1
 8000af8:	2800      	cmp	r0, #0
 8000afa:	d1f3      	bne.n	8000ae4 <__aeabi_fdiv+0x1e0>
 8000afc:	1e58      	subs	r0, r3, #1
 8000afe:	4183      	sbcs	r3, r0
 8000b00:	4313      	orrs	r3, r2
 8000b02:	4698      	mov	r8, r3
 8000b04:	000d      	movs	r5, r1
 8000b06:	e79a      	b.n	8000a3e <__aeabi_fdiv+0x13a>
 8000b08:	201a      	movs	r0, #26
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	1b5b      	subs	r3, r3, r5
 8000b0e:	e7e8      	b.n	8000ae2 <__aeabi_fdiv+0x1de>
 8000b10:	3b02      	subs	r3, #2
 8000b12:	425a      	negs	r2, r3
 8000b14:	4153      	adcs	r3, r2
 8000b16:	425b      	negs	r3, r3
 8000b18:	0035      	movs	r5, r6
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	b2d8      	uxtb	r0, r3
 8000b1e:	e773      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000b20:	0192      	lsls	r2, r2, #6
 8000b22:	2000      	movs	r0, #0
 8000b24:	0a52      	lsrs	r2, r2, #9
 8000b26:	e76f      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	0252      	lsls	r2, r2, #9
 8000b2c:	0035      	movs	r5, r6
 8000b2e:	20ff      	movs	r0, #255	@ 0xff
 8000b30:	0a52      	lsrs	r2, r2, #9
 8000b32:	e769      	b.n	8000a08 <__aeabi_fdiv+0x104>
 8000b34:	4644      	mov	r4, r8
 8000b36:	e7ad      	b.n	8000a94 <__aeabi_fdiv+0x190>
 8000b38:	08007a4c 	.word	0x08007a4c
 8000b3c:	08007a8c 	.word	0x08007a8c
 8000b40:	f7ffffff 	.word	0xf7ffffff

08000b44 <__aeabi_fmul>:
 8000b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b46:	464f      	mov	r7, r9
 8000b48:	4646      	mov	r6, r8
 8000b4a:	46d6      	mov	lr, sl
 8000b4c:	0243      	lsls	r3, r0, #9
 8000b4e:	0a5b      	lsrs	r3, r3, #9
 8000b50:	0045      	lsls	r5, r0, #1
 8000b52:	b5c0      	push	{r6, r7, lr}
 8000b54:	4699      	mov	r9, r3
 8000b56:	1c0f      	adds	r7, r1, #0
 8000b58:	0e2d      	lsrs	r5, r5, #24
 8000b5a:	0fc6      	lsrs	r6, r0, #31
 8000b5c:	2d00      	cmp	r5, #0
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_fmul+0x1e>
 8000b60:	e088      	b.n	8000c74 <__aeabi_fmul+0x130>
 8000b62:	2dff      	cmp	r5, #255	@ 0xff
 8000b64:	d100      	bne.n	8000b68 <__aeabi_fmul+0x24>
 8000b66:	e08d      	b.n	8000c84 <__aeabi_fmul+0x140>
 8000b68:	2280      	movs	r2, #128	@ 0x80
 8000b6a:	00db      	lsls	r3, r3, #3
 8000b6c:	04d2      	lsls	r2, r2, #19
 8000b6e:	431a      	orrs	r2, r3
 8000b70:	2300      	movs	r3, #0
 8000b72:	4691      	mov	r9, r2
 8000b74:	4698      	mov	r8, r3
 8000b76:	469a      	mov	sl, r3
 8000b78:	3d7f      	subs	r5, #127	@ 0x7f
 8000b7a:	027c      	lsls	r4, r7, #9
 8000b7c:	007b      	lsls	r3, r7, #1
 8000b7e:	0a64      	lsrs	r4, r4, #9
 8000b80:	0e1b      	lsrs	r3, r3, #24
 8000b82:	0fff      	lsrs	r7, r7, #31
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d068      	beq.n	8000c5a <__aeabi_fmul+0x116>
 8000b88:	2bff      	cmp	r3, #255	@ 0xff
 8000b8a:	d021      	beq.n	8000bd0 <__aeabi_fmul+0x8c>
 8000b8c:	2280      	movs	r2, #128	@ 0x80
 8000b8e:	00e4      	lsls	r4, r4, #3
 8000b90:	04d2      	lsls	r2, r2, #19
 8000b92:	4314      	orrs	r4, r2
 8000b94:	4642      	mov	r2, r8
 8000b96:	3b7f      	subs	r3, #127	@ 0x7f
 8000b98:	195b      	adds	r3, r3, r5
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	1c5d      	adds	r5, r3, #1
 8000b9e:	2a0a      	cmp	r2, #10
 8000ba0:	dc2e      	bgt.n	8000c00 <__aeabi_fmul+0xbc>
 8000ba2:	407e      	eors	r6, r7
 8000ba4:	4642      	mov	r2, r8
 8000ba6:	2a02      	cmp	r2, #2
 8000ba8:	dc23      	bgt.n	8000bf2 <__aeabi_fmul+0xae>
 8000baa:	3a01      	subs	r2, #1
 8000bac:	2a01      	cmp	r2, #1
 8000bae:	d900      	bls.n	8000bb2 <__aeabi_fmul+0x6e>
 8000bb0:	e0bd      	b.n	8000d2e <__aeabi_fmul+0x1ea>
 8000bb2:	2902      	cmp	r1, #2
 8000bb4:	d06e      	beq.n	8000c94 <__aeabi_fmul+0x150>
 8000bb6:	2901      	cmp	r1, #1
 8000bb8:	d12c      	bne.n	8000c14 <__aeabi_fmul+0xd0>
 8000bba:	2000      	movs	r0, #0
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	05c0      	lsls	r0, r0, #23
 8000bc0:	07f6      	lsls	r6, r6, #31
 8000bc2:	4310      	orrs	r0, r2
 8000bc4:	4330      	orrs	r0, r6
 8000bc6:	bce0      	pop	{r5, r6, r7}
 8000bc8:	46ba      	mov	sl, r7
 8000bca:	46b1      	mov	r9, r6
 8000bcc:	46a8      	mov	r8, r5
 8000bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bd0:	002b      	movs	r3, r5
 8000bd2:	33ff      	adds	r3, #255	@ 0xff
 8000bd4:	2c00      	cmp	r4, #0
 8000bd6:	d065      	beq.n	8000ca4 <__aeabi_fmul+0x160>
 8000bd8:	2203      	movs	r2, #3
 8000bda:	4641      	mov	r1, r8
 8000bdc:	4311      	orrs	r1, r2
 8000bde:	0032      	movs	r2, r6
 8000be0:	3501      	adds	r5, #1
 8000be2:	4688      	mov	r8, r1
 8000be4:	407a      	eors	r2, r7
 8000be6:	35ff      	adds	r5, #255	@ 0xff
 8000be8:	290a      	cmp	r1, #10
 8000bea:	dd00      	ble.n	8000bee <__aeabi_fmul+0xaa>
 8000bec:	e0d8      	b.n	8000da0 <__aeabi_fmul+0x25c>
 8000bee:	0016      	movs	r6, r2
 8000bf0:	2103      	movs	r1, #3
 8000bf2:	4640      	mov	r0, r8
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	4082      	lsls	r2, r0
 8000bf8:	20a6      	movs	r0, #166	@ 0xa6
 8000bfa:	00c0      	lsls	r0, r0, #3
 8000bfc:	4202      	tst	r2, r0
 8000bfe:	d020      	beq.n	8000c42 <__aeabi_fmul+0xfe>
 8000c00:	4653      	mov	r3, sl
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d046      	beq.n	8000c94 <__aeabi_fmul+0x150>
 8000c06:	2b03      	cmp	r3, #3
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fmul+0xc8>
 8000c0a:	e0bb      	b.n	8000d84 <__aeabi_fmul+0x240>
 8000c0c:	4651      	mov	r1, sl
 8000c0e:	464c      	mov	r4, r9
 8000c10:	2901      	cmp	r1, #1
 8000c12:	d0d2      	beq.n	8000bba <__aeabi_fmul+0x76>
 8000c14:	002b      	movs	r3, r5
 8000c16:	337f      	adds	r3, #127	@ 0x7f
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	dd70      	ble.n	8000cfe <__aeabi_fmul+0x1ba>
 8000c1c:	0762      	lsls	r2, r4, #29
 8000c1e:	d004      	beq.n	8000c2a <__aeabi_fmul+0xe6>
 8000c20:	220f      	movs	r2, #15
 8000c22:	4022      	ands	r2, r4
 8000c24:	2a04      	cmp	r2, #4
 8000c26:	d000      	beq.n	8000c2a <__aeabi_fmul+0xe6>
 8000c28:	3404      	adds	r4, #4
 8000c2a:	0122      	lsls	r2, r4, #4
 8000c2c:	d503      	bpl.n	8000c36 <__aeabi_fmul+0xf2>
 8000c2e:	4b63      	ldr	r3, [pc, #396]	@ (8000dbc <__aeabi_fmul+0x278>)
 8000c30:	401c      	ands	r4, r3
 8000c32:	002b      	movs	r3, r5
 8000c34:	3380      	adds	r3, #128	@ 0x80
 8000c36:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c38:	dc2c      	bgt.n	8000c94 <__aeabi_fmul+0x150>
 8000c3a:	01a2      	lsls	r2, r4, #6
 8000c3c:	0a52      	lsrs	r2, r2, #9
 8000c3e:	b2d8      	uxtb	r0, r3
 8000c40:	e7bd      	b.n	8000bbe <__aeabi_fmul+0x7a>
 8000c42:	2090      	movs	r0, #144	@ 0x90
 8000c44:	0080      	lsls	r0, r0, #2
 8000c46:	4202      	tst	r2, r0
 8000c48:	d127      	bne.n	8000c9a <__aeabi_fmul+0x156>
 8000c4a:	38b9      	subs	r0, #185	@ 0xb9
 8000c4c:	38ff      	subs	r0, #255	@ 0xff
 8000c4e:	4210      	tst	r0, r2
 8000c50:	d06d      	beq.n	8000d2e <__aeabi_fmul+0x1ea>
 8000c52:	003e      	movs	r6, r7
 8000c54:	46a1      	mov	r9, r4
 8000c56:	468a      	mov	sl, r1
 8000c58:	e7d2      	b.n	8000c00 <__aeabi_fmul+0xbc>
 8000c5a:	2c00      	cmp	r4, #0
 8000c5c:	d141      	bne.n	8000ce2 <__aeabi_fmul+0x19e>
 8000c5e:	2301      	movs	r3, #1
 8000c60:	4642      	mov	r2, r8
 8000c62:	431a      	orrs	r2, r3
 8000c64:	4690      	mov	r8, r2
 8000c66:	002b      	movs	r3, r5
 8000c68:	4642      	mov	r2, r8
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	1c5d      	adds	r5, r3, #1
 8000c6e:	2a0a      	cmp	r2, #10
 8000c70:	dd97      	ble.n	8000ba2 <__aeabi_fmul+0x5e>
 8000c72:	e7c5      	b.n	8000c00 <__aeabi_fmul+0xbc>
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d126      	bne.n	8000cc6 <__aeabi_fmul+0x182>
 8000c78:	2304      	movs	r3, #4
 8000c7a:	4698      	mov	r8, r3
 8000c7c:	3b03      	subs	r3, #3
 8000c7e:	2500      	movs	r5, #0
 8000c80:	469a      	mov	sl, r3
 8000c82:	e77a      	b.n	8000b7a <__aeabi_fmul+0x36>
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d118      	bne.n	8000cba <__aeabi_fmul+0x176>
 8000c88:	2308      	movs	r3, #8
 8000c8a:	4698      	mov	r8, r3
 8000c8c:	3b06      	subs	r3, #6
 8000c8e:	25ff      	movs	r5, #255	@ 0xff
 8000c90:	469a      	mov	sl, r3
 8000c92:	e772      	b.n	8000b7a <__aeabi_fmul+0x36>
 8000c94:	20ff      	movs	r0, #255	@ 0xff
 8000c96:	2200      	movs	r2, #0
 8000c98:	e791      	b.n	8000bbe <__aeabi_fmul+0x7a>
 8000c9a:	2280      	movs	r2, #128	@ 0x80
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	20ff      	movs	r0, #255	@ 0xff
 8000ca0:	03d2      	lsls	r2, r2, #15
 8000ca2:	e78c      	b.n	8000bbe <__aeabi_fmul+0x7a>
 8000ca4:	4641      	mov	r1, r8
 8000ca6:	2202      	movs	r2, #2
 8000ca8:	3501      	adds	r5, #1
 8000caa:	4311      	orrs	r1, r2
 8000cac:	4688      	mov	r8, r1
 8000cae:	35ff      	adds	r5, #255	@ 0xff
 8000cb0:	290a      	cmp	r1, #10
 8000cb2:	dca5      	bgt.n	8000c00 <__aeabi_fmul+0xbc>
 8000cb4:	2102      	movs	r1, #2
 8000cb6:	407e      	eors	r6, r7
 8000cb8:	e774      	b.n	8000ba4 <__aeabi_fmul+0x60>
 8000cba:	230c      	movs	r3, #12
 8000cbc:	4698      	mov	r8, r3
 8000cbe:	3b09      	subs	r3, #9
 8000cc0:	25ff      	movs	r5, #255	@ 0xff
 8000cc2:	469a      	mov	sl, r3
 8000cc4:	e759      	b.n	8000b7a <__aeabi_fmul+0x36>
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	f000 f8e6 	bl	8000e98 <__clzsi2>
 8000ccc:	464a      	mov	r2, r9
 8000cce:	1f43      	subs	r3, r0, #5
 8000cd0:	2576      	movs	r5, #118	@ 0x76
 8000cd2:	409a      	lsls	r2, r3
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	426d      	negs	r5, r5
 8000cd8:	4691      	mov	r9, r2
 8000cda:	4698      	mov	r8, r3
 8000cdc:	469a      	mov	sl, r3
 8000cde:	1a2d      	subs	r5, r5, r0
 8000ce0:	e74b      	b.n	8000b7a <__aeabi_fmul+0x36>
 8000ce2:	0020      	movs	r0, r4
 8000ce4:	f000 f8d8 	bl	8000e98 <__clzsi2>
 8000ce8:	4642      	mov	r2, r8
 8000cea:	1f43      	subs	r3, r0, #5
 8000cec:	409c      	lsls	r4, r3
 8000cee:	1a2b      	subs	r3, r5, r0
 8000cf0:	3b76      	subs	r3, #118	@ 0x76
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	1c5d      	adds	r5, r3, #1
 8000cf6:	2a0a      	cmp	r2, #10
 8000cf8:	dc00      	bgt.n	8000cfc <__aeabi_fmul+0x1b8>
 8000cfa:	e752      	b.n	8000ba2 <__aeabi_fmul+0x5e>
 8000cfc:	e780      	b.n	8000c00 <__aeabi_fmul+0xbc>
 8000cfe:	2201      	movs	r2, #1
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	2b1b      	cmp	r3, #27
 8000d04:	dd00      	ble.n	8000d08 <__aeabi_fmul+0x1c4>
 8000d06:	e758      	b.n	8000bba <__aeabi_fmul+0x76>
 8000d08:	359e      	adds	r5, #158	@ 0x9e
 8000d0a:	0022      	movs	r2, r4
 8000d0c:	40ac      	lsls	r4, r5
 8000d0e:	40da      	lsrs	r2, r3
 8000d10:	1e63      	subs	r3, r4, #1
 8000d12:	419c      	sbcs	r4, r3
 8000d14:	4322      	orrs	r2, r4
 8000d16:	0753      	lsls	r3, r2, #29
 8000d18:	d004      	beq.n	8000d24 <__aeabi_fmul+0x1e0>
 8000d1a:	230f      	movs	r3, #15
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	2b04      	cmp	r3, #4
 8000d20:	d000      	beq.n	8000d24 <__aeabi_fmul+0x1e0>
 8000d22:	3204      	adds	r2, #4
 8000d24:	0153      	lsls	r3, r2, #5
 8000d26:	d537      	bpl.n	8000d98 <__aeabi_fmul+0x254>
 8000d28:	2001      	movs	r0, #1
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	e747      	b.n	8000bbe <__aeabi_fmul+0x7a>
 8000d2e:	0c21      	lsrs	r1, r4, #16
 8000d30:	464a      	mov	r2, r9
 8000d32:	0424      	lsls	r4, r4, #16
 8000d34:	0c24      	lsrs	r4, r4, #16
 8000d36:	0027      	movs	r7, r4
 8000d38:	0c10      	lsrs	r0, r2, #16
 8000d3a:	0412      	lsls	r2, r2, #16
 8000d3c:	0c12      	lsrs	r2, r2, #16
 8000d3e:	4344      	muls	r4, r0
 8000d40:	4357      	muls	r7, r2
 8000d42:	4348      	muls	r0, r1
 8000d44:	4351      	muls	r1, r2
 8000d46:	0c3a      	lsrs	r2, r7, #16
 8000d48:	1909      	adds	r1, r1, r4
 8000d4a:	1852      	adds	r2, r2, r1
 8000d4c:	4294      	cmp	r4, r2
 8000d4e:	d903      	bls.n	8000d58 <__aeabi_fmul+0x214>
 8000d50:	2180      	movs	r1, #128	@ 0x80
 8000d52:	0249      	lsls	r1, r1, #9
 8000d54:	468c      	mov	ip, r1
 8000d56:	4460      	add	r0, ip
 8000d58:	043f      	lsls	r7, r7, #16
 8000d5a:	0411      	lsls	r1, r2, #16
 8000d5c:	0c3f      	lsrs	r7, r7, #16
 8000d5e:	19c9      	adds	r1, r1, r7
 8000d60:	018c      	lsls	r4, r1, #6
 8000d62:	1e67      	subs	r7, r4, #1
 8000d64:	41bc      	sbcs	r4, r7
 8000d66:	0c12      	lsrs	r2, r2, #16
 8000d68:	0e89      	lsrs	r1, r1, #26
 8000d6a:	1812      	adds	r2, r2, r0
 8000d6c:	430c      	orrs	r4, r1
 8000d6e:	0192      	lsls	r2, r2, #6
 8000d70:	4314      	orrs	r4, r2
 8000d72:	0112      	lsls	r2, r2, #4
 8000d74:	d50e      	bpl.n	8000d94 <__aeabi_fmul+0x250>
 8000d76:	2301      	movs	r3, #1
 8000d78:	0862      	lsrs	r2, r4, #1
 8000d7a:	401c      	ands	r4, r3
 8000d7c:	4314      	orrs	r4, r2
 8000d7e:	e749      	b.n	8000c14 <__aeabi_fmul+0xd0>
 8000d80:	003e      	movs	r6, r7
 8000d82:	46a1      	mov	r9, r4
 8000d84:	2280      	movs	r2, #128	@ 0x80
 8000d86:	464b      	mov	r3, r9
 8000d88:	03d2      	lsls	r2, r2, #15
 8000d8a:	431a      	orrs	r2, r3
 8000d8c:	0252      	lsls	r2, r2, #9
 8000d8e:	20ff      	movs	r0, #255	@ 0xff
 8000d90:	0a52      	lsrs	r2, r2, #9
 8000d92:	e714      	b.n	8000bbe <__aeabi_fmul+0x7a>
 8000d94:	001d      	movs	r5, r3
 8000d96:	e73d      	b.n	8000c14 <__aeabi_fmul+0xd0>
 8000d98:	0192      	lsls	r2, r2, #6
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	0a52      	lsrs	r2, r2, #9
 8000d9e:	e70e      	b.n	8000bbe <__aeabi_fmul+0x7a>
 8000da0:	290f      	cmp	r1, #15
 8000da2:	d1ed      	bne.n	8000d80 <__aeabi_fmul+0x23c>
 8000da4:	2280      	movs	r2, #128	@ 0x80
 8000da6:	464b      	mov	r3, r9
 8000da8:	03d2      	lsls	r2, r2, #15
 8000daa:	4213      	tst	r3, r2
 8000dac:	d0ea      	beq.n	8000d84 <__aeabi_fmul+0x240>
 8000dae:	4214      	tst	r4, r2
 8000db0:	d1e8      	bne.n	8000d84 <__aeabi_fmul+0x240>
 8000db2:	003e      	movs	r6, r7
 8000db4:	20ff      	movs	r0, #255	@ 0xff
 8000db6:	4322      	orrs	r2, r4
 8000db8:	e701      	b.n	8000bbe <__aeabi_fmul+0x7a>
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	f7ffffff 	.word	0xf7ffffff

08000dc0 <__aeabi_f2iz>:
 8000dc0:	0241      	lsls	r1, r0, #9
 8000dc2:	0042      	lsls	r2, r0, #1
 8000dc4:	0fc3      	lsrs	r3, r0, #31
 8000dc6:	0a49      	lsrs	r1, r1, #9
 8000dc8:	2000      	movs	r0, #0
 8000dca:	0e12      	lsrs	r2, r2, #24
 8000dcc:	2a7e      	cmp	r2, #126	@ 0x7e
 8000dce:	dd03      	ble.n	8000dd8 <__aeabi_f2iz+0x18>
 8000dd0:	2a9d      	cmp	r2, #157	@ 0x9d
 8000dd2:	dd02      	ble.n	8000dda <__aeabi_f2iz+0x1a>
 8000dd4:	4a09      	ldr	r2, [pc, #36]	@ (8000dfc <__aeabi_f2iz+0x3c>)
 8000dd6:	1898      	adds	r0, r3, r2
 8000dd8:	4770      	bx	lr
 8000dda:	2080      	movs	r0, #128	@ 0x80
 8000ddc:	0400      	lsls	r0, r0, #16
 8000dde:	4301      	orrs	r1, r0
 8000de0:	2a95      	cmp	r2, #149	@ 0x95
 8000de2:	dc07      	bgt.n	8000df4 <__aeabi_f2iz+0x34>
 8000de4:	2096      	movs	r0, #150	@ 0x96
 8000de6:	1a82      	subs	r2, r0, r2
 8000de8:	40d1      	lsrs	r1, r2
 8000dea:	4248      	negs	r0, r1
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1f3      	bne.n	8000dd8 <__aeabi_f2iz+0x18>
 8000df0:	0008      	movs	r0, r1
 8000df2:	e7f1      	b.n	8000dd8 <__aeabi_f2iz+0x18>
 8000df4:	3a96      	subs	r2, #150	@ 0x96
 8000df6:	4091      	lsls	r1, r2
 8000df8:	e7f7      	b.n	8000dea <__aeabi_f2iz+0x2a>
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	7fffffff 	.word	0x7fffffff

08000e00 <__aeabi_i2f>:
 8000e00:	b570      	push	{r4, r5, r6, lr}
 8000e02:	2800      	cmp	r0, #0
 8000e04:	d013      	beq.n	8000e2e <__aeabi_i2f+0x2e>
 8000e06:	17c3      	asrs	r3, r0, #31
 8000e08:	18c5      	adds	r5, r0, r3
 8000e0a:	405d      	eors	r5, r3
 8000e0c:	0fc4      	lsrs	r4, r0, #31
 8000e0e:	0028      	movs	r0, r5
 8000e10:	f000 f842 	bl	8000e98 <__clzsi2>
 8000e14:	239e      	movs	r3, #158	@ 0x9e
 8000e16:	0001      	movs	r1, r0
 8000e18:	1a1b      	subs	r3, r3, r0
 8000e1a:	2b96      	cmp	r3, #150	@ 0x96
 8000e1c:	dc0f      	bgt.n	8000e3e <__aeabi_i2f+0x3e>
 8000e1e:	2808      	cmp	r0, #8
 8000e20:	d034      	beq.n	8000e8c <__aeabi_i2f+0x8c>
 8000e22:	3908      	subs	r1, #8
 8000e24:	408d      	lsls	r5, r1
 8000e26:	026d      	lsls	r5, r5, #9
 8000e28:	0a6d      	lsrs	r5, r5, #9
 8000e2a:	b2d8      	uxtb	r0, r3
 8000e2c:	e002      	b.n	8000e34 <__aeabi_i2f+0x34>
 8000e2e:	2400      	movs	r4, #0
 8000e30:	2000      	movs	r0, #0
 8000e32:	2500      	movs	r5, #0
 8000e34:	05c0      	lsls	r0, r0, #23
 8000e36:	4328      	orrs	r0, r5
 8000e38:	07e4      	lsls	r4, r4, #31
 8000e3a:	4320      	orrs	r0, r4
 8000e3c:	bd70      	pop	{r4, r5, r6, pc}
 8000e3e:	2b99      	cmp	r3, #153	@ 0x99
 8000e40:	dc16      	bgt.n	8000e70 <__aeabi_i2f+0x70>
 8000e42:	1f42      	subs	r2, r0, #5
 8000e44:	2805      	cmp	r0, #5
 8000e46:	d000      	beq.n	8000e4a <__aeabi_i2f+0x4a>
 8000e48:	4095      	lsls	r5, r2
 8000e4a:	002a      	movs	r2, r5
 8000e4c:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <__aeabi_i2f+0x94>)
 8000e4e:	4002      	ands	r2, r0
 8000e50:	076e      	lsls	r6, r5, #29
 8000e52:	d009      	beq.n	8000e68 <__aeabi_i2f+0x68>
 8000e54:	260f      	movs	r6, #15
 8000e56:	4035      	ands	r5, r6
 8000e58:	2d04      	cmp	r5, #4
 8000e5a:	d005      	beq.n	8000e68 <__aeabi_i2f+0x68>
 8000e5c:	3204      	adds	r2, #4
 8000e5e:	0155      	lsls	r5, r2, #5
 8000e60:	d502      	bpl.n	8000e68 <__aeabi_i2f+0x68>
 8000e62:	239f      	movs	r3, #159	@ 0x9f
 8000e64:	4002      	ands	r2, r0
 8000e66:	1a5b      	subs	r3, r3, r1
 8000e68:	0192      	lsls	r2, r2, #6
 8000e6a:	0a55      	lsrs	r5, r2, #9
 8000e6c:	b2d8      	uxtb	r0, r3
 8000e6e:	e7e1      	b.n	8000e34 <__aeabi_i2f+0x34>
 8000e70:	2205      	movs	r2, #5
 8000e72:	1a12      	subs	r2, r2, r0
 8000e74:	0028      	movs	r0, r5
 8000e76:	40d0      	lsrs	r0, r2
 8000e78:	0002      	movs	r2, r0
 8000e7a:	0008      	movs	r0, r1
 8000e7c:	301b      	adds	r0, #27
 8000e7e:	4085      	lsls	r5, r0
 8000e80:	0028      	movs	r0, r5
 8000e82:	1e45      	subs	r5, r0, #1
 8000e84:	41a8      	sbcs	r0, r5
 8000e86:	4302      	orrs	r2, r0
 8000e88:	0015      	movs	r5, r2
 8000e8a:	e7de      	b.n	8000e4a <__aeabi_i2f+0x4a>
 8000e8c:	026d      	lsls	r5, r5, #9
 8000e8e:	2096      	movs	r0, #150	@ 0x96
 8000e90:	0a6d      	lsrs	r5, r5, #9
 8000e92:	e7cf      	b.n	8000e34 <__aeabi_i2f+0x34>
 8000e94:	fbffffff 	.word	0xfbffffff

08000e98 <__clzsi2>:
 8000e98:	211c      	movs	r1, #28
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	041b      	lsls	r3, r3, #16
 8000e9e:	4298      	cmp	r0, r3
 8000ea0:	d301      	bcc.n	8000ea6 <__clzsi2+0xe>
 8000ea2:	0c00      	lsrs	r0, r0, #16
 8000ea4:	3910      	subs	r1, #16
 8000ea6:	0a1b      	lsrs	r3, r3, #8
 8000ea8:	4298      	cmp	r0, r3
 8000eaa:	d301      	bcc.n	8000eb0 <__clzsi2+0x18>
 8000eac:	0a00      	lsrs	r0, r0, #8
 8000eae:	3908      	subs	r1, #8
 8000eb0:	091b      	lsrs	r3, r3, #4
 8000eb2:	4298      	cmp	r0, r3
 8000eb4:	d301      	bcc.n	8000eba <__clzsi2+0x22>
 8000eb6:	0900      	lsrs	r0, r0, #4
 8000eb8:	3904      	subs	r1, #4
 8000eba:	a202      	add	r2, pc, #8	@ (adr r2, 8000ec4 <__clzsi2+0x2c>)
 8000ebc:	5c10      	ldrb	r0, [r2, r0]
 8000ebe:	1840      	adds	r0, r0, r1
 8000ec0:	4770      	bx	lr
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	02020304 	.word	0x02020304
 8000ec8:	01010101 	.word	0x01010101
	...

08000ed4 <__clzdi2>:
 8000ed4:	b510      	push	{r4, lr}
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d103      	bne.n	8000ee2 <__clzdi2+0xe>
 8000eda:	f7ff ffdd 	bl	8000e98 <__clzsi2>
 8000ede:	3020      	adds	r0, #32
 8000ee0:	e002      	b.n	8000ee8 <__clzdi2+0x14>
 8000ee2:	0008      	movs	r0, r1
 8000ee4:	f7ff ffd8 	bl	8000e98 <__clzsi2>
 8000ee8:	bd10      	pop	{r4, pc}
 8000eea:	46c0      	nop			@ (mov r8, r8)

08000eec <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	0004      	movs	r4, r0
 8000ef4:	0008      	movs	r0, r1
 8000ef6:	0011      	movs	r1, r2
 8000ef8:	1dbb      	adds	r3, r7, #6
 8000efa:	1c22      	adds	r2, r4, #0
 8000efc:	801a      	strh	r2, [r3, #0]
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	1c02      	adds	r2, r0, #0
 8000f02:	801a      	strh	r2, [r3, #0]
 8000f04:	1cbb      	adds	r3, r7, #2
 8000f06:	1c0a      	adds	r2, r1, #0
 8000f08:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(x, y, color);
 8000f0a:	1dbb      	adds	r3, r7, #6
 8000f0c:	8818      	ldrh	r0, [r3, #0]
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	8819      	ldrh	r1, [r3, #0]
 8000f12:	1cbb      	adds	r3, r7, #2
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	001a      	movs	r2, r3
 8000f18:	f000 fba4 	bl	8001664 <ST7735_DrawPixel>
}
 8000f1c:	46c0      	nop			@ (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b003      	add	sp, #12
 8000f22:	bd90      	pop	{r4, r7, pc}

08000f24 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	0005      	movs	r5, r0
 8000f2c:	000c      	movs	r4, r1
 8000f2e:	0010      	movs	r0, r2
 8000f30:	0019      	movs	r1, r3
 8000f32:	1dbb      	adds	r3, r7, #6
 8000f34:	1c2a      	adds	r2, r5, #0
 8000f36:	801a      	strh	r2, [r3, #0]
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	1c22      	adds	r2, r4, #0
 8000f3c:	801a      	strh	r2, [r3, #0]
 8000f3e:	1cbb      	adds	r3, r7, #2
 8000f40:	1c02      	adds	r2, r0, #0
 8000f42:	801a      	strh	r2, [r3, #0]
 8000f44:	003b      	movs	r3, r7
 8000f46:	1c0a      	adds	r2, r1, #0
 8000f48:	801a      	strh	r2, [r3, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000f4a:	1dbb      	adds	r3, r7, #6
 8000f4c:	8818      	ldrh	r0, [r3, #0]
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	8819      	ldrh	r1, [r3, #0]
 8000f52:	1cbb      	adds	r3, r7, #2
 8000f54:	881a      	ldrh	r2, [r3, #0]
 8000f56:	003b      	movs	r3, r7
 8000f58:	881c      	ldrh	r4, [r3, #0]
 8000f5a:	2318      	movs	r3, #24
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	881b      	ldrh	r3, [r3, #0]
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	0023      	movs	r3, r4
 8000f64:	f000 fbcc 	bl	8001700 <ST7735_FillRectangle>
}
 8000f68:	46c0      	nop			@ (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b002      	add	sp, #8
 8000f6e:	bdb0      	pop	{r4, r5, r7, pc}

08000f70 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8000f70:	b590      	push	{r4, r7, lr}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	0004      	movs	r4, r0
 8000f78:	0008      	movs	r0, r1
 8000f7a:	0011      	movs	r1, r2
 8000f7c:	1dbb      	adds	r3, r7, #6
 8000f7e:	1c22      	adds	r2, r4, #0
 8000f80:	801a      	strh	r2, [r3, #0]
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	1c02      	adds	r2, r0, #0
 8000f86:	801a      	strh	r2, [r3, #0]
 8000f88:	1cbb      	adds	r3, r7, #2
 8000f8a:	1c0a      	adds	r2, r1, #0
 8000f8c:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8000f8e:	1cbb      	adds	r3, r7, #2
 8000f90:	881a      	ldrh	r2, [r3, #0]
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	2100      	movs	r1, #0
 8000f96:	5e59      	ldrsh	r1, [r3, r1]
 8000f98:	1dbb      	adds	r3, r7, #6
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	5e1b      	ldrsh	r3, [r3, r0]
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f7ff ffa4 	bl	8000eec <drawPixel>
}
 8000fa4:	46c0      	nop			@ (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b003      	add	sp, #12
 8000faa:	bd90      	pop	{r4, r7, pc}

08000fac <drawString>:
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 8000fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fae:	b089      	sub	sp, #36	@ 0x24
 8000fb0:	af02      	add	r7, sp, #8
 8000fb2:	0004      	movs	r4, r0
 8000fb4:	0008      	movs	r0, r1
 8000fb6:	60ba      	str	r2, [r7, #8]
 8000fb8:	0019      	movs	r1, r3
 8000fba:	230e      	movs	r3, #14
 8000fbc:	18fb      	adds	r3, r7, r3
 8000fbe:	1c22      	adds	r2, r4, #0
 8000fc0:	801a      	strh	r2, [r3, #0]
 8000fc2:	230c      	movs	r3, #12
 8000fc4:	18fb      	adds	r3, r7, r3
 8000fc6:	1c02      	adds	r2, r0, #0
 8000fc8:	801a      	strh	r2, [r3, #0]
 8000fca:	1dbb      	adds	r3, r7, #6
 8000fcc:	1c0a      	adds	r2, r1, #0
 8000fce:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8000fd0:	2316      	movs	r3, #22
 8000fd2:	18fb      	adds	r3, r7, r3
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8000fd8:	e03f      	b.n	800105a <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 8000fda:	2516      	movs	r5, #22
 8000fdc:	197b      	adds	r3, r7, r5
 8000fde:	881b      	ldrh	r3, [r3, #0]
 8000fe0:	68ba      	ldr	r2, [r7, #8]
 8000fe2:	18d3      	adds	r3, r2, r3
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	469c      	mov	ip, r3
 8000fe8:	1dbb      	adds	r3, r7, #6
 8000fea:	2400      	movs	r4, #0
 8000fec:	5f1c      	ldrsh	r4, [r3, r4]
 8000fee:	230c      	movs	r3, #12
 8000ff0:	18fb      	adds	r3, r7, r3
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	5e59      	ldrsh	r1, [r3, r1]
 8000ff6:	260e      	movs	r6, #14
 8000ff8:	19bb      	adds	r3, r7, r6
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	5e18      	ldrsh	r0, [r3, r0]
 8000ffe:	232c      	movs	r3, #44	@ 0x2c
 8001000:	2208      	movs	r2, #8
 8001002:	189b      	adds	r3, r3, r2
 8001004:	19db      	adds	r3, r3, r7
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	9301      	str	r3, [sp, #4]
 800100a:	2328      	movs	r3, #40	@ 0x28
 800100c:	189b      	adds	r3, r3, r2
 800100e:	19db      	adds	r3, r3, r7
 8001010:	2200      	movs	r2, #0
 8001012:	5e9b      	ldrsh	r3, [r3, r2]
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	0023      	movs	r3, r4
 8001018:	4662      	mov	r2, ip
 800101a:	f000 f82b 	bl	8001074 <drawChar>
		x+=(size*6)+spacing;
 800101e:	232c      	movs	r3, #44	@ 0x2c
 8001020:	2108      	movs	r1, #8
 8001022:	185b      	adds	r3, r3, r1
 8001024:	19db      	adds	r3, r3, r7
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b29b      	uxth	r3, r3
 800102a:	1c1a      	adds	r2, r3, #0
 800102c:	1c13      	adds	r3, r2, #0
 800102e:	18db      	adds	r3, r3, r3
 8001030:	189b      	adds	r3, r3, r2
 8001032:	18db      	adds	r3, r3, r3
 8001034:	b29a      	uxth	r2, r3
 8001036:	2330      	movs	r3, #48	@ 0x30
 8001038:	185b      	adds	r3, r3, r1
 800103a:	19db      	adds	r3, r3, r7
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	b29b      	uxth	r3, r3
 8001040:	18d3      	adds	r3, r2, r3
 8001042:	b29a      	uxth	r2, r3
 8001044:	19bb      	adds	r3, r7, r6
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	18d3      	adds	r3, r2, r3
 800104a:	b29a      	uxth	r2, r3
 800104c:	19bb      	adds	r3, r7, r6
 800104e:	801a      	strh	r2, [r3, #0]
		i++;
 8001050:	197b      	adds	r3, r7, r5
 8001052:	881a      	ldrh	r2, [r3, #0]
 8001054:	197b      	adds	r3, r7, r5
 8001056:	3201      	adds	r2, #1
 8001058:	801a      	strh	r2, [r3, #0]
	while(c[i])
 800105a:	2316      	movs	r3, #22
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	68ba      	ldr	r2, [r7, #8]
 8001062:	18d3      	adds	r3, r2, r3
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1b7      	bne.n	8000fda <drawString+0x2e>
	}
}
 800106a:	46c0      	nop			@ (mov r8, r8)
 800106c:	46c0      	nop			@ (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	b007      	add	sp, #28
 8001072:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001074 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8001074:	b5b0      	push	{r4, r5, r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af02      	add	r7, sp, #8
 800107a:	0005      	movs	r5, r0
 800107c:	000c      	movs	r4, r1
 800107e:	0010      	movs	r0, r2
 8001080:	0019      	movs	r1, r3
 8001082:	1dbb      	adds	r3, r7, #6
 8001084:	1c2a      	adds	r2, r5, #0
 8001086:	801a      	strh	r2, [r3, #0]
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	1c22      	adds	r2, r4, #0
 800108c:	801a      	strh	r2, [r3, #0]
 800108e:	1cfb      	adds	r3, r7, #3
 8001090:	1c02      	adds	r2, r0, #0
 8001092:	701a      	strb	r2, [r3, #0]
 8001094:	003b      	movs	r3, r7
 8001096:	1c0a      	adds	r2, r1, #0
 8001098:	801a      	strh	r2, [r3, #0]
  uint8_t line;
  int32_t i, j;
  if((x >= _width)            ||
 800109a:	4b74      	ldr	r3, [pc, #464]	@ (800126c <drawChar+0x1f8>)
 800109c:	2200      	movs	r2, #0
 800109e:	5e9b      	ldrsh	r3, [r3, r2]
 80010a0:	1dba      	adds	r2, r7, #6
 80010a2:	2100      	movs	r1, #0
 80010a4:	5e52      	ldrsh	r2, [r2, r1]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	db00      	blt.n	80010ac <drawChar+0x38>
 80010aa:	e0db      	b.n	8001264 <drawChar+0x1f0>
     (y >= _height)           ||
 80010ac:	4b70      	ldr	r3, [pc, #448]	@ (8001270 <drawChar+0x1fc>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	5e9b      	ldrsh	r3, [r3, r2]
  if((x >= _width)            ||
 80010b2:	1d3a      	adds	r2, r7, #4
 80010b4:	2100      	movs	r1, #0
 80010b6:	5e52      	ldrsh	r2, [r2, r1]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	db00      	blt.n	80010be <drawChar+0x4a>
 80010bc:	e0d2      	b.n	8001264 <drawChar+0x1f0>
     ((x + 5 * size - 1) < 0) ||
 80010be:	1dbb      	adds	r3, r7, #6
 80010c0:	2100      	movs	r1, #0
 80010c2:	5e59      	ldrsh	r1, [r3, r1]
 80010c4:	202c      	movs	r0, #44	@ 0x2c
 80010c6:	183b      	adds	r3, r7, r0
 80010c8:	781a      	ldrb	r2, [r3, #0]
 80010ca:	0013      	movs	r3, r2
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	189b      	adds	r3, r3, r2
 80010d0:	18cb      	adds	r3, r1, r3
     (y >= _height)           ||
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	dc00      	bgt.n	80010d8 <drawChar+0x64>
 80010d6:	e0c5      	b.n	8001264 <drawChar+0x1f0>
     ((y + 8 * size - 1) < 0))
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	2200      	movs	r2, #0
 80010dc:	5e9a      	ldrsh	r2, [r3, r2]
 80010de:	183b      	adds	r3, r7, r0
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	18d3      	adds	r3, r2, r3
     ((x + 5 * size - 1) < 0) ||
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	dc00      	bgt.n	80010ec <drawChar+0x78>
 80010ea:	e0bb      	b.n	8001264 <drawChar+0x1f0>
    return;

  for (i=0; i<6; i++ ) {
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
 80010f0:	e0b3      	b.n	800125a <drawChar+0x1e6>
    if (i == 5)
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	2b05      	cmp	r3, #5
 80010f6:	d104      	bne.n	8001102 <drawChar+0x8e>
      line = 0x0;
 80010f8:	2317      	movs	r3, #23
 80010fa:	18fb      	adds	r3, r7, r3
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
 8001100:	e00b      	b.n	800111a <drawChar+0xa6>
    else
      line = Font[(c*5)+i];
 8001102:	1cfb      	adds	r3, r7, #3
 8001104:	781a      	ldrb	r2, [r3, #0]
 8001106:	0013      	movs	r3, r2
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	189a      	adds	r2, r3, r2
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	18d2      	adds	r2, r2, r3
 8001110:	2317      	movs	r3, #23
 8001112:	18fb      	adds	r3, r7, r3
 8001114:	4957      	ldr	r1, [pc, #348]	@ (8001274 <drawChar+0x200>)
 8001116:	5c8a      	ldrb	r2, [r1, r2]
 8001118:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	e095      	b.n	800124c <drawChar+0x1d8>
      if (line & 0x1) {
 8001120:	2317      	movs	r3, #23
 8001122:	18fb      	adds	r3, r7, r3
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2201      	movs	r2, #1
 8001128:	4013      	ands	r3, r2
 800112a:	d03e      	beq.n	80011aa <drawChar+0x136>
        if (size == 1)
 800112c:	232c      	movs	r3, #44	@ 0x2c
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d113      	bne.n	800115e <drawChar+0xea>
          writePixel(x+i, y+j, textColor);
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	b29a      	uxth	r2, r3
 800113a:	1dbb      	adds	r3, r7, #6
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	18d3      	adds	r3, r2, r3
 8001140:	b29b      	uxth	r3, r3
 8001142:	b218      	sxth	r0, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	b29a      	uxth	r2, r3
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	18d3      	adds	r3, r2, r3
 800114e:	b29b      	uxth	r3, r3
 8001150:	b219      	sxth	r1, r3
 8001152:	003b      	movs	r3, r7
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	001a      	movs	r2, r3
 8001158:	f7ff ff0a 	bl	8000f70 <writePixel>
 800115c:	e06d      	b.n	800123a <drawChar+0x1c6>
        else {
          fillRect(x+(i*size), y+(j*size), size, size, textColor);
 800115e:	242c      	movs	r4, #44	@ 0x2c
 8001160:	193b      	adds	r3, r7, r4
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	b29b      	uxth	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	b292      	uxth	r2, r2
 800116a:	4353      	muls	r3, r2
 800116c:	b29a      	uxth	r2, r3
 800116e:	1dbb      	adds	r3, r7, #6
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	18d3      	adds	r3, r2, r3
 8001174:	b29b      	uxth	r3, r3
 8001176:	b218      	sxth	r0, r3
 8001178:	193b      	adds	r3, r7, r4
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	b29b      	uxth	r3, r3
 800117e:	68fa      	ldr	r2, [r7, #12]
 8001180:	b292      	uxth	r2, r2
 8001182:	4353      	muls	r3, r2
 8001184:	b29a      	uxth	r2, r3
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	18d3      	adds	r3, r2, r3
 800118c:	b29b      	uxth	r3, r3
 800118e:	b219      	sxth	r1, r3
 8001190:	193b      	adds	r3, r7, r4
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b21a      	sxth	r2, r3
 8001196:	193b      	adds	r3, r7, r4
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	b21c      	sxth	r4, r3
 800119c:	003b      	movs	r3, r7
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	0023      	movs	r3, r4
 80011a4:	f7ff febe 	bl	8000f24 <fillRect>
 80011a8:	e047      	b.n	800123a <drawChar+0x1c6>
        }
      } else if (bgColor != textColor) {
 80011aa:	2428      	movs	r4, #40	@ 0x28
 80011ac:	193b      	adds	r3, r7, r4
 80011ae:	0039      	movs	r1, r7
 80011b0:	2200      	movs	r2, #0
 80011b2:	5e9a      	ldrsh	r2, [r3, r2]
 80011b4:	2300      	movs	r3, #0
 80011b6:	5ecb      	ldrsh	r3, [r1, r3]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d03e      	beq.n	800123a <drawChar+0x1c6>
        if (size == 1) // default size
 80011bc:	232c      	movs	r3, #44	@ 0x2c
 80011be:	18fb      	adds	r3, r7, r3
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d113      	bne.n	80011ee <drawChar+0x17a>
          writePixel(x+i, y+j, bgColor);
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	1dbb      	adds	r3, r7, #6
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	18d3      	adds	r3, r2, r3
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	b218      	sxth	r0, r3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	881b      	ldrh	r3, [r3, #0]
 80011dc:	18d3      	adds	r3, r2, r3
 80011de:	b29b      	uxth	r3, r3
 80011e0:	b219      	sxth	r1, r3
 80011e2:	193b      	adds	r3, r7, r4
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	001a      	movs	r2, r3
 80011e8:	f7ff fec2 	bl	8000f70 <writePixel>
 80011ec:	e025      	b.n	800123a <drawChar+0x1c6>
        else {  // big size
          fillRect(x+i*size, y+j*size, size, size, bgColor);
 80011ee:	242c      	movs	r4, #44	@ 0x2c
 80011f0:	193b      	adds	r3, r7, r4
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	b292      	uxth	r2, r2
 80011fa:	4353      	muls	r3, r2
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	1dbb      	adds	r3, r7, #6
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	18d3      	adds	r3, r2, r3
 8001204:	b29b      	uxth	r3, r3
 8001206:	b218      	sxth	r0, r3
 8001208:	193b      	adds	r3, r7, r4
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b29b      	uxth	r3, r3
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	b292      	uxth	r2, r2
 8001212:	4353      	muls	r3, r2
 8001214:	b29a      	uxth	r2, r3
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	881b      	ldrh	r3, [r3, #0]
 800121a:	18d3      	adds	r3, r2, r3
 800121c:	b29b      	uxth	r3, r3
 800121e:	b219      	sxth	r1, r3
 8001220:	193b      	adds	r3, r7, r4
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b21a      	sxth	r2, r3
 8001226:	193b      	adds	r3, r7, r4
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b21c      	sxth	r4, r3
 800122c:	2328      	movs	r3, #40	@ 0x28
 800122e:	18fb      	adds	r3, r7, r3
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	0023      	movs	r3, r4
 8001236:	f7ff fe75 	bl	8000f24 <fillRect>
        }
      }
      line >>= 1;
 800123a:	2217      	movs	r2, #23
 800123c:	18bb      	adds	r3, r7, r2
 800123e:	18ba      	adds	r2, r7, r2
 8001240:	7812      	ldrb	r2, [r2, #0]
 8001242:	0852      	lsrs	r2, r2, #1
 8001244:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	3301      	adds	r3, #1
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2b07      	cmp	r3, #7
 8001250:	dc00      	bgt.n	8001254 <drawChar+0x1e0>
 8001252:	e765      	b.n	8001120 <drawChar+0xac>
  for (i=0; i<6; i++ ) {
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	3301      	adds	r3, #1
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	2b05      	cmp	r3, #5
 800125e:	dc00      	bgt.n	8001262 <drawChar+0x1ee>
 8001260:	e747      	b.n	80010f2 <drawChar+0x7e>
 8001262:	e000      	b.n	8001266 <drawChar+0x1f2>
    return;
 8001264:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8001266:	46bd      	mov	sp, r7
 8001268:	b006      	add	sp, #24
 800126a:	bdb0      	pop	{r4, r5, r7, pc}
 800126c:	20000084 	.word	0x20000084
 8001270:	20000086 	.word	0x20000086
 8001274:	08007ac8 	.word	0x08007ac8

08001278 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af02      	add	r7, sp, #8
 800127e:	0002      	movs	r2, r0
 8001280:	1dbb      	adds	r3, r7, #6
 8001282:	801a      	strh	r2, [r3, #0]
    fillRect(0, 0, _width, _height, color);
 8001284:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <fillScreen+0x30>)
 8001286:	2200      	movs	r2, #0
 8001288:	5e9a      	ldrsh	r2, [r3, r2]
 800128a:	4b08      	ldr	r3, [pc, #32]	@ (80012ac <fillScreen+0x34>)
 800128c:	2100      	movs	r1, #0
 800128e:	5e59      	ldrsh	r1, [r3, r1]
 8001290:	1dbb      	adds	r3, r7, #6
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	000b      	movs	r3, r1
 8001298:	2100      	movs	r1, #0
 800129a:	2000      	movs	r0, #0
 800129c:	f7ff fe42 	bl	8000f24 <fillRect>
}
 80012a0:	46c0      	nop			@ (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b002      	add	sp, #8
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000084 	.word	0x20000084
 80012ac:	20000086 	.word	0x20000086

080012b0 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80012b4:	23a0      	movs	r3, #160	@ 0xa0
 80012b6:	05db      	lsls	r3, r3, #23
 80012b8:	2200      	movs	r2, #0
 80012ba:	2120      	movs	r1, #32
 80012bc:	0018      	movs	r0, r3
 80012be:	f001 ffa1 	bl	8003204 <HAL_GPIO_WritePin>
}
 80012c2:	46c0      	nop			@ (mov r8, r8)
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <ST7735_Unselect>:

void ST7735_Unselect()
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80012cc:	23a0      	movs	r3, #160	@ 0xa0
 80012ce:	05db      	lsls	r3, r3, #23
 80012d0:	2201      	movs	r2, #1
 80012d2:	2120      	movs	r1, #32
 80012d4:	0018      	movs	r0, r3
 80012d6:	f001 ff95 	bl	8003204 <HAL_GPIO_WritePin>
}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <ST7735_Reset>:

void ST7735_Reset()
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 80012e4:	23a0      	movs	r3, #160	@ 0xa0
 80012e6:	05db      	lsls	r3, r3, #23
 80012e8:	2200      	movs	r2, #0
 80012ea:	2108      	movs	r1, #8
 80012ec:	0018      	movs	r0, r3
 80012ee:	f001 ff89 	bl	8003204 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80012f2:	2005      	movs	r0, #5
 80012f4:	f001 fd2c 	bl	8002d50 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 80012f8:	23a0      	movs	r3, #160	@ 0xa0
 80012fa:	05db      	lsls	r3, r3, #23
 80012fc:	2201      	movs	r2, #1
 80012fe:	2108      	movs	r1, #8
 8001300:	0018      	movs	r0, r3
 8001302:	f001 ff7f 	bl	8003204 <HAL_GPIO_WritePin>
}
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	1dfb      	adds	r3, r7, #7
 8001316:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8001318:	23a0      	movs	r3, #160	@ 0xa0
 800131a:	05db      	lsls	r3, r3, #23
 800131c:	2200      	movs	r2, #0
 800131e:	2110      	movs	r1, #16
 8001320:	0018      	movs	r0, r3
 8001322:	f001 ff6f 	bl	8003204 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001326:	2301      	movs	r3, #1
 8001328:	425b      	negs	r3, r3
 800132a:	1df9      	adds	r1, r7, #7
 800132c:	4803      	ldr	r0, [pc, #12]	@ (800133c <ST7735_WriteCommand+0x30>)
 800132e:	2201      	movs	r2, #1
 8001330:	f003 f90e 	bl	8004550 <HAL_SPI_Transmit>
}
 8001334:	46c0      	nop			@ (mov r8, r8)
 8001336:	46bd      	mov	sp, r7
 8001338:	b002      	add	sp, #8
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200001b8 	.word	0x200001b8

08001340 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800134a:	23a0      	movs	r3, #160	@ 0xa0
 800134c:	05db      	lsls	r3, r3, #23
 800134e:	2201      	movs	r2, #1
 8001350:	2110      	movs	r1, #16
 8001352:	0018      	movs	r0, r3
 8001354:	f001 ff56 	bl	8003204 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	b29a      	uxth	r2, r3
 800135c:	2301      	movs	r3, #1
 800135e:	425b      	negs	r3, r3
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	4803      	ldr	r0, [pc, #12]	@ (8001370 <ST7735_WriteData+0x30>)
 8001364:	f003 f8f4 	bl	8004550 <HAL_SPI_Transmit>
}
 8001368:	46c0      	nop			@ (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	b002      	add	sp, #8
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200001b8 	.word	0x200001b8

08001374 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8001374:	b590      	push	{r4, r7, lr}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	1c5a      	adds	r2, r3, #1
 8001380:	607a      	str	r2, [r7, #4]
 8001382:	220f      	movs	r2, #15
 8001384:	18ba      	adds	r2, r7, r2
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 800138a:	e04a      	b.n	8001422 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	607a      	str	r2, [r7, #4]
 8001392:	210b      	movs	r1, #11
 8001394:	187a      	adds	r2, r7, r1
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 800139a:	187b      	adds	r3, r7, r1
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	0018      	movs	r0, r3
 80013a0:	f7ff ffb4 	bl	800130c <ST7735_WriteCommand>

        numArgs = *addr++;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	1c5a      	adds	r2, r3, #1
 80013a8:	607a      	str	r2, [r7, #4]
 80013aa:	200a      	movs	r0, #10
 80013ac:	183a      	adds	r2, r7, r0
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80013b2:	183b      	adds	r3, r7, r0
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	230c      	movs	r3, #12
 80013ba:	18fb      	adds	r3, r7, r3
 80013bc:	2180      	movs	r1, #128	@ 0x80
 80013be:	400a      	ands	r2, r1
 80013c0:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 80013c2:	183b      	adds	r3, r7, r0
 80013c4:	183a      	adds	r2, r7, r0
 80013c6:	7812      	ldrb	r2, [r2, #0]
 80013c8:	217f      	movs	r1, #127	@ 0x7f
 80013ca:	400a      	ands	r2, r1
 80013cc:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 80013ce:	183b      	adds	r3, r7, r0
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d00c      	beq.n	80013f0 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80013d6:	0004      	movs	r4, r0
 80013d8:	183b      	adds	r3, r7, r0
 80013da:	781a      	ldrb	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	0011      	movs	r1, r2
 80013e0:	0018      	movs	r0, r3
 80013e2:	f7ff ffad 	bl	8001340 <ST7735_WriteData>
            addr += numArgs;
 80013e6:	193b      	adds	r3, r7, r4
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	18d3      	adds	r3, r2, r3
 80013ee:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80013f0:	210c      	movs	r1, #12
 80013f2:	187b      	adds	r3, r7, r1
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d013      	beq.n	8001422 <DisplayInit+0xae>
            ms = *addr++;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	781a      	ldrb	r2, [r3, #0]
 8001402:	187b      	adds	r3, r7, r1
 8001404:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 8001406:	187b      	adds	r3, r7, r1
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	2bff      	cmp	r3, #255	@ 0xff
 800140c:	d103      	bne.n	8001416 <DisplayInit+0xa2>
 800140e:	187b      	adds	r3, r7, r1
 8001410:	22fa      	movs	r2, #250	@ 0xfa
 8001412:	0052      	lsls	r2, r2, #1
 8001414:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 8001416:	230c      	movs	r3, #12
 8001418:	18fb      	adds	r3, r7, r3
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	0018      	movs	r0, r3
 800141e:	f001 fc97 	bl	8002d50 <HAL_Delay>
    while(numCommands--) {
 8001422:	220f      	movs	r2, #15
 8001424:	18bb      	adds	r3, r7, r2
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	18ba      	adds	r2, r7, r2
 800142a:	1e59      	subs	r1, r3, #1
 800142c:	7011      	strb	r1, [r2, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1ac      	bne.n	800138c <DisplayInit+0x18>
        }
    }
}
 8001432:	46c0      	nop			@ (mov r8, r8)
 8001434:	46c0      	nop			@ (mov r8, r8)
 8001436:	46bd      	mov	sp, r7
 8001438:	b005      	add	sp, #20
 800143a:	bd90      	pop	{r4, r7, pc}

0800143c <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800143c:	b5b0      	push	{r4, r5, r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	0005      	movs	r5, r0
 8001444:	000c      	movs	r4, r1
 8001446:	0010      	movs	r0, r2
 8001448:	0019      	movs	r1, r3
 800144a:	1dfb      	adds	r3, r7, #7
 800144c:	1c2a      	adds	r2, r5, #0
 800144e:	701a      	strb	r2, [r3, #0]
 8001450:	1dbb      	adds	r3, r7, #6
 8001452:	1c22      	adds	r2, r4, #0
 8001454:	701a      	strb	r2, [r3, #0]
 8001456:	1d7b      	adds	r3, r7, #5
 8001458:	1c02      	adds	r2, r0, #0
 800145a:	701a      	strb	r2, [r3, #0]
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	1c0a      	adds	r2, r1, #0
 8001460:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001462:	202a      	movs	r0, #42	@ 0x2a
 8001464:	f7ff ff52 	bl	800130c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8001468:	210c      	movs	r1, #12
 800146a:	187b      	adds	r3, r7, r1
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]
 8001470:	4b1c      	ldr	r3, [pc, #112]	@ (80014e4 <ST7735_SetAddressWindow+0xa8>)
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	1dfb      	adds	r3, r7, #7
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	18d3      	adds	r3, r2, r3
 800147a:	b2da      	uxtb	r2, r3
 800147c:	187b      	adds	r3, r7, r1
 800147e:	705a      	strb	r2, [r3, #1]
 8001480:	187b      	adds	r3, r7, r1
 8001482:	2200      	movs	r2, #0
 8001484:	709a      	strb	r2, [r3, #2]
 8001486:	4b17      	ldr	r3, [pc, #92]	@ (80014e4 <ST7735_SetAddressWindow+0xa8>)
 8001488:	781a      	ldrb	r2, [r3, #0]
 800148a:	1d7b      	adds	r3, r7, #5
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	18d3      	adds	r3, r2, r3
 8001490:	b2da      	uxtb	r2, r3
 8001492:	187b      	adds	r3, r7, r1
 8001494:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8001496:	000c      	movs	r4, r1
 8001498:	187b      	adds	r3, r7, r1
 800149a:	2104      	movs	r1, #4
 800149c:	0018      	movs	r0, r3
 800149e:	f7ff ff4f 	bl	8001340 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80014a2:	202b      	movs	r0, #43	@ 0x2b
 80014a4:	f7ff ff32 	bl	800130c <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80014a8:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <ST7735_SetAddressWindow+0xac>)
 80014aa:	781a      	ldrb	r2, [r3, #0]
 80014ac:	1dbb      	adds	r3, r7, #6
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	18d3      	adds	r3, r2, r3
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	0021      	movs	r1, r4
 80014b6:	187b      	adds	r3, r7, r1
 80014b8:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <ST7735_SetAddressWindow+0xac>)
 80014bc:	781a      	ldrb	r2, [r3, #0]
 80014be:	1d3b      	adds	r3, r7, #4
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	18d3      	adds	r3, r2, r3
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	187b      	adds	r3, r7, r1
 80014c8:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80014ca:	187b      	adds	r3, r7, r1
 80014cc:	2104      	movs	r1, #4
 80014ce:	0018      	movs	r0, r3
 80014d0:	f7ff ff36 	bl	8001340 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80014d4:	202c      	movs	r0, #44	@ 0x2c
 80014d6:	f7ff ff19 	bl	800130c <ST7735_WriteCommand>
}
 80014da:	46c0      	nop			@ (mov r8, r8)
 80014dc:	46bd      	mov	sp, r7
 80014de:	b004      	add	sp, #16
 80014e0:	bdb0      	pop	{r4, r5, r7, pc}
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	2000008b 	.word	0x2000008b
 80014e8:	2000008c 	.word	0x2000008c

080014ec <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	0002      	movs	r2, r0
 80014f4:	1dfb      	adds	r3, r7, #7
 80014f6:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 80014f8:	f7ff feda 	bl	80012b0 <ST7735_Select>
    ST7735_Reset();
 80014fc:	f7ff fef0 	bl	80012e0 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8001500:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <ST7735_Init+0x50>)
 8001502:	0018      	movs	r0, r3
 8001504:	f7ff ff36 	bl	8001374 <DisplayInit>
    DisplayInit(init_cmds2);
 8001508:	4b0d      	ldr	r3, [pc, #52]	@ (8001540 <ST7735_Init+0x54>)
 800150a:	0018      	movs	r0, r3
 800150c:	f7ff ff32 	bl	8001374 <DisplayInit>
    DisplayInit(init_cmds3);
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <ST7735_Init+0x58>)
 8001512:	0018      	movs	r0, r3
 8001514:	f7ff ff2e 	bl	8001374 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8001518:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <ST7735_Init+0x5c>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 800151e:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <ST7735_Init+0x60>)
 8001520:	2200      	movs	r2, #0
 8001522:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8001524:	1dfb      	adds	r3, r7, #7
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	0018      	movs	r0, r3
 800152a:	f000 f811 	bl	8001550 <ST7735_SetRotation>
    ST7735_Unselect();
 800152e:	f7ff fecb 	bl	80012c8 <ST7735_Unselect>

}
 8001532:	46c0      	nop			@ (mov r8, r8)
 8001534:	46bd      	mov	sp, r7
 8001536:	b002      	add	sp, #8
 8001538:	bd80      	pop	{r7, pc}
 800153a:	46c0      	nop			@ (mov r8, r8)
 800153c:	08007fc4 	.word	0x08007fc4
 8001540:	08007ffc 	.word	0x08007ffc
 8001544:	0800800c 	.word	0x0800800c
 8001548:	20000089 	.word	0x20000089
 800154c:	2000008a 	.word	0x2000008a

08001550 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	0002      	movs	r2, r0
 8001558:	1dfb      	adds	r3, r7, #7
 800155a:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 800155c:	230f      	movs	r3, #15
 800155e:	18fb      	adds	r3, r7, r3
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8001564:	1dfb      	adds	r3, r7, #7
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2203      	movs	r2, #3
 800156a:	4013      	ands	r3, r2
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <ST7735_SetRotation+0xf8>)
 8001570:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8001572:	4b35      	ldr	r3, [pc, #212]	@ (8001648 <ST7735_SetRotation+0xf8>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b03      	cmp	r3, #3
 8001578:	d041      	beq.n	80015fe <ST7735_SetRotation+0xae>
 800157a:	dc53      	bgt.n	8001624 <ST7735_SetRotation+0xd4>
 800157c:	2b02      	cmp	r3, #2
 800157e:	d02b      	beq.n	80015d8 <ST7735_SetRotation+0x88>
 8001580:	dc50      	bgt.n	8001624 <ST7735_SetRotation+0xd4>
 8001582:	2b00      	cmp	r3, #0
 8001584:	d002      	beq.n	800158c <ST7735_SetRotation+0x3c>
 8001586:	2b01      	cmp	r3, #1
 8001588:	d013      	beq.n	80015b2 <ST7735_SetRotation+0x62>
 800158a:	e04b      	b.n	8001624 <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 800158c:	230f      	movs	r3, #15
 800158e:	18fb      	adds	r3, r7, r3
 8001590:	22c0      	movs	r2, #192	@ 0xc0
 8001592:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8001594:	4b2d      	ldr	r3, [pc, #180]	@ (800164c <ST7735_SetRotation+0xfc>)
 8001596:	22a0      	movs	r2, #160	@ 0xa0
 8001598:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800159a:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <ST7735_SetRotation+0x100>)
 800159c:	2280      	movs	r2, #128	@ 0x80
 800159e:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80015a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001654 <ST7735_SetRotation+0x104>)
 80015a2:	781a      	ldrb	r2, [r3, #0]
 80015a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001658 <ST7735_SetRotation+0x108>)
 80015a6:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80015a8:	4b2c      	ldr	r3, [pc, #176]	@ (800165c <ST7735_SetRotation+0x10c>)
 80015aa:	781a      	ldrb	r2, [r3, #0]
 80015ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001660 <ST7735_SetRotation+0x110>)
 80015ae:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80015b0:	e038      	b.n	8001624 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80015b2:	230f      	movs	r3, #15
 80015b4:	18fb      	adds	r3, r7, r3
 80015b6:	22a0      	movs	r2, #160	@ 0xa0
 80015b8:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80015ba:	4b25      	ldr	r3, [pc, #148]	@ (8001650 <ST7735_SetRotation+0x100>)
 80015bc:	22a0      	movs	r2, #160	@ 0xa0
 80015be:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80015c0:	4b22      	ldr	r3, [pc, #136]	@ (800164c <ST7735_SetRotation+0xfc>)
 80015c2:	2280      	movs	r2, #128	@ 0x80
 80015c4:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80015c6:	4b23      	ldr	r3, [pc, #140]	@ (8001654 <ST7735_SetRotation+0x104>)
 80015c8:	781a      	ldrb	r2, [r3, #0]
 80015ca:	4b25      	ldr	r3, [pc, #148]	@ (8001660 <ST7735_SetRotation+0x110>)
 80015cc:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80015ce:	4b23      	ldr	r3, [pc, #140]	@ (800165c <ST7735_SetRotation+0x10c>)
 80015d0:	781a      	ldrb	r2, [r3, #0]
 80015d2:	4b21      	ldr	r3, [pc, #132]	@ (8001658 <ST7735_SetRotation+0x108>)
 80015d4:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80015d6:	e025      	b.n	8001624 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 80015d8:	230f      	movs	r3, #15
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80015e0:	4b1a      	ldr	r3, [pc, #104]	@ (800164c <ST7735_SetRotation+0xfc>)
 80015e2:	22a0      	movs	r2, #160	@ 0xa0
 80015e4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80015e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <ST7735_SetRotation+0x100>)
 80015e8:	2280      	movs	r2, #128	@ 0x80
 80015ea:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80015ec:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <ST7735_SetRotation+0x104>)
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	4b19      	ldr	r3, [pc, #100]	@ (8001658 <ST7735_SetRotation+0x108>)
 80015f2:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80015f4:	4b19      	ldr	r3, [pc, #100]	@ (800165c <ST7735_SetRotation+0x10c>)
 80015f6:	781a      	ldrb	r2, [r3, #0]
 80015f8:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <ST7735_SetRotation+0x110>)
 80015fa:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80015fc:	e012      	b.n	8001624 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80015fe:	230f      	movs	r3, #15
 8001600:	18fb      	adds	r3, r7, r3
 8001602:	2260      	movs	r2, #96	@ 0x60
 8001604:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8001606:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <ST7735_SetRotation+0x100>)
 8001608:	22a0      	movs	r2, #160	@ 0xa0
 800160a:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 800160c:	4b0f      	ldr	r3, [pc, #60]	@ (800164c <ST7735_SetRotation+0xfc>)
 800160e:	2280      	movs	r2, #128	@ 0x80
 8001610:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <ST7735_SetRotation+0x104>)
 8001614:	781a      	ldrb	r2, [r3, #0]
 8001616:	4b12      	ldr	r3, [pc, #72]	@ (8001660 <ST7735_SetRotation+0x110>)
 8001618:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800161a:	4b10      	ldr	r3, [pc, #64]	@ (800165c <ST7735_SetRotation+0x10c>)
 800161c:	781a      	ldrb	r2, [r3, #0]
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <ST7735_SetRotation+0x108>)
 8001620:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001622:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 8001624:	f7ff fe44 	bl	80012b0 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8001628:	2036      	movs	r0, #54	@ 0x36
 800162a:	f7ff fe6f 	bl	800130c <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 800162e:	230f      	movs	r3, #15
 8001630:	18fb      	adds	r3, r7, r3
 8001632:	2101      	movs	r1, #1
 8001634:	0018      	movs	r0, r3
 8001636:	f7ff fe83 	bl	8001340 <ST7735_WriteData>
  ST7735_Unselect();
 800163a:	f7ff fe45 	bl	80012c8 <ST7735_Unselect>
}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b004      	add	sp, #16
 8001644:	bd80      	pop	{r7, pc}
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	20000088 	.word	0x20000088
 800164c:	20000086 	.word	0x20000086
 8001650:	20000084 	.word	0x20000084
 8001654:	20000089 	.word	0x20000089
 8001658:	2000008b 	.word	0x2000008b
 800165c:	2000008a 	.word	0x2000008a
 8001660:	2000008c 	.word	0x2000008c

08001664 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001664:	b590      	push	{r4, r7, lr}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	0004      	movs	r4, r0
 800166c:	0008      	movs	r0, r1
 800166e:	0011      	movs	r1, r2
 8001670:	1dbb      	adds	r3, r7, #6
 8001672:	1c22      	adds	r2, r4, #0
 8001674:	801a      	strh	r2, [r3, #0]
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	1c02      	adds	r2, r0, #0
 800167a:	801a      	strh	r2, [r3, #0]
 800167c:	1cbb      	adds	r3, r7, #2
 800167e:	1c0a      	adds	r2, r1, #0
 8001680:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 8001682:	1dbb      	adds	r3, r7, #6
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	4a1c      	ldr	r2, [pc, #112]	@ (80016f8 <ST7735_DrawPixel+0x94>)
 8001688:	2100      	movs	r1, #0
 800168a:	5e52      	ldrsh	r2, [r2, r1]
 800168c:	4293      	cmp	r3, r2
 800168e:	da2f      	bge.n	80016f0 <ST7735_DrawPixel+0x8c>
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	4a19      	ldr	r2, [pc, #100]	@ (80016fc <ST7735_DrawPixel+0x98>)
 8001696:	2100      	movs	r1, #0
 8001698:	5e52      	ldrsh	r2, [r2, r1]
 800169a:	4293      	cmp	r3, r2
 800169c:	da28      	bge.n	80016f0 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 800169e:	f7ff fe07 	bl	80012b0 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80016a2:	1dbb      	adds	r3, r7, #6
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	b2d8      	uxtb	r0, r3
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	881b      	ldrh	r3, [r3, #0]
 80016ac:	b2d9      	uxtb	r1, r3
 80016ae:	1dbb      	adds	r3, r7, #6
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	3301      	adds	r3, #1
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	881b      	ldrh	r3, [r3, #0]
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	3301      	adds	r3, #1
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	f7ff febb 	bl	800143c <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80016c6:	1cbb      	adds	r3, r7, #2
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	0a1b      	lsrs	r3, r3, #8
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	210c      	movs	r1, #12
 80016d2:	187b      	adds	r3, r7, r1
 80016d4:	701a      	strb	r2, [r3, #0]
 80016d6:	1cbb      	adds	r3, r7, #2
 80016d8:	881b      	ldrh	r3, [r3, #0]
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	187b      	adds	r3, r7, r1
 80016de:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 80016e0:	187b      	adds	r3, r7, r1
 80016e2:	2102      	movs	r1, #2
 80016e4:	0018      	movs	r0, r3
 80016e6:	f7ff fe2b 	bl	8001340 <ST7735_WriteData>

    ST7735_Unselect();
 80016ea:	f7ff fded 	bl	80012c8 <ST7735_Unselect>
 80016ee:	e000      	b.n	80016f2 <ST7735_DrawPixel+0x8e>
        return;
 80016f0:	46c0      	nop			@ (mov r8, r8)
}
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b005      	add	sp, #20
 80016f6:	bd90      	pop	{r4, r7, pc}
 80016f8:	20000084 	.word	0x20000084
 80016fc:	20000086 	.word	0x20000086

08001700 <ST7735_FillRectangle>:

    ST7735_Unselect();
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001700:	b5b0      	push	{r4, r5, r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	0005      	movs	r5, r0
 8001708:	000c      	movs	r4, r1
 800170a:	0010      	movs	r0, r2
 800170c:	0019      	movs	r1, r3
 800170e:	1dbb      	adds	r3, r7, #6
 8001710:	1c2a      	adds	r2, r5, #0
 8001712:	801a      	strh	r2, [r3, #0]
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	1c22      	adds	r2, r4, #0
 8001718:	801a      	strh	r2, [r3, #0]
 800171a:	1cbb      	adds	r3, r7, #2
 800171c:	1c02      	adds	r2, r0, #0
 800171e:	801a      	strh	r2, [r3, #0]
 8001720:	003b      	movs	r3, r7
 8001722:	1c0a      	adds	r2, r1, #0
 8001724:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 8001726:	1dbb      	adds	r3, r7, #6
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	4a49      	ldr	r2, [pc, #292]	@ (8001850 <ST7735_FillRectangle+0x150>)
 800172c:	2100      	movs	r1, #0
 800172e:	5e52      	ldrsh	r2, [r2, r1]
 8001730:	4293      	cmp	r3, r2
 8001732:	db00      	blt.n	8001736 <ST7735_FillRectangle+0x36>
 8001734:	e088      	b.n	8001848 <ST7735_FillRectangle+0x148>
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	4a46      	ldr	r2, [pc, #280]	@ (8001854 <ST7735_FillRectangle+0x154>)
 800173c:	2100      	movs	r1, #0
 800173e:	5e52      	ldrsh	r2, [r2, r1]
 8001740:	4293      	cmp	r3, r2
 8001742:	db00      	blt.n	8001746 <ST7735_FillRectangle+0x46>
 8001744:	e080      	b.n	8001848 <ST7735_FillRectangle+0x148>
    if((x + w - 1) >= _width) w = _width - x;
 8001746:	1dbb      	adds	r3, r7, #6
 8001748:	881a      	ldrh	r2, [r3, #0]
 800174a:	1cbb      	adds	r3, r7, #2
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	18d3      	adds	r3, r2, r3
 8001750:	4a3f      	ldr	r2, [pc, #252]	@ (8001850 <ST7735_FillRectangle+0x150>)
 8001752:	2100      	movs	r1, #0
 8001754:	5e52      	ldrsh	r2, [r2, r1]
 8001756:	4293      	cmp	r3, r2
 8001758:	dd08      	ble.n	800176c <ST7735_FillRectangle+0x6c>
 800175a:	4b3d      	ldr	r3, [pc, #244]	@ (8001850 <ST7735_FillRectangle+0x150>)
 800175c:	2200      	movs	r2, #0
 800175e:	5e9b      	ldrsh	r3, [r3, r2]
 8001760:	b299      	uxth	r1, r3
 8001762:	1cbb      	adds	r3, r7, #2
 8001764:	1dba      	adds	r2, r7, #6
 8001766:	8812      	ldrh	r2, [r2, #0]
 8001768:	1a8a      	subs	r2, r1, r2
 800176a:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= _height) h = _height - y;
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	881a      	ldrh	r2, [r3, #0]
 8001770:	003b      	movs	r3, r7
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	18d3      	adds	r3, r2, r3
 8001776:	4a37      	ldr	r2, [pc, #220]	@ (8001854 <ST7735_FillRectangle+0x154>)
 8001778:	2100      	movs	r1, #0
 800177a:	5e52      	ldrsh	r2, [r2, r1]
 800177c:	4293      	cmp	r3, r2
 800177e:	dd08      	ble.n	8001792 <ST7735_FillRectangle+0x92>
 8001780:	4b34      	ldr	r3, [pc, #208]	@ (8001854 <ST7735_FillRectangle+0x154>)
 8001782:	2200      	movs	r2, #0
 8001784:	5e9b      	ldrsh	r3, [r3, r2]
 8001786:	b299      	uxth	r1, r3
 8001788:	003b      	movs	r3, r7
 800178a:	1d3a      	adds	r2, r7, #4
 800178c:	8812      	ldrh	r2, [r2, #0]
 800178e:	1a8a      	subs	r2, r1, r2
 8001790:	801a      	strh	r2, [r3, #0]

    ST7735_Select();
 8001792:	f7ff fd8d 	bl	80012b0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001796:	1dbb      	adds	r3, r7, #6
 8001798:	881b      	ldrh	r3, [r3, #0]
 800179a:	b2d8      	uxtb	r0, r3
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	b2d9      	uxtb	r1, r3
 80017a2:	1dbb      	adds	r3, r7, #6
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	1cbb      	adds	r3, r7, #2
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	18d3      	adds	r3, r2, r3
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	3b01      	subs	r3, #1
 80017b4:	b2dc      	uxtb	r4, r3
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	003b      	movs	r3, r7
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	18d3      	adds	r3, r2, r3
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	3b01      	subs	r3, #1
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	0022      	movs	r2, r4
 80017cc:	f7ff fe36 	bl	800143c <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80017d0:	2120      	movs	r1, #32
 80017d2:	187b      	adds	r3, r7, r1
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	0a1b      	lsrs	r3, r3, #8
 80017d8:	b29b      	uxth	r3, r3
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	200c      	movs	r0, #12
 80017de:	183b      	adds	r3, r7, r0
 80017e0:	701a      	strb	r2, [r3, #0]
 80017e2:	187b      	adds	r3, r7, r1
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	183b      	adds	r3, r7, r0
 80017ea:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80017ec:	23a0      	movs	r3, #160	@ 0xa0
 80017ee:	05db      	lsls	r3, r3, #23
 80017f0:	2201      	movs	r2, #1
 80017f2:	2110      	movs	r1, #16
 80017f4:	0018      	movs	r0, r3
 80017f6:	f001 fd05 	bl	8003204 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	003a      	movs	r2, r7
 80017fe:	8812      	ldrh	r2, [r2, #0]
 8001800:	801a      	strh	r2, [r3, #0]
 8001802:	e01a      	b.n	800183a <ST7735_FillRectangle+0x13a>
        for(x = w; x > 0; x--) {
 8001804:	1dbb      	adds	r3, r7, #6
 8001806:	1cba      	adds	r2, r7, #2
 8001808:	8812      	ldrh	r2, [r2, #0]
 800180a:	801a      	strh	r2, [r3, #0]
 800180c:	e00c      	b.n	8001828 <ST7735_FillRectangle+0x128>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800180e:	2301      	movs	r3, #1
 8001810:	425b      	negs	r3, r3
 8001812:	220c      	movs	r2, #12
 8001814:	18b9      	adds	r1, r7, r2
 8001816:	4810      	ldr	r0, [pc, #64]	@ (8001858 <ST7735_FillRectangle+0x158>)
 8001818:	2202      	movs	r2, #2
 800181a:	f002 fe99 	bl	8004550 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800181e:	1dbb      	adds	r3, r7, #6
 8001820:	881a      	ldrh	r2, [r3, #0]
 8001822:	1dbb      	adds	r3, r7, #6
 8001824:	3a01      	subs	r2, #1
 8001826:	801a      	strh	r2, [r3, #0]
 8001828:	1dbb      	adds	r3, r7, #6
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1ee      	bne.n	800180e <ST7735_FillRectangle+0x10e>
    for(y = h; y > 0; y--) {
 8001830:	1d3b      	adds	r3, r7, #4
 8001832:	881a      	ldrh	r2, [r3, #0]
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	3a01      	subs	r2, #1
 8001838:	801a      	strh	r2, [r3, #0]
 800183a:	1d3b      	adds	r3, r7, #4
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1e0      	bne.n	8001804 <ST7735_FillRectangle+0x104>
        }
    }

    ST7735_Unselect();
 8001842:	f7ff fd41 	bl	80012c8 <ST7735_Unselect>
 8001846:	e000      	b.n	800184a <ST7735_FillRectangle+0x14a>
    if((x >= _width) || (y >= _height)) return;
 8001848:	46c0      	nop			@ (mov r8, r8)
}
 800184a:	46bd      	mov	sp, r7
 800184c:	b004      	add	sp, #16
 800184e:	bdb0      	pop	{r4, r5, r7, pc}
 8001850:	20000084 	.word	0x20000084
 8001854:	20000086 	.word	0x20000086
 8001858:	200001b8 	.word	0x200001b8

0800185c <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 800185c:	b5b0      	push	{r4, r5, r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d101      	bne.n	8001870 <minmea_tocoord+0x14>
        return NAN;
 800186c:	4b1c      	ldr	r3, [pc, #112]	@ (80018e0 <minmea_tocoord+0x84>)
 800186e:	e033      	b.n	80018d8 <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2164      	movs	r1, #100	@ 0x64
 800187a:	434b      	muls	r3, r1
 800187c:	0019      	movs	r1, r3
 800187e:	0010      	movs	r0, r2
 8001880:	f7fe fcde 	bl	8000240 <__divsi3>
 8001884:	0003      	movs	r3, r0
 8001886:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2164      	movs	r1, #100	@ 0x64
 8001892:	434b      	muls	r3, r1
 8001894:	0019      	movs	r1, r3
 8001896:	0010      	movs	r0, r2
 8001898:	f7fe fdb8 	bl	800040c <__aeabi_idivmod>
 800189c:	000b      	movs	r3, r1
 800189e:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	f7ff faad 	bl	8000e00 <__aeabi_i2f>
 80018a6:	1c04      	adds	r4, r0, #0
 80018a8:	68b8      	ldr	r0, [r7, #8]
 80018aa:	f7ff faa9 	bl	8000e00 <__aeabi_i2f>
 80018ae:	1c05      	adds	r5, r0, #0
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	0013      	movs	r3, r2
 80018b6:	011b      	lsls	r3, r3, #4
 80018b8:	1a9b      	subs	r3, r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	0018      	movs	r0, r3
 80018be:	f7ff fa9f 	bl	8000e00 <__aeabi_i2f>
 80018c2:	1c03      	adds	r3, r0, #0
 80018c4:	1c19      	adds	r1, r3, #0
 80018c6:	1c28      	adds	r0, r5, #0
 80018c8:	f7ff f81c 	bl	8000904 <__aeabi_fdiv>
 80018cc:	1c03      	adds	r3, r0, #0
 80018ce:	1c19      	adds	r1, r3, #0
 80018d0:	1c20      	adds	r0, r4, #0
 80018d2:	f7fe fe8d 	bl	80005f0 <__aeabi_fadd>
 80018d6:	1c03      	adds	r3, r0, #0
}
 80018d8:	1c18      	adds	r0, r3, #0
 80018da:	46bd      	mov	sp, r7
 80018dc:	b004      	add	sp, #16
 80018de:	bdb0      	pop	{r4, r5, r7, pc}
 80018e0:	7fc00000 	.word	0x7fc00000

080018e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ea:	f001 f9ab 	bl	8002c44 <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_I2C1_Init();
 80018ee:	f000 f921 	bl	8001b34 <MX_I2C1_Init>
  //  _ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
    //_ADXL343_WriteReg8(0x59, 0x01); // step ctr config
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f2:	f000 f8c1 	bl	8001a78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f6:	f000 fa73 	bl	8001de0 <MX_GPIO_Init>

  MX_SPI1_Init();
 80018fa:	f000 f95b 	bl	8001bb4 <MX_SPI1_Init>
  MX_TIM17_Init();
 80018fe:	f000 f999 	bl	8001c34 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8001902:	f000 fa1f 	bl	8001d44 <MX_USART1_UART_Init>
  //MX_USART2_UART_Init();
  /* USER CODE BEGIN 2 */
  ST7735_Unselect();
 8001906:	f7ff fcdf 	bl	80012c8 <ST7735_Unselect>
  ST7735_Init(1);
 800190a:	2001      	movs	r0, #1
 800190c:	f7ff fdee 	bl	80014ec <ST7735_Init>
  fillScreen(BLUE);
 8001910:	201f      	movs	r0, #31
 8001912:	f7ff fcb1 	bl	8001278 <fillScreen>
  buffer[0] = 'A';
 8001916:	4b4a      	ldr	r3, [pc, #296]	@ (8001a40 <main+0x15c>)
 8001918:	2241      	movs	r2, #65	@ 0x41
 800191a:	701a      	strb	r2, [r3, #0]
  buffer[1] = 'B';
 800191c:	4b48      	ldr	r3, [pc, #288]	@ (8001a40 <main+0x15c>)
 800191e:	2242      	movs	r2, #66	@ 0x42
 8001920:	705a      	strb	r2, [r3, #1]
	  ////	drawString(20, 20, buffer2, BLACK, GREEN, 1, 1);

	  //while(true){
		 // ii++;
		 // if(ii>60000) break;
		  if(HAL_UART_Receive(&huart1, &(buffer[i]), 1, 0xFFFF)==HAL_OK)
 8001922:	4b48      	ldr	r3, [pc, #288]	@ (8001a44 <main+0x160>)
 8001924:	881b      	ldrh	r3, [r3, #0]
 8001926:	b29b      	uxth	r3, r3
 8001928:	001a      	movs	r2, r3
 800192a:	4b45      	ldr	r3, [pc, #276]	@ (8001a40 <main+0x15c>)
 800192c:	18d1      	adds	r1, r2, r3
 800192e:	4b46      	ldr	r3, [pc, #280]	@ (8001a48 <main+0x164>)
 8001930:	4846      	ldr	r0, [pc, #280]	@ (8001a4c <main+0x168>)
 8001932:	2201      	movs	r2, #1
 8001934:	f003 fee8 	bl	8005708 <HAL_UART_Receive>
 8001938:	1e03      	subs	r3, r0, #0
 800193a:	d1f2      	bne.n	8001922 <main+0x3e>
		  	{
			  printf("aaa");
 800193c:	4b44      	ldr	r3, [pc, #272]	@ (8001a50 <main+0x16c>)
 800193e:	0018      	movs	r0, r3
 8001940:	f004 ffc6 	bl	80068d0 <iprintf>
			  if(buffer[i]&&buffer[i]=='\n')
 8001944:	4b3f      	ldr	r3, [pc, #252]	@ (8001a44 <main+0x160>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	b29b      	uxth	r3, r3
 800194a:	001a      	movs	r2, r3
 800194c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a40 <main+0x15c>)
 800194e:	5c9b      	ldrb	r3, [r3, r2]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d06c      	beq.n	8001a2e <main+0x14a>
 8001954:	4b3b      	ldr	r3, [pc, #236]	@ (8001a44 <main+0x160>)
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	b29b      	uxth	r3, r3
 800195a:	001a      	movs	r2, r3
 800195c:	4b38      	ldr	r3, [pc, #224]	@ (8001a40 <main+0x15c>)
 800195e:	5c9b      	ldrb	r3, [r3, r2]
 8001960:	2b0a      	cmp	r3, #10
 8001962:	d164      	bne.n	8001a2e <main+0x14a>
				  {


				  if(minmea_parse_rmc(&rmcStruct, &(buffer[1]))){
 8001964:	4a3b      	ldr	r2, [pc, #236]	@ (8001a54 <main+0x170>)
 8001966:	4b3c      	ldr	r3, [pc, #240]	@ (8001a58 <main+0x174>)
 8001968:	0011      	movs	r1, r2
 800196a:	0018      	movs	r0, r3
 800196c:	f000 fe38 	bl	80025e0 <minmea_parse_rmc>
 8001970:	1e03      	subs	r3, r0, #0
 8001972:	d03c      	beq.n	80019ee <main+0x10a>
				      //printf("FIX?:");
					  fillScreen(BLUE);
 8001974:	201f      	movs	r0, #31
 8001976:	f7ff fc7f 	bl	8001278 <fillScreen>
				      lat = minmea_tocoord(&rmcStruct.latitude);
 800197a:	4b38      	ldr	r3, [pc, #224]	@ (8001a5c <main+0x178>)
 800197c:	0018      	movs	r0, r3
 800197e:	f7ff ff6d 	bl	800185c <minmea_tocoord>
 8001982:	1c02      	adds	r2, r0, #0
 8001984:	4b36      	ldr	r3, [pc, #216]	@ (8001a60 <main+0x17c>)
 8001986:	601a      	str	r2, [r3, #0]
				      lon = minmea_tocoord(&rmcStruct.longitude);
 8001988:	4b36      	ldr	r3, [pc, #216]	@ (8001a64 <main+0x180>)
 800198a:	0018      	movs	r0, r3
 800198c:	f7ff ff66 	bl	800185c <minmea_tocoord>
 8001990:	1c02      	adds	r2, r0, #0
 8001992:	4b35      	ldr	r3, [pc, #212]	@ (8001a68 <main+0x184>)
 8001994:	601a      	str	r2, [r3, #0]
				      sprintf(buffer, "lat:%d, %d", (int)(lat*100), (int)(lon*100));
 8001996:	4b32      	ldr	r3, [pc, #200]	@ (8001a60 <main+0x17c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4934      	ldr	r1, [pc, #208]	@ (8001a6c <main+0x188>)
 800199c:	1c18      	adds	r0, r3, #0
 800199e:	f7ff f8d1 	bl	8000b44 <__aeabi_fmul>
 80019a2:	1c03      	adds	r3, r0, #0
 80019a4:	1c18      	adds	r0, r3, #0
 80019a6:	f7ff fa0b 	bl	8000dc0 <__aeabi_f2iz>
 80019aa:	0004      	movs	r4, r0
 80019ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001a68 <main+0x184>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	492e      	ldr	r1, [pc, #184]	@ (8001a6c <main+0x188>)
 80019b2:	1c18      	adds	r0, r3, #0
 80019b4:	f7ff f8c6 	bl	8000b44 <__aeabi_fmul>
 80019b8:	1c03      	adds	r3, r0, #0
 80019ba:	1c18      	adds	r0, r3, #0
 80019bc:	f7ff fa00 	bl	8000dc0 <__aeabi_f2iz>
 80019c0:	0003      	movs	r3, r0
 80019c2:	492b      	ldr	r1, [pc, #172]	@ (8001a70 <main+0x18c>)
 80019c4:	481e      	ldr	r0, [pc, #120]	@ (8001a40 <main+0x15c>)
 80019c6:	0022      	movs	r2, r4
 80019c8:	f004 ff92 	bl	80068f0 <siprintf>
				      if(rmcStruct.valid!=0)
 80019cc:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <main+0x174>)
 80019ce:	7c1b      	ldrb	r3, [r3, #16]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00c      	beq.n	80019ee <main+0x10a>
				      {drawString(70, 70, buffer, BLACK, GREEN, 1, 1);
 80019d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a40 <main+0x15c>)
 80019d6:	2301      	movs	r3, #1
 80019d8:	9302      	str	r3, [sp, #8]
 80019da:	2301      	movs	r3, #1
 80019dc:	9301      	str	r3, [sp, #4]
 80019de:	23fc      	movs	r3, #252	@ 0xfc
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	2300      	movs	r3, #0
 80019e6:	2146      	movs	r1, #70	@ 0x46
 80019e8:	2046      	movs	r0, #70	@ 0x46
 80019ea:	f7ff fadf 	bl	8000fac <drawString>
				    }
				  }
				  buffer[0]='_';
 80019ee:	4b14      	ldr	r3, [pc, #80]	@ (8001a40 <main+0x15c>)
 80019f0:	225f      	movs	r2, #95	@ 0x5f
 80019f2:	701a      	strb	r2, [r3, #0]
				  //drawString(70, 70, buffer, BLACK, GREEN, 1, 1);
				  for(ii=0;ii<=i;ii++) buffer[ii]=0;
 80019f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <main+0x190>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	801a      	strh	r2, [r3, #0]
 80019fa:	e00d      	b.n	8001a18 <main+0x134>
 80019fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <main+0x190>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	001a      	movs	r2, r3
 8001a04:	4b0e      	ldr	r3, [pc, #56]	@ (8001a40 <main+0x15c>)
 8001a06:	2100      	movs	r1, #0
 8001a08:	5499      	strb	r1, [r3, r2]
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a74 <main+0x190>)
 8001a0c:	881b      	ldrh	r3, [r3, #0]
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	3301      	adds	r3, #1
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <main+0x190>)
 8001a16:	801a      	strh	r2, [r3, #0]
 8001a18:	4b16      	ldr	r3, [pc, #88]	@ (8001a74 <main+0x190>)
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <main+0x160>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d9e9      	bls.n	80019fc <main+0x118>
				 i=0;
 8001a28:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <main+0x160>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	801a      	strh	r2, [r3, #0]
				  }
			  	        i++;
 8001a2e:	4b05      	ldr	r3, [pc, #20]	@ (8001a44 <main+0x160>)
 8001a30:	881b      	ldrh	r3, [r3, #0]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	3301      	adds	r3, #1
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	4b02      	ldr	r3, [pc, #8]	@ (8001a44 <main+0x160>)
 8001a3a:	801a      	strh	r2, [r3, #0]
		  if(HAL_UART_Receive(&huart1, &(buffer[i]), 1, 0xFFFF)==HAL_OK)
 8001a3c:	e771      	b.n	8001922 <main+0x3e>
 8001a3e:	46c0      	nop			@ (mov r8, r8)
 8001a40:	200000dc 	.word	0x200000dc
 8001a44:	2000008e 	.word	0x2000008e
 8001a48:	0000ffff 	.word	0x0000ffff
 8001a4c:	20000268 	.word	0x20000268
 8001a50:	080079c4 	.word	0x080079c4
 8001a54:	200000dd 	.word	0x200000dd
 8001a58:	20000094 	.word	0x20000094
 8001a5c:	200000a8 	.word	0x200000a8
 8001a60:	2000015c 	.word	0x2000015c
 8001a64:	200000b0 	.word	0x200000b0
 8001a68:	20000160 	.word	0x20000160
 8001a6c:	42c80000 	.word	0x42c80000
 8001a70:	080079c8 	.word	0x080079c8
 8001a74:	20000090 	.word	0x20000090

08001a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b095      	sub	sp, #84	@ 0x54
 8001a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7e:	2414      	movs	r4, #20
 8001a80:	193b      	adds	r3, r7, r4
 8001a82:	0018      	movs	r0, r3
 8001a84:	233c      	movs	r3, #60	@ 0x3c
 8001a86:	001a      	movs	r2, r3
 8001a88:	2100      	movs	r1, #0
 8001a8a:	f004 ff9d 	bl	80069c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	0018      	movs	r0, r3
 8001a92:	2310      	movs	r3, #16
 8001a94:	001a      	movs	r2, r3
 8001a96:	2100      	movs	r1, #0
 8001a98:	f004 ff96 	bl	80069c8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	f001 fd0b 	bl	80034bc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa6:	193b      	adds	r3, r7, r4
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aac:	193b      	adds	r3, r7, r4
 8001aae:	2280      	movs	r2, #128	@ 0x80
 8001ab0:	0052      	lsls	r2, r2, #1
 8001ab2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001ab4:	0021      	movs	r1, r4
 8001ab6:	187b      	adds	r3, r7, r1
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	2240      	movs	r2, #64	@ 0x40
 8001ac0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ac2:	187b      	adds	r3, r7, r1
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	2202      	movs	r2, #2
 8001acc:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001ace:	187b      	adds	r3, r7, r1
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001ad4:	187b      	adds	r3, r7, r1
 8001ad6:	2208      	movs	r2, #8
 8001ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ada:	187b      	adds	r3, r7, r1
 8001adc:	2280      	movs	r2, #128	@ 0x80
 8001ade:	0292      	lsls	r2, r2, #10
 8001ae0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ae2:	187b      	adds	r3, r7, r1
 8001ae4:	2280      	movs	r2, #128	@ 0x80
 8001ae6:	0492      	lsls	r2, r2, #18
 8001ae8:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001aea:	187b      	adds	r3, r7, r1
 8001aec:	2280      	movs	r2, #128	@ 0x80
 8001aee:	0592      	lsls	r2, r2, #22
 8001af0:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001af2:	187b      	adds	r3, r7, r1
 8001af4:	0018      	movs	r0, r3
 8001af6:	f001 fd2d 	bl	8003554 <HAL_RCC_OscConfig>
 8001afa:	1e03      	subs	r3, r0, #0
 8001afc:	d001      	beq.n	8001b02 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001afe:	f000 f9b3 	bl	8001e68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b02:	1d3b      	adds	r3, r7, #4
 8001b04:	2207      	movs	r2, #7
 8001b06:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b0e:	1d3b      	adds	r3, r7, #4
 8001b10:	2200      	movs	r2, #0
 8001b12:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2200      	movs	r2, #0
 8001b18:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	2102      	movs	r1, #2
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f002 f878 	bl	8003c14 <HAL_RCC_ClockConfig>
 8001b24:	1e03      	subs	r3, r0, #0
 8001b26:	d001      	beq.n	8001b2c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001b28:	f000 f99e 	bl	8001e68 <Error_Handler>
  }
}
 8001b2c:	46c0      	nop			@ (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	b015      	add	sp, #84	@ 0x54
 8001b32:	bd90      	pop	{r4, r7, pc}

08001b34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bac <MX_I2C1_Init+0x78>)
 8001b3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8001b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b40:	4a1b      	ldr	r2, [pc, #108]	@ (8001bb0 <MX_I2C1_Init+0x7c>)
 8001b42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001b44:	4b18      	ldr	r3, [pc, #96]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b4a:	4b17      	ldr	r3, [pc, #92]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b50:	4b15      	ldr	r3, [pc, #84]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001b56:	4b14      	ldr	r3, [pc, #80]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b62:	4b11      	ldr	r3, [pc, #68]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b68:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b70:	0018      	movs	r0, r3
 8001b72:	f001 fb65 	bl	8003240 <HAL_I2C_Init>
 8001b76:	1e03      	subs	r3, r0, #0
 8001b78:	d001      	beq.n	8001b7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b7a:	f000 f975 	bl	8001e68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b80:	2100      	movs	r1, #0
 8001b82:	0018      	movs	r0, r3
 8001b84:	f001 fc02 	bl	800338c <HAL_I2CEx_ConfigAnalogFilter>
 8001b88:	1e03      	subs	r3, r0, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b8c:	f000 f96c 	bl	8001e68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b90:	4b05      	ldr	r3, [pc, #20]	@ (8001ba8 <MX_I2C1_Init+0x74>)
 8001b92:	2100      	movs	r1, #0
 8001b94:	0018      	movs	r0, r3
 8001b96:	f001 fc45 	bl	8003424 <HAL_I2CEx_ConfigDigitalFilter>
 8001b9a:	1e03      	subs	r3, r0, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b9e:	f000 f963 	bl	8001e68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ba2:	46c0      	nop			@ (mov r8, r8)
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20000164 	.word	0x20000164
 8001bac:	40005400 	.word	0x40005400
 8001bb0:	10b17db5 	.word	0x10b17db5

08001bb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bba:	4a1d      	ldr	r2, [pc, #116]	@ (8001c30 <MX_SPI1_Init+0x7c>)
 8001bbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bc0:	2282      	movs	r2, #130	@ 0x82
 8001bc2:	0052      	lsls	r2, r2, #1
 8001bc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001bc6:	4b19      	ldr	r3, [pc, #100]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bc8:	2280      	movs	r2, #128	@ 0x80
 8001bca:	0212      	lsls	r2, r2, #8
 8001bcc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bce:	4b17      	ldr	r3, [pc, #92]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bd0:	22e0      	movs	r2, #224	@ 0xe0
 8001bd2:	00d2      	lsls	r2, r2, #3
 8001bd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bd6:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bdc:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001be2:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001be4:	2280      	movs	r2, #128	@ 0x80
 8001be6:	0092      	lsls	r2, r2, #2
 8001be8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001bea:	4b10      	ldr	r3, [pc, #64]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bec:	2220      	movs	r2, #32
 8001bee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c02:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001c04:	2207      	movs	r2, #7
 8001c06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c0e:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001c10:	2208      	movs	r2, #8
 8001c12:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <MX_SPI1_Init+0x78>)
 8001c16:	0018      	movs	r0, r3
 8001c18:	f002 fbe2 	bl	80043e0 <HAL_SPI_Init>
 8001c1c:	1e03      	subs	r3, r0, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001c20:	f000 f922 	bl	8001e68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c24:	46c0      	nop			@ (mov r8, r8)
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	46c0      	nop			@ (mov r8, r8)
 8001c2c:	200001b8 	.word	0x200001b8
 8001c30:	40013000 	.word	0x40013000

08001c34 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b094      	sub	sp, #80	@ 0x50
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c3a:	2334      	movs	r3, #52	@ 0x34
 8001c3c:	18fb      	adds	r3, r7, r3
 8001c3e:	0018      	movs	r0, r3
 8001c40:	231c      	movs	r3, #28
 8001c42:	001a      	movs	r2, r3
 8001c44:	2100      	movs	r1, #0
 8001c46:	f004 febf 	bl	80069c8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c4a:	003b      	movs	r3, r7
 8001c4c:	0018      	movs	r0, r3
 8001c4e:	2334      	movs	r3, #52	@ 0x34
 8001c50:	001a      	movs	r2, r3
 8001c52:	2100      	movs	r1, #0
 8001c54:	f004 feb8 	bl	80069c8 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001c58:	4b37      	ldr	r3, [pc, #220]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c5a:	4a38      	ldr	r2, [pc, #224]	@ (8001d3c <MX_TIM17_Init+0x108>)
 8001c5c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8001c5e:	4b36      	ldr	r3, [pc, #216]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c64:	4b34      	ldr	r3, [pc, #208]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8001c6a:	4b33      	ldr	r3, [pc, #204]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c6c:	4a34      	ldr	r2, [pc, #208]	@ (8001d40 <MX_TIM17_Init+0x10c>)
 8001c6e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c70:	4b31      	ldr	r3, [pc, #196]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001c76:	4b30      	ldr	r3, [pc, #192]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7c:	4b2e      	ldr	r3, [pc, #184]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001c82:	4b2d      	ldr	r3, [pc, #180]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c84:	0018      	movs	r0, r3
 8001c86:	f002 ff39 	bl	8004afc <HAL_TIM_Base_Init>
 8001c8a:	1e03      	subs	r3, r0, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8001c8e:	f000 f8eb 	bl	8001e68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001c92:	4b29      	ldr	r3, [pc, #164]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001c94:	0018      	movs	r0, r3
 8001c96:	f002 ff89 	bl	8004bac <HAL_TIM_PWM_Init>
 8001c9a:	1e03      	subs	r3, r0, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8001c9e:	f000 f8e3 	bl	8001e68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ca2:	2134      	movs	r1, #52	@ 0x34
 8001ca4:	187b      	adds	r3, r7, r1
 8001ca6:	2260      	movs	r2, #96	@ 0x60
 8001ca8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001caa:	187b      	adds	r3, r7, r1
 8001cac:	2200      	movs	r2, #0
 8001cae:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb0:	187b      	adds	r3, r7, r1
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cb6:	187b      	adds	r3, r7, r1
 8001cb8:	2200      	movs	r2, #0
 8001cba:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cbc:	187b      	adds	r3, r7, r1
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cc2:	187b      	adds	r3, r7, r1
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cc8:	187b      	adds	r3, r7, r1
 8001cca:	2200      	movs	r2, #0
 8001ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cce:	1879      	adds	r1, r7, r1
 8001cd0:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f002 ffc9 	bl	8004c6c <HAL_TIM_PWM_ConfigChannel>
 8001cda:	1e03      	subs	r3, r0, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8001cde:	f000 f8c3 	bl	8001e68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ce2:	003b      	movs	r3, r7
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ce8:	003b      	movs	r3, r7
 8001cea:	2200      	movs	r2, #0
 8001cec:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cee:	003b      	movs	r3, r7
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cf4:	003b      	movs	r3, r7
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cfa:	003b      	movs	r3, r7
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d00:	003b      	movs	r3, r7
 8001d02:	2280      	movs	r2, #128	@ 0x80
 8001d04:	0192      	lsls	r2, r2, #6
 8001d06:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d08:	003b      	movs	r3, r7
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d0e:	003b      	movs	r3, r7
 8001d10:	2200      	movs	r2, #0
 8001d12:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001d14:	003a      	movs	r2, r7
 8001d16:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001d18:	0011      	movs	r1, r2
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f003 fc02 	bl	8005524 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d20:	1e03      	subs	r3, r0, #0
 8001d22:	d001      	beq.n	8001d28 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8001d24:	f000 f8a0 	bl	8001e68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8001d28:	4b03      	ldr	r3, [pc, #12]	@ (8001d38 <MX_TIM17_Init+0x104>)
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	f000 fdc0 	bl	80028b0 <HAL_TIM_MspPostInit>

}
 8001d30:	46c0      	nop			@ (mov r8, r8)
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b014      	add	sp, #80	@ 0x50
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	2000021c 	.word	0x2000021c
 8001d3c:	40014800 	.word	0x40014800
 8001d40:	0000ffff 	.word	0x0000ffff

08001d44 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d48:	4b23      	ldr	r3, [pc, #140]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d4a:	4a24      	ldr	r2, [pc, #144]	@ (8001ddc <MX_USART1_UART_Init+0x98>)
 8001d4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d4e:	4b22      	ldr	r3, [pc, #136]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d50:	2296      	movs	r2, #150	@ 0x96
 8001d52:	0192      	lsls	r2, r2, #6
 8001d54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d56:	4b20      	ldr	r3, [pc, #128]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d62:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d68:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d6a:	220c      	movs	r2, #12
 8001d6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d74:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d7a:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d80:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d86:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d8c:	4b12      	ldr	r3, [pc, #72]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f003 fc64 	bl	800565c <HAL_UART_Init>
 8001d94:	1e03      	subs	r3, r0, #0
 8001d96:	d001      	beq.n	8001d9c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001d98:	f000 f866 	bl	8001e68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001d9e:	2100      	movs	r1, #0
 8001da0:	0018      	movs	r0, r3
 8001da2:	f004 fb5b 	bl	800645c <HAL_UARTEx_SetTxFifoThreshold>
 8001da6:	1e03      	subs	r3, r0, #0
 8001da8:	d001      	beq.n	8001dae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001daa:	f000 f85d 	bl	8001e68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dae:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001db0:	2100      	movs	r1, #0
 8001db2:	0018      	movs	r0, r3
 8001db4:	f004 fb92 	bl	80064dc <HAL_UARTEx_SetRxFifoThreshold>
 8001db8:	1e03      	subs	r3, r0, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001dbc:	f000 f854 	bl	8001e68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001dc0:	4b05      	ldr	r3, [pc, #20]	@ (8001dd8 <MX_USART1_UART_Init+0x94>)
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	f004 fb10 	bl	80063e8 <HAL_UARTEx_DisableFifoMode>
 8001dc8:	1e03      	subs	r3, r0, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001dcc:	f000 f84c 	bl	8001e68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dd0:	46c0      	nop			@ (mov r8, r8)
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	46c0      	nop			@ (mov r8, r8)
 8001dd8:	20000268 	.word	0x20000268
 8001ddc:	40013800 	.word	0x40013800

08001de0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001de0:	b590      	push	{r4, r7, lr}
 8001de2:	b089      	sub	sp, #36	@ 0x24
 8001de4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de6:	240c      	movs	r4, #12
 8001de8:	193b      	adds	r3, r7, r4
 8001dea:	0018      	movs	r0, r3
 8001dec:	2314      	movs	r3, #20
 8001dee:	001a      	movs	r2, r3
 8001df0:	2100      	movs	r1, #0
 8001df2:	f004 fde9 	bl	80069c8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e64 <MX_GPIO_Init+0x84>)
 8001df8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e64 <MX_GPIO_Init+0x84>)
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e02:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <MX_GPIO_Init+0x84>)
 8001e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e06:	2201      	movs	r2, #1
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0e:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <MX_GPIO_Init+0x84>)
 8001e10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e12:	4b14      	ldr	r3, [pc, #80]	@ (8001e64 <MX_GPIO_Init+0x84>)
 8001e14:	2104      	movs	r1, #4
 8001e16:	430a      	orrs	r2, r1
 8001e18:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e1a:	4b12      	ldr	r3, [pc, #72]	@ (8001e64 <MX_GPIO_Init+0x84>)
 8001e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e1e:	2204      	movs	r2, #4
 8001e20:	4013      	ands	r3, r2
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001e26:	23a0      	movs	r3, #160	@ 0xa0
 8001e28:	05db      	lsls	r3, r3, #23
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2138      	movs	r1, #56	@ 0x38
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f001 f9e8 	bl	8003204 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001e34:	0021      	movs	r1, r4
 8001e36:	187b      	adds	r3, r7, r1
 8001e38:	2238      	movs	r2, #56	@ 0x38
 8001e3a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	2201      	movs	r2, #1
 8001e40:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	187b      	adds	r3, r7, r1
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e48:	187b      	adds	r3, r7, r1
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4e:	187a      	adds	r2, r7, r1
 8001e50:	23a0      	movs	r3, #160	@ 0xa0
 8001e52:	05db      	lsls	r3, r3, #23
 8001e54:	0011      	movs	r1, r2
 8001e56:	0018      	movs	r0, r3
 8001e58:	f001 f868 	bl	8002f2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e5c:	46c0      	nop			@ (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b009      	add	sp, #36	@ 0x24
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	40021000 	.word	0x40021000

08001e68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e6c:	b672      	cpsid	i
}
 8001e6e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e70:	46c0      	nop			@ (mov r8, r8)
 8001e72:	e7fd      	b.n	8001e70 <Error_Handler+0x8>

08001e74 <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	1dfb      	adds	r3, r7, #7
 8001e7e:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 8001e80:	1dfb      	adds	r3, r7, #7
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	1c5a      	adds	r2, r3, #1
 8001e86:	4b0d      	ldr	r3, [pc, #52]	@ (8001ebc <minmea_isfield+0x48>)
 8001e88:	18d3      	adds	r3, r2, r3
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	001a      	movs	r2, r3
 8001e8e:	2397      	movs	r3, #151	@ 0x97
 8001e90:	4013      	ands	r3, r2
 8001e92:	d009      	beq.n	8001ea8 <minmea_isfield+0x34>
 8001e94:	1dfb      	adds	r3, r7, #7
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b2c      	cmp	r3, #44	@ 0x2c
 8001e9a:	d005      	beq.n	8001ea8 <minmea_isfield+0x34>
 8001e9c:	1dfb      	adds	r3, r7, #7
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ea2:	d001      	beq.n	8001ea8 <minmea_isfield+0x34>
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <minmea_isfield+0x36>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	1c1a      	adds	r2, r3, #0
 8001eac:	2301      	movs	r3, #1
 8001eae:	4013      	ands	r3, r2
 8001eb0:	b2db      	uxtb	r3, r3
}
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	b002      	add	sp, #8
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	46c0      	nop			@ (mov r8, r8)
 8001ebc:	080081d8 	.word	0x080081d8

08001ec0 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8001ec0:	b40e      	push	{r1, r2, r3}
 8001ec2:	b5b0      	push	{r4, r5, r7, lr}
 8001ec4:	b0a7      	sub	sp, #156	@ 0x9c
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
    bool result = false;
 8001eca:	2397      	movs	r3, #151	@ 0x97
 8001ecc:	18fb      	adds	r3, r7, r3
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 8001ed2:	2396      	movs	r3, #150	@ 0x96
 8001ed4:	18fb      	adds	r3, r7, r3
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 8001eda:	23a8      	movs	r3, #168	@ 0xa8
 8001edc:	2208      	movs	r2, #8
 8001ede:	189b      	adds	r3, r3, r2
 8001ee0:	19db      	adds	r3, r3, r7
 8001ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2290      	movs	r2, #144	@ 0x90
 8001ee8:	18ba      	adds	r2, r7, r2
 8001eea:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8001eec:	e345      	b.n	800257a <minmea_scan+0x6ba>
        char type = *format++;
 8001eee:	21a4      	movs	r1, #164	@ 0xa4
 8001ef0:	2008      	movs	r0, #8
 8001ef2:	180b      	adds	r3, r1, r0
 8001ef4:	19db      	adds	r3, r3, r7
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	1c5a      	adds	r2, r3, #1
 8001efa:	1809      	adds	r1, r1, r0
 8001efc:	19c9      	adds	r1, r1, r7
 8001efe:	600a      	str	r2, [r1, #0]
 8001f00:	2143      	movs	r1, #67	@ 0x43
 8001f02:	187a      	adds	r2, r7, r1
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 8001f08:	187b      	adds	r3, r7, r1
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b3b      	cmp	r3, #59	@ 0x3b
 8001f0e:	d104      	bne.n	8001f1a <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 8001f10:	2396      	movs	r3, #150	@ 0x96
 8001f12:	18fb      	adds	r3, r7, r3
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
            continue;
 8001f18:	e32f      	b.n	800257a <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 8001f1a:	2390      	movs	r3, #144	@ 0x90
 8001f1c:	18fb      	adds	r3, r7, r3
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d108      	bne.n	8001f36 <minmea_scan+0x76>
 8001f24:	2396      	movs	r3, #150	@ 0x96
 8001f26:	18fb      	adds	r3, r7, r3
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	4053      	eors	r3, r2
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d000      	beq.n	8001f36 <minmea_scan+0x76>
 8001f34:	e32f      	b.n	8002596 <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 8001f36:	2343      	movs	r3, #67	@ 0x43
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	3b44      	subs	r3, #68	@ 0x44
 8001f3e:	2b30      	cmp	r3, #48	@ 0x30
 8001f40:	d900      	bls.n	8001f44 <minmea_scan+0x84>
 8001f42:	e32a      	b.n	800259a <minmea_scan+0x6da>
 8001f44:	009a      	lsls	r2, r3, #2
 8001f46:	4bbd      	ldr	r3, [pc, #756]	@ (800223c <minmea_scan+0x37c>)
 8001f48:	18d3      	adds	r3, r2, r3
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 8001f4e:	258f      	movs	r5, #143	@ 0x8f
 8001f50:	197b      	adds	r3, r7, r5
 8001f52:	2200      	movs	r2, #0
 8001f54:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 8001f56:	2490      	movs	r4, #144	@ 0x90
 8001f58:	193b      	adds	r3, r7, r4
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00c      	beq.n	8001f7a <minmea_scan+0xba>
 8001f60:	193b      	adds	r3, r7, r4
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7ff ff84 	bl	8001e74 <minmea_isfield>
 8001f6c:	1e03      	subs	r3, r0, #0
 8001f6e:	d004      	beq.n	8001f7a <minmea_scan+0xba>
                    value = *field;
 8001f70:	197b      	adds	r3, r7, r5
 8001f72:	193a      	adds	r2, r7, r4
 8001f74:	6812      	ldr	r2, [r2, #0]
 8001f76:	7812      	ldrb	r2, [r2, #0]
 8001f78:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 8001f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f7c:	1d1a      	adds	r2, r3, #4
 8001f7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	228f      	movs	r2, #143	@ 0x8f
 8001f84:	18ba      	adds	r2, r7, r2
 8001f86:	7812      	ldrb	r2, [r2, #0]
 8001f88:	701a      	strb	r2, [r3, #0]
            } break;
 8001f8a:	e2db      	b.n	8002544 <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	2288      	movs	r2, #136	@ 0x88
 8001f90:	18ba      	adds	r2, r7, r2
 8001f92:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 8001f94:	2490      	movs	r4, #144	@ 0x90
 8001f96:	193b      	adds	r3, r7, r4
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d022      	beq.n	8001fe4 <minmea_scan+0x124>
 8001f9e:	193b      	adds	r3, r7, r4
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	f7ff ff65 	bl	8001e74 <minmea_isfield>
 8001faa:	1e03      	subs	r3, r0, #0
 8001fac:	d01a      	beq.n	8001fe4 <minmea_scan+0x124>
                    switch (*field) {
 8001fae:	193b      	adds	r3, r7, r4
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b57      	cmp	r3, #87	@ 0x57
 8001fb6:	d00f      	beq.n	8001fd8 <minmea_scan+0x118>
 8001fb8:	dd00      	ble.n	8001fbc <minmea_scan+0xfc>
 8001fba:	e2f0      	b.n	800259e <minmea_scan+0x6de>
 8001fbc:	2b53      	cmp	r3, #83	@ 0x53
 8001fbe:	d00b      	beq.n	8001fd8 <minmea_scan+0x118>
 8001fc0:	dd00      	ble.n	8001fc4 <minmea_scan+0x104>
 8001fc2:	e2ec      	b.n	800259e <minmea_scan+0x6de>
 8001fc4:	2b45      	cmp	r3, #69	@ 0x45
 8001fc6:	d002      	beq.n	8001fce <minmea_scan+0x10e>
 8001fc8:	2b4e      	cmp	r3, #78	@ 0x4e
 8001fca:	d000      	beq.n	8001fce <minmea_scan+0x10e>
 8001fcc:	e2e7      	b.n	800259e <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	2288      	movs	r2, #136	@ 0x88
 8001fd2:	18ba      	adds	r2, r7, r2
 8001fd4:	6013      	str	r3, [r2, #0]
                            break;
 8001fd6:	e005      	b.n	8001fe4 <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	425b      	negs	r3, r3
 8001fdc:	2288      	movs	r2, #136	@ 0x88
 8001fde:	18ba      	adds	r2, r7, r2
 8001fe0:	6013      	str	r3, [r2, #0]
                            break;
 8001fe2:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8001fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fe6:	1d1a      	adds	r2, r3, #4
 8001fe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2288      	movs	r2, #136	@ 0x88
 8001fee:	18ba      	adds	r2, r7, r2
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	601a      	str	r2, [r3, #0]
            } break;
 8001ff4:	e2a6      	b.n	8002544 <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	2284      	movs	r2, #132	@ 0x84
 8001ffa:	18ba      	adds	r2, r7, r2
 8001ffc:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	425b      	negs	r3, r3
 8002002:	2280      	movs	r2, #128	@ 0x80
 8002004:	18ba      	adds	r2, r7, r2
 8002006:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 800200c:	2390      	movs	r3, #144	@ 0x90
 800200e:	18fb      	adds	r3, r7, r3
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d100      	bne.n	8002018 <minmea_scan+0x158>
 8002016:	e088      	b.n	800212a <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 8002018:	e07d      	b.n	8002116 <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 800201a:	2390      	movs	r3, #144	@ 0x90
 800201c:	18fb      	adds	r3, r7, r3
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b2b      	cmp	r3, #43	@ 0x2b
 8002024:	d10d      	bne.n	8002042 <minmea_scan+0x182>
 8002026:	2284      	movs	r2, #132	@ 0x84
 8002028:	18bb      	adds	r3, r7, r2
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d108      	bne.n	8002042 <minmea_scan+0x182>
 8002030:	2380      	movs	r3, #128	@ 0x80
 8002032:	18fb      	adds	r3, r7, r3
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	3301      	adds	r3, #1
 8002038:	d103      	bne.n	8002042 <minmea_scan+0x182>
                            sign = 1;
 800203a:	2301      	movs	r3, #1
 800203c:	18ba      	adds	r2, r7, r2
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	e063      	b.n	800210a <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 8002042:	2390      	movs	r3, #144	@ 0x90
 8002044:	18fb      	adds	r3, r7, r3
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b2d      	cmp	r3, #45	@ 0x2d
 800204c:	d10e      	bne.n	800206c <minmea_scan+0x1ac>
 800204e:	2284      	movs	r2, #132	@ 0x84
 8002050:	18bb      	adds	r3, r7, r2
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d109      	bne.n	800206c <minmea_scan+0x1ac>
 8002058:	2380      	movs	r3, #128	@ 0x80
 800205a:	18fb      	adds	r3, r7, r3
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	3301      	adds	r3, #1
 8002060:	d104      	bne.n	800206c <minmea_scan+0x1ac>
                            sign = -1;
 8002062:	2301      	movs	r3, #1
 8002064:	425b      	negs	r3, r3
 8002066:	18ba      	adds	r2, r7, r2
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e04e      	b.n	800210a <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 800206c:	2190      	movs	r1, #144	@ 0x90
 800206e:	187b      	adds	r3, r7, r1
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	4b72      	ldr	r3, [pc, #456]	@ (8002240 <minmea_scan+0x380>)
 8002078:	18d3      	adds	r3, r2, r3
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	001a      	movs	r2, r3
 800207e:	2304      	movs	r3, #4
 8002080:	4013      	ands	r3, r2
 8002082:	d035      	beq.n	80020f0 <minmea_scan+0x230>
                            int digit = *field - '0';
 8002084:	187b      	adds	r3, r7, r1
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	3b30      	subs	r3, #48	@ 0x30
 800208c:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 800208e:	2280      	movs	r2, #128	@ 0x80
 8002090:	18bb      	adds	r3, r7, r2
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	3301      	adds	r3, #1
 8002096:	d102      	bne.n	800209e <minmea_scan+0x1de>
                                value = 0;
 8002098:	2300      	movs	r3, #0
 800209a:	18ba      	adds	r2, r7, r2
 800209c:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 800209e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020a0:	4a68      	ldr	r2, [pc, #416]	@ (8002244 <minmea_scan+0x384>)
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	210a      	movs	r1, #10
 80020a6:	0018      	movs	r0, r3
 80020a8:	f7fe f8ca 	bl	8000240 <__divsi3>
 80020ac:	0003      	movs	r3, r0
 80020ae:	001a      	movs	r2, r3
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	18fb      	adds	r3, r7, r3
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4293      	cmp	r3, r2
 80020b8:	dd04      	ble.n	80020c4 <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 80020ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d100      	bne.n	80020c2 <minmea_scan+0x202>
 80020c0:	e26f      	b.n	80025a2 <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 80020c2:	e032      	b.n	800212a <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 80020c4:	2180      	movs	r1, #128	@ 0x80
 80020c6:	187b      	adds	r3, r7, r1
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	0013      	movs	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	189b      	adds	r3, r3, r2
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	001a      	movs	r2, r3
 80020d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020d6:	189b      	adds	r3, r3, r2
 80020d8:	187a      	adds	r2, r7, r1
 80020da:	6013      	str	r3, [r2, #0]
                            if (scale)
 80020dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d013      	beq.n	800210a <minmea_scan+0x24a>
                                scale *= 10;
 80020e2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80020e4:	0013      	movs	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	189b      	adds	r3, r3, r2
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80020ee:	e00c      	b.n	800210a <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 80020f0:	2390      	movs	r3, #144	@ 0x90
 80020f2:	18fb      	adds	r3, r7, r3
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80020fa:	d000      	beq.n	80020fe <minmea_scan+0x23e>
 80020fc:	e253      	b.n	80025a6 <minmea_scan+0x6e6>
 80020fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002100:	2b00      	cmp	r3, #0
 8002102:	d000      	beq.n	8002106 <minmea_scan+0x246>
 8002104:	e24f      	b.n	80025a6 <minmea_scan+0x6e6>
                            scale = 1;
 8002106:	2301      	movs	r3, #1
 8002108:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 800210a:	2290      	movs	r2, #144	@ 0x90
 800210c:	18bb      	adds	r3, r7, r2
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	3301      	adds	r3, #1
 8002112:	18ba      	adds	r2, r7, r2
 8002114:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 8002116:	2390      	movs	r3, #144	@ 0x90
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	0018      	movs	r0, r3
 8002120:	f7ff fea8 	bl	8001e74 <minmea_isfield>
 8002124:	1e03      	subs	r3, r0, #0
 8002126:	d000      	beq.n	800212a <minmea_scan+0x26a>
 8002128:	e777      	b.n	800201a <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 800212a:	2384      	movs	r3, #132	@ 0x84
 800212c:	18fb      	adds	r3, r7, r3
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d102      	bne.n	800213a <minmea_scan+0x27a>
 8002134:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <minmea_scan+0x286>
 800213a:	2380      	movs	r3, #128	@ 0x80
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	3301      	adds	r3, #1
 8002142:	d100      	bne.n	8002146 <minmea_scan+0x286>
 8002144:	e231      	b.n	80025aa <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 8002146:	2280      	movs	r2, #128	@ 0x80
 8002148:	18bb      	adds	r3, r7, r2
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	3301      	adds	r3, #1
 800214e:	d105      	bne.n	800215c <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	18ba      	adds	r2, r7, r2
 8002154:	6013      	str	r3, [r2, #0]
                    scale = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800215a:	e004      	b.n	8002166 <minmea_scan+0x2a6>
                } else if (scale == 0) {
 800215c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 8002162:	2301      	movs	r3, #1
 8002164:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 8002166:	2284      	movs	r2, #132	@ 0x84
 8002168:	18bb      	adds	r3, r7, r2
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d007      	beq.n	8002180 <minmea_scan+0x2c0>
                    value *= sign;
 8002170:	2180      	movs	r1, #128	@ 0x80
 8002172:	187b      	adds	r3, r7, r1
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	18ba      	adds	r2, r7, r2
 8002178:	6812      	ldr	r2, [r2, #0]
 800217a:	4353      	muls	r3, r2
 800217c:	187a      	adds	r2, r7, r1
 800217e:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 8002180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002182:	1d1a      	adds	r2, r3, #4
 8002184:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2280      	movs	r2, #128	@ 0x80
 800218a:	18ba      	adds	r2, r7, r2
 800218c:	6812      	ldr	r2, [r2, #0]
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002192:	605a      	str	r2, [r3, #4]
            } break;
 8002194:	e1d6      	b.n	8002544 <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 800219a:	2290      	movs	r2, #144	@ 0x90
 800219c:	18bb      	adds	r3, r7, r2
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d011      	beq.n	80021c8 <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 80021a4:	2320      	movs	r3, #32
 80021a6:	18f9      	adds	r1, r7, r3
 80021a8:	18bb      	adds	r3, r7, r2
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	220a      	movs	r2, #10
 80021ae:	0018      	movs	r0, r3
 80021b0:	f004 fabe 	bl	8006730 <strtol>
 80021b4:	0003      	movs	r3, r0
 80021b6:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 80021b8:	6a3b      	ldr	r3, [r7, #32]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	0018      	movs	r0, r3
 80021be:	f7ff fe59 	bl	8001e74 <minmea_isfield>
 80021c2:	1e03      	subs	r3, r0, #0
 80021c4:	d000      	beq.n	80021c8 <minmea_scan+0x308>
 80021c6:	e1f2      	b.n	80025ae <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 80021c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ca:	1d1a      	adds	r2, r3, #4
 80021cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80021d2:	601a      	str	r2, [r3, #0]
            } break;
 80021d4:	e1b6      	b.n	8002544 <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 80021d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021d8:	1d1a      	adds	r2, r3, #4
 80021da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 80021e0:	2390      	movs	r3, #144	@ 0x90
 80021e2:	18fb      	adds	r3, r7, r3
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d014      	beq.n	8002214 <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 80021ea:	e00a      	b.n	8002202 <minmea_scan+0x342>
                        *buf++ = *field++;
 80021ec:	2190      	movs	r1, #144	@ 0x90
 80021ee:	187b      	adds	r3, r7, r1
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	1c53      	adds	r3, r2, #1
 80021f4:	1879      	adds	r1, r7, r1
 80021f6:	600b      	str	r3, [r1, #0]
 80021f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80021fa:	1c59      	adds	r1, r3, #1
 80021fc:	6779      	str	r1, [r7, #116]	@ 0x74
 80021fe:	7812      	ldrb	r2, [r2, #0]
 8002200:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8002202:	2390      	movs	r3, #144	@ 0x90
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	0018      	movs	r0, r3
 800220c:	f7ff fe32 	bl	8001e74 <minmea_isfield>
 8002210:	1e03      	subs	r3, r0, #0
 8002212:	d1eb      	bne.n	80021ec <minmea_scan+0x32c>
                }

                *buf = '\0';
 8002214:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002216:	2200      	movs	r2, #0
 8002218:	701a      	strb	r2, [r3, #0]
            } break;
 800221a:	e193      	b.n	8002544 <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 800221c:	2290      	movs	r2, #144	@ 0x90
 800221e:	18bb      	adds	r3, r7, r2
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d100      	bne.n	8002228 <minmea_scan+0x368>
 8002226:	e1c4      	b.n	80025b2 <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 8002228:	18bb      	adds	r3, r7, r2
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b24      	cmp	r3, #36	@ 0x24
 8002230:	d000      	beq.n	8002234 <minmea_scan+0x374>
 8002232:	e1c0      	b.n	80025b6 <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8002234:	2300      	movs	r3, #0
 8002236:	673b      	str	r3, [r7, #112]	@ 0x70
 8002238:	e01c      	b.n	8002274 <minmea_scan+0x3b4>
 800223a:	46c0      	nop			@ (mov r8, r8)
 800223c:	08008038 	.word	0x08008038
 8002240:	080081d8 	.word	0x080081d8
 8002244:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 8002248:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800224a:	3301      	adds	r3, #1
 800224c:	001a      	movs	r2, r3
 800224e:	2390      	movs	r3, #144	@ 0x90
 8002250:	18fb      	adds	r3, r7, r3
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	189b      	adds	r3, r3, r2
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	0018      	movs	r0, r3
 800225a:	f7ff fe0b 	bl	8001e74 <minmea_isfield>
 800225e:	0003      	movs	r3, r0
 8002260:	001a      	movs	r2, r3
 8002262:	2301      	movs	r3, #1
 8002264:	4053      	eors	r3, r2
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d000      	beq.n	800226e <minmea_scan+0x3ae>
 800226c:	e1a5      	b.n	80025ba <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 800226e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002270:	3301      	adds	r3, #1
 8002272:	673b      	str	r3, [r7, #112]	@ 0x70
 8002274:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002276:	2b04      	cmp	r3, #4
 8002278:	dde6      	ble.n	8002248 <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 800227a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800227c:	1d1a      	adds	r2, r3, #4
 800227e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 8002284:	2390      	movs	r3, #144	@ 0x90
 8002286:	18fb      	adds	r3, r7, r3
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	1c59      	adds	r1, r3, #1
 800228c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800228e:	2205      	movs	r2, #5
 8002290:	0018      	movs	r0, r3
 8002292:	f004 fc1c 	bl	8006ace <memcpy>
                buf[5] = '\0';
 8002296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002298:	3305      	adds	r3, #5
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
            } break;
 800229e:	e151      	b.n	8002544 <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 80022a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022a2:	1d1a      	adds	r2, r3, #4
 80022a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 80022aa:	2301      	movs	r3, #1
 80022ac:	425b      	negs	r3, r3
 80022ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80022b0:	2301      	movs	r3, #1
 80022b2:	425b      	negs	r3, r3
 80022b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80022b6:	2301      	movs	r3, #1
 80022b8:	425b      	negs	r3, r3
 80022ba:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 80022bc:	2290      	movs	r2, #144	@ 0x90
 80022be:	18bb      	adds	r3, r7, r2
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d067      	beq.n	8002396 <minmea_scan+0x4d6>
 80022c6:	18bb      	adds	r3, r7, r2
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	0018      	movs	r0, r3
 80022ce:	f7ff fdd1 	bl	8001e74 <minmea_isfield>
 80022d2:	1e03      	subs	r3, r0, #0
 80022d4:	d05f      	beq.n	8002396 <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 80022d6:	2300      	movs	r3, #0
 80022d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80022da:	e011      	b.n	8002300 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 80022dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80022de:	2290      	movs	r2, #144	@ 0x90
 80022e0:	18ba      	adds	r2, r7, r2
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	18d3      	adds	r3, r2, r3
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	1c5a      	adds	r2, r3, #1
 80022ea:	4bbb      	ldr	r3, [pc, #748]	@ (80025d8 <minmea_scan+0x718>)
 80022ec:	18d3      	adds	r3, r2, r3
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	001a      	movs	r2, r3
 80022f2:	2304      	movs	r3, #4
 80022f4:	4013      	ands	r3, r2
 80022f6:	d100      	bne.n	80022fa <minmea_scan+0x43a>
 80022f8:	e161      	b.n	80025be <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 80022fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80022fc:	3301      	adds	r3, #1
 80022fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8002300:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002302:	2b05      	cmp	r3, #5
 8002304:	ddea      	ble.n	80022dc <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8002306:	2490      	movs	r4, #144	@ 0x90
 8002308:	193b      	adds	r3, r7, r4
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	781a      	ldrb	r2, [r3, #0]
 800230e:	211c      	movs	r1, #28
 8002310:	187b      	adds	r3, r7, r1
 8002312:	701a      	strb	r2, [r3, #0]
 8002314:	193b      	adds	r3, r7, r4
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3301      	adds	r3, #1
 800231a:	781a      	ldrb	r2, [r3, #0]
 800231c:	187b      	adds	r3, r7, r1
 800231e:	705a      	strb	r2, [r3, #1]
 8002320:	187b      	adds	r3, r7, r1
 8002322:	2200      	movs	r2, #0
 8002324:	709a      	strb	r2, [r3, #2]
 8002326:	187b      	adds	r3, r7, r1
 8002328:	220a      	movs	r2, #10
 800232a:	2100      	movs	r1, #0
 800232c:	0018      	movs	r0, r3
 800232e:	f004 f9ff 	bl	8006730 <strtol>
 8002332:	0003      	movs	r3, r0
 8002334:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8002336:	193b      	adds	r3, r7, r4
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	3302      	adds	r3, #2
 800233c:	781a      	ldrb	r2, [r3, #0]
 800233e:	2118      	movs	r1, #24
 8002340:	187b      	adds	r3, r7, r1
 8002342:	701a      	strb	r2, [r3, #0]
 8002344:	193b      	adds	r3, r7, r4
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3303      	adds	r3, #3
 800234a:	781a      	ldrb	r2, [r3, #0]
 800234c:	187b      	adds	r3, r7, r1
 800234e:	705a      	strb	r2, [r3, #1]
 8002350:	187b      	adds	r3, r7, r1
 8002352:	2200      	movs	r2, #0
 8002354:	709a      	strb	r2, [r3, #2]
 8002356:	187b      	adds	r3, r7, r1
 8002358:	220a      	movs	r2, #10
 800235a:	2100      	movs	r1, #0
 800235c:	0018      	movs	r0, r3
 800235e:	f004 f9e7 	bl	8006730 <strtol>
 8002362:	0003      	movs	r3, r0
 8002364:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8002366:	193b      	adds	r3, r7, r4
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	3304      	adds	r3, #4
 800236c:	781a      	ldrb	r2, [r3, #0]
 800236e:	2114      	movs	r1, #20
 8002370:	187b      	adds	r3, r7, r1
 8002372:	701a      	strb	r2, [r3, #0]
 8002374:	193b      	adds	r3, r7, r4
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	3305      	adds	r3, #5
 800237a:	781a      	ldrb	r2, [r3, #0]
 800237c:	187b      	adds	r3, r7, r1
 800237e:	705a      	strb	r2, [r3, #1]
 8002380:	187b      	adds	r3, r7, r1
 8002382:	2200      	movs	r2, #0
 8002384:	709a      	strb	r2, [r3, #2]
 8002386:	187b      	adds	r3, r7, r1
 8002388:	220a      	movs	r2, #10
 800238a:	2100      	movs	r1, #0
 800238c:	0018      	movs	r0, r3
 800238e:	f004 f9cf 	bl	8006730 <strtol>
 8002392:	0003      	movs	r3, r0
 8002394:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 8002396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002398:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800239a:	601a      	str	r2, [r3, #0]
                date->month = m;
 800239c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800239e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80023a0:	605a      	str	r2, [r3, #4]
                date->year = y;
 80023a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023a4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80023a6:	609a      	str	r2, [r3, #8]
            } break;
 80023a8:	e0cc      	b.n	8002544 <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 80023aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ac:	1d1a      	adds	r2, r3, #4
 80023ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 80023b4:	2301      	movs	r3, #1
 80023b6:	425b      	negs	r3, r3
 80023b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80023ba:	2301      	movs	r3, #1
 80023bc:	425b      	negs	r3, r3
 80023be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80023c0:	2301      	movs	r3, #1
 80023c2:	425b      	negs	r3, r3
 80023c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80023c6:	2301      	movs	r3, #1
 80023c8:	425b      	negs	r3, r3
 80023ca:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 80023cc:	2290      	movs	r2, #144	@ 0x90
 80023ce:	18bb      	adds	r3, r7, r2
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d100      	bne.n	80023d8 <minmea_scan+0x518>
 80023d6:	e0a7      	b.n	8002528 <minmea_scan+0x668>
 80023d8:	18bb      	adds	r3, r7, r2
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	0018      	movs	r0, r3
 80023e0:	f7ff fd48 	bl	8001e74 <minmea_isfield>
 80023e4:	1e03      	subs	r3, r0, #0
 80023e6:	d100      	bne.n	80023ea <minmea_scan+0x52a>
 80023e8:	e09e      	b.n	8002528 <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 80023ea:	2300      	movs	r3, #0
 80023ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023ee:	e011      	b.n	8002414 <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 80023f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023f2:	2290      	movs	r2, #144	@ 0x90
 80023f4:	18ba      	adds	r2, r7, r2
 80023f6:	6812      	ldr	r2, [r2, #0]
 80023f8:	18d3      	adds	r3, r2, r3
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	1c5a      	adds	r2, r3, #1
 80023fe:	4b76      	ldr	r3, [pc, #472]	@ (80025d8 <minmea_scan+0x718>)
 8002400:	18d3      	adds	r3, r2, r3
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	001a      	movs	r2, r3
 8002406:	2304      	movs	r3, #4
 8002408:	4013      	ands	r3, r2
 800240a:	d100      	bne.n	800240e <minmea_scan+0x54e>
 800240c:	e0d9      	b.n	80025c2 <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 800240e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002410:	3301      	adds	r3, #1
 8002412:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002414:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002416:	2b05      	cmp	r3, #5
 8002418:	ddea      	ble.n	80023f0 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 800241a:	2490      	movs	r4, #144	@ 0x90
 800241c:	193b      	adds	r3, r7, r4
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	781a      	ldrb	r2, [r3, #0]
 8002422:	2110      	movs	r1, #16
 8002424:	187b      	adds	r3, r7, r1
 8002426:	701a      	strb	r2, [r3, #0]
 8002428:	193b      	adds	r3, r7, r4
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	3301      	adds	r3, #1
 800242e:	781a      	ldrb	r2, [r3, #0]
 8002430:	187b      	adds	r3, r7, r1
 8002432:	705a      	strb	r2, [r3, #1]
 8002434:	187b      	adds	r3, r7, r1
 8002436:	2200      	movs	r2, #0
 8002438:	709a      	strb	r2, [r3, #2]
 800243a:	187b      	adds	r3, r7, r1
 800243c:	220a      	movs	r2, #10
 800243e:	2100      	movs	r1, #0
 8002440:	0018      	movs	r0, r3
 8002442:	f004 f975 	bl	8006730 <strtol>
 8002446:	0003      	movs	r3, r0
 8002448:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 800244a:	193b      	adds	r3, r7, r4
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	3302      	adds	r3, #2
 8002450:	781a      	ldrb	r2, [r3, #0]
 8002452:	210c      	movs	r1, #12
 8002454:	187b      	adds	r3, r7, r1
 8002456:	701a      	strb	r2, [r3, #0]
 8002458:	193b      	adds	r3, r7, r4
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	3303      	adds	r3, #3
 800245e:	781a      	ldrb	r2, [r3, #0]
 8002460:	187b      	adds	r3, r7, r1
 8002462:	705a      	strb	r2, [r3, #1]
 8002464:	187b      	adds	r3, r7, r1
 8002466:	2200      	movs	r2, #0
 8002468:	709a      	strb	r2, [r3, #2]
 800246a:	187b      	adds	r3, r7, r1
 800246c:	220a      	movs	r2, #10
 800246e:	2100      	movs	r1, #0
 8002470:	0018      	movs	r0, r3
 8002472:	f004 f95d 	bl	8006730 <strtol>
 8002476:	0003      	movs	r3, r0
 8002478:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 800247a:	193b      	adds	r3, r7, r4
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	3304      	adds	r3, #4
 8002480:	781a      	ldrb	r2, [r3, #0]
 8002482:	2108      	movs	r1, #8
 8002484:	187b      	adds	r3, r7, r1
 8002486:	701a      	strb	r2, [r3, #0]
 8002488:	193b      	adds	r3, r7, r4
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	3305      	adds	r3, #5
 800248e:	781a      	ldrb	r2, [r3, #0]
 8002490:	187b      	adds	r3, r7, r1
 8002492:	705a      	strb	r2, [r3, #1]
 8002494:	187b      	adds	r3, r7, r1
 8002496:	2200      	movs	r2, #0
 8002498:	709a      	strb	r2, [r3, #2]
 800249a:	187b      	adds	r3, r7, r1
 800249c:	220a      	movs	r2, #10
 800249e:	2100      	movs	r1, #0
 80024a0:	0018      	movs	r0, r3
 80024a2:	f004 f945 	bl	8006730 <strtol>
 80024a6:	0003      	movs	r3, r0
 80024a8:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 80024aa:	193b      	adds	r3, r7, r4
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	3306      	adds	r3, #6
 80024b0:	193a      	adds	r2, r7, r4
 80024b2:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 80024b4:	193b      	adds	r3, r7, r4
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	1c5a      	adds	r2, r3, #1
 80024ba:	1939      	adds	r1, r7, r4
 80024bc:	600a      	str	r2, [r1, #0]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80024c2:	d12f      	bne.n	8002524 <minmea_scan+0x664>
                        int value = 0;
 80024c4:	2300      	movs	r3, #0
 80024c6:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 80024c8:	4b44      	ldr	r3, [pc, #272]	@ (80025dc <minmea_scan+0x71c>)
 80024ca:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 80024cc:	e016      	b.n	80024fc <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 80024ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024d0:	0013      	movs	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	189b      	adds	r3, r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	0019      	movs	r1, r3
 80024da:	2090      	movs	r0, #144	@ 0x90
 80024dc:	183b      	adds	r3, r7, r0
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	1838      	adds	r0, r7, r0
 80024e4:	6002      	str	r2, [r0, #0]
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	3b30      	subs	r3, #48	@ 0x30
 80024ea:	18cb      	adds	r3, r1, r3
 80024ec:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 80024ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024f0:	210a      	movs	r1, #10
 80024f2:	0018      	movs	r0, r3
 80024f4:	f7fd fea4 	bl	8000240 <__divsi3>
 80024f8:	0003      	movs	r3, r0
 80024fa:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 80024fc:	2390      	movs	r3, #144	@ 0x90
 80024fe:	18fb      	adds	r3, r7, r3
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	1c5a      	adds	r2, r3, #1
 8002506:	4b34      	ldr	r3, [pc, #208]	@ (80025d8 <minmea_scan+0x718>)
 8002508:	18d3      	adds	r3, r2, r3
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	001a      	movs	r2, r3
 800250e:	2304      	movs	r3, #4
 8002510:	4013      	ands	r3, r2
 8002512:	d002      	beq.n	800251a <minmea_scan+0x65a>
 8002514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002516:	2b01      	cmp	r3, #1
 8002518:	dcd9      	bgt.n	80024ce <minmea_scan+0x60e>
                        }
                        u = value * scale;
 800251a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800251c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800251e:	4353      	muls	r3, r2
 8002520:	653b      	str	r3, [r7, #80]	@ 0x50
 8002522:	e001      	b.n	8002528 <minmea_scan+0x668>
                    } else {
                        u = 0;
 8002524:	2300      	movs	r3, #0
 8002526:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 8002528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800252a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800252c:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 800252e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002530:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002532:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 8002534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002536:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002538:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 800253a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800253c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800253e:	60da      	str	r2, [r3, #12]
            } break;
 8002540:	e000      	b.n	8002544 <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 8002542:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 8002544:	e002      	b.n	800254c <minmea_scan+0x68c>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3301      	adds	r3, #1
 800254a:	607b      	str	r3, [r7, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	0018      	movs	r0, r3
 8002552:	f7ff fc8f 	bl	8001e74 <minmea_isfield>
 8002556:	1e03      	subs	r3, r0, #0
 8002558:	d1f5      	bne.n	8002546 <minmea_scan+0x686>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b2c      	cmp	r3, #44	@ 0x2c
 8002560:	d107      	bne.n	8002572 <minmea_scan+0x6b2>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3301      	adds	r3, #1
 8002566:	607b      	str	r3, [r7, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2290      	movs	r2, #144	@ 0x90
 800256c:	18ba      	adds	r2, r7, r2
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	e003      	b.n	800257a <minmea_scan+0x6ba>
 8002572:	2300      	movs	r3, #0
 8002574:	2290      	movs	r2, #144	@ 0x90
 8002576:	18ba      	adds	r2, r7, r2
 8002578:	6013      	str	r3, [r2, #0]
    while (*format) {
 800257a:	23a4      	movs	r3, #164	@ 0xa4
 800257c:	2208      	movs	r2, #8
 800257e:	189b      	adds	r3, r3, r2
 8002580:	19db      	adds	r3, r3, r7
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d000      	beq.n	800258c <minmea_scan+0x6cc>
 800258a:	e4b0      	b.n	8001eee <minmea_scan+0x2e>
    }

    result = true;
 800258c:	2397      	movs	r3, #151	@ 0x97
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	2201      	movs	r2, #1
 8002592:	701a      	strb	r2, [r3, #0]
 8002594:	e016      	b.n	80025c4 <minmea_scan+0x704>
            goto parse_error;
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	e014      	b.n	80025c4 <minmea_scan+0x704>
                goto parse_error;
 800259a:	46c0      	nop			@ (mov r8, r8)
 800259c:	e012      	b.n	80025c4 <minmea_scan+0x704>
                            goto parse_error;
 800259e:	46c0      	nop			@ (mov r8, r8)
 80025a0:	e010      	b.n	80025c4 <minmea_scan+0x704>
                                    goto parse_error;
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	e00e      	b.n	80025c4 <minmea_scan+0x704>
                            goto parse_error;
 80025a6:	46c0      	nop			@ (mov r8, r8)
 80025a8:	e00c      	b.n	80025c4 <minmea_scan+0x704>
                    goto parse_error;
 80025aa:	46c0      	nop			@ (mov r8, r8)
 80025ac:	e00a      	b.n	80025c4 <minmea_scan+0x704>
                        goto parse_error;
 80025ae:	46c0      	nop			@ (mov r8, r8)
 80025b0:	e008      	b.n	80025c4 <minmea_scan+0x704>
                    goto parse_error;
 80025b2:	46c0      	nop			@ (mov r8, r8)
 80025b4:	e006      	b.n	80025c4 <minmea_scan+0x704>
                    goto parse_error;
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	e004      	b.n	80025c4 <minmea_scan+0x704>
                        goto parse_error;
 80025ba:	46c0      	nop			@ (mov r8, r8)
 80025bc:	e002      	b.n	80025c4 <minmea_scan+0x704>
                            goto parse_error;
 80025be:	46c0      	nop			@ (mov r8, r8)
 80025c0:	e000      	b.n	80025c4 <minmea_scan+0x704>
                            goto parse_error;
 80025c2:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 80025c4:	2397      	movs	r3, #151	@ 0x97
 80025c6:	18fb      	adds	r3, r7, r3
 80025c8:	781b      	ldrb	r3, [r3, #0]
}
 80025ca:	0018      	movs	r0, r3
 80025cc:	46bd      	mov	sp, r7
 80025ce:	b027      	add	sp, #156	@ 0x9c
 80025d0:	bcb0      	pop	{r4, r5, r7}
 80025d2:	bc08      	pop	{r3}
 80025d4:	b003      	add	sp, #12
 80025d6:	4718      	bx	r3
 80025d8:	080081d8 	.word	0x080081d8
 80025dc:	000f4240 	.word	0x000f4240

080025e0 <minmea_parse_rmc>:

    return MINMEA_UNKNOWN;
}

bool minmea_parse_rmc(struct minmea_sentence_rmc *frame, const char *sentence)
{
 80025e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025e2:	46d6      	mov	lr, sl
 80025e4:	464f      	mov	r7, r9
 80025e6:	4646      	mov	r6, r8
 80025e8:	b5c0      	push	{r6, r7, lr}
 80025ea:	b092      	sub	sp, #72	@ 0x48
 80025ec:	af0a      	add	r7, sp, #40	@ 0x28
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
    char type[6];
    char validity;
    int latitude_direction;
    int longitude_direction;
    int variation_direction;
    if (!minmea_scan(sentence, "tTcfdfdffDfd",
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	469a      	mov	sl, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3314      	adds	r3, #20
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	321c      	adds	r2, #28
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	3124      	adds	r1, #36	@ 0x24
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	302c      	adds	r0, #44	@ 0x2c
 8002606:	687c      	ldr	r4, [r7, #4]
 8002608:	3434      	adds	r4, #52	@ 0x34
 800260a:	687d      	ldr	r5, [r7, #4]
 800260c:	3540      	adds	r5, #64	@ 0x40
 800260e:	2618      	movs	r6, #24
 8002610:	46b1      	mov	r9, r6
 8002612:	44b9      	add	r9, r7
 8002614:	4e2a      	ldr	r6, [pc, #168]	@ (80026c0 <minmea_parse_rmc+0xe0>)
 8002616:	46b0      	mov	r8, r6
 8002618:	683e      	ldr	r6, [r7, #0]
 800261a:	46b4      	mov	ip, r6
 800261c:	2608      	movs	r6, #8
 800261e:	19be      	adds	r6, r7, r6
 8002620:	9609      	str	r6, [sp, #36]	@ 0x24
 8002622:	9508      	str	r5, [sp, #32]
 8002624:	9407      	str	r4, [sp, #28]
 8002626:	9006      	str	r0, [sp, #24]
 8002628:	9105      	str	r1, [sp, #20]
 800262a:	210c      	movs	r1, #12
 800262c:	1879      	adds	r1, r7, r1
 800262e:	9104      	str	r1, [sp, #16]
 8002630:	9203      	str	r2, [sp, #12]
 8002632:	2210      	movs	r2, #16
 8002634:	18ba      	adds	r2, r7, r2
 8002636:	9202      	str	r2, [sp, #8]
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	2317      	movs	r3, #23
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	4653      	mov	r3, sl
 8002642:	464a      	mov	r2, r9
 8002644:	4641      	mov	r1, r8
 8002646:	4660      	mov	r0, ip
 8002648:	f7ff fc3a 	bl	8001ec0 <minmea_scan>
 800264c:	0003      	movs	r3, r0
 800264e:	001a      	movs	r2, r3
 8002650:	2301      	movs	r3, #1
 8002652:	4053      	eors	r3, r2
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <minmea_parse_rmc+0x7e>
            &frame->longitude, &longitude_direction,
            &frame->speed,
            &frame->course,
            &frame->date,
            &frame->variation, &variation_direction))
        return false;
 800265a:	2300      	movs	r3, #0
 800265c:	e027      	b.n	80026ae <minmea_parse_rmc+0xce>
    if (strcmp(type+2, "RMC"))
 800265e:	2318      	movs	r3, #24
 8002660:	18fb      	adds	r3, r7, r3
 8002662:	3302      	adds	r3, #2
 8002664:	4a17      	ldr	r2, [pc, #92]	@ (80026c4 <minmea_parse_rmc+0xe4>)
 8002666:	0011      	movs	r1, r2
 8002668:	0018      	movs	r0, r3
 800266a:	f7fd fd4b 	bl	8000104 <strcmp>
 800266e:	1e03      	subs	r3, r0, #0
 8002670:	d001      	beq.n	8002676 <minmea_parse_rmc+0x96>
        return false;
 8002672:	2300      	movs	r3, #0
 8002674:	e01b      	b.n	80026ae <minmea_parse_rmc+0xce>

    frame->valid = (validity == 'A');
 8002676:	2317      	movs	r3, #23
 8002678:	18fb      	adds	r3, r7, r3
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	3b41      	subs	r3, #65	@ 0x41
 800267e:	425a      	negs	r2, r3
 8002680:	4153      	adcs	r3, r2
 8002682:	b2da      	uxtb	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	741a      	strb	r2, [r3, #16]
    frame->latitude.value *= latitude_direction;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	435a      	muls	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	615a      	str	r2, [r3, #20]
    frame->longitude.value *= longitude_direction;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	69db      	ldr	r3, [r3, #28]
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	435a      	muls	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	61da      	str	r2, [r3, #28]
    frame->variation.value *= variation_direction;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	435a      	muls	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	641a      	str	r2, [r3, #64]	@ 0x40

    return true;
 80026ac:	2301      	movs	r3, #1
}
 80026ae:	0018      	movs	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	b008      	add	sp, #32
 80026b4:	bce0      	pop	{r5, r6, r7}
 80026b6:	46ba      	mov	sl, r7
 80026b8:	46b1      	mov	r9, r6
 80026ba:	46a8      	mov	r8, r5
 80026bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026be:	46c0      	nop			@ (mov r8, r8)
 80026c0:	080079f4 	.word	0x080079f4
 80026c4:	080079e0 	.word	0x080079e0

080026c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ce:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <HAL_MspInit+0x4c>)
 80026d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026d2:	4b10      	ldr	r3, [pc, #64]	@ (8002714 <HAL_MspInit+0x4c>)
 80026d4:	2101      	movs	r1, #1
 80026d6:	430a      	orrs	r2, r1
 80026d8:	641a      	str	r2, [r3, #64]	@ 0x40
 80026da:	4b0e      	ldr	r3, [pc, #56]	@ (8002714 <HAL_MspInit+0x4c>)
 80026dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026de:	2201      	movs	r2, #1
 80026e0:	4013      	ands	r3, r2
 80026e2:	607b      	str	r3, [r7, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <HAL_MspInit+0x4c>)
 80026e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002714 <HAL_MspInit+0x4c>)
 80026ec:	2180      	movs	r1, #128	@ 0x80
 80026ee:	0549      	lsls	r1, r1, #21
 80026f0:	430a      	orrs	r2, r1
 80026f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80026f4:	4b07      	ldr	r3, [pc, #28]	@ (8002714 <HAL_MspInit+0x4c>)
 80026f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026f8:	2380      	movs	r3, #128	@ 0x80
 80026fa:	055b      	lsls	r3, r3, #21
 80026fc:	4013      	ands	r3, r2
 80026fe:	603b      	str	r3, [r7, #0]
 8002700:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8002702:	23c0      	movs	r3, #192	@ 0xc0
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	0018      	movs	r0, r3
 8002708:	f000 fb46 	bl	8002d98 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800270c:	46c0      	nop			@ (mov r8, r8)
 800270e:	46bd      	mov	sp, r7
 8002710:	b002      	add	sp, #8
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40021000 	.word	0x40021000

08002718 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002718:	b590      	push	{r4, r7, lr}
 800271a:	b09d      	sub	sp, #116	@ 0x74
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002720:	235c      	movs	r3, #92	@ 0x5c
 8002722:	18fb      	adds	r3, r7, r3
 8002724:	0018      	movs	r0, r3
 8002726:	2314      	movs	r3, #20
 8002728:	001a      	movs	r2, r3
 800272a:	2100      	movs	r1, #0
 800272c:	f004 f94c 	bl	80069c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002730:	2410      	movs	r4, #16
 8002732:	193b      	adds	r3, r7, r4
 8002734:	0018      	movs	r0, r3
 8002736:	234c      	movs	r3, #76	@ 0x4c
 8002738:	001a      	movs	r2, r3
 800273a:	2100      	movs	r1, #0
 800273c:	f004 f944 	bl	80069c8 <memset>
  if(hi2c->Instance==I2C1)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a23      	ldr	r2, [pc, #140]	@ (80027d4 <HAL_I2C_MspInit+0xbc>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d13f      	bne.n	80027ca <HAL_I2C_MspInit+0xb2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800274a:	193b      	adds	r3, r7, r4
 800274c:	2220      	movs	r2, #32
 800274e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002750:	193b      	adds	r3, r7, r4
 8002752:	2200      	movs	r2, #0
 8002754:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002756:	193b      	adds	r3, r7, r4
 8002758:	0018      	movs	r0, r3
 800275a:	f001 fc05 	bl	8003f68 <HAL_RCCEx_PeriphCLKConfig>
 800275e:	1e03      	subs	r3, r0, #0
 8002760:	d001      	beq.n	8002766 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002762:	f7ff fb81 	bl	8001e68 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002766:	4b1c      	ldr	r3, [pc, #112]	@ (80027d8 <HAL_I2C_MspInit+0xc0>)
 8002768:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800276a:	4b1b      	ldr	r3, [pc, #108]	@ (80027d8 <HAL_I2C_MspInit+0xc0>)
 800276c:	2101      	movs	r1, #1
 800276e:	430a      	orrs	r2, r1
 8002770:	635a      	str	r2, [r3, #52]	@ 0x34
 8002772:	4b19      	ldr	r3, [pc, #100]	@ (80027d8 <HAL_I2C_MspInit+0xc0>)
 8002774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002776:	2201      	movs	r2, #1
 8002778:	4013      	ands	r3, r2
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800277e:	215c      	movs	r1, #92	@ 0x5c
 8002780:	187b      	adds	r3, r7, r1
 8002782:	22c0      	movs	r2, #192	@ 0xc0
 8002784:	00d2      	lsls	r2, r2, #3
 8002786:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002788:	187b      	adds	r3, r7, r1
 800278a:	2212      	movs	r2, #18
 800278c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	187b      	adds	r3, r7, r1
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002794:	187b      	adds	r3, r7, r1
 8002796:	2200      	movs	r2, #0
 8002798:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800279a:	187b      	adds	r3, r7, r1
 800279c:	2206      	movs	r2, #6
 800279e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027a0:	187a      	adds	r2, r7, r1
 80027a2:	23a0      	movs	r3, #160	@ 0xa0
 80027a4:	05db      	lsls	r3, r3, #23
 80027a6:	0011      	movs	r1, r2
 80027a8:	0018      	movs	r0, r3
 80027aa:	f000 fbbf 	bl	8002f2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027ae:	4b0a      	ldr	r3, [pc, #40]	@ (80027d8 <HAL_I2C_MspInit+0xc0>)
 80027b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027b2:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <HAL_I2C_MspInit+0xc0>)
 80027b4:	2180      	movs	r1, #128	@ 0x80
 80027b6:	0389      	lsls	r1, r1, #14
 80027b8:	430a      	orrs	r2, r1
 80027ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <HAL_I2C_MspInit+0xc0>)
 80027be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027c0:	2380      	movs	r3, #128	@ 0x80
 80027c2:	039b      	lsls	r3, r3, #14
 80027c4:	4013      	ands	r3, r2
 80027c6:	60bb      	str	r3, [r7, #8]
 80027c8:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b01d      	add	sp, #116	@ 0x74
 80027d0:	bd90      	pop	{r4, r7, pc}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	40005400 	.word	0x40005400
 80027d8:	40021000 	.word	0x40021000

080027dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b08b      	sub	sp, #44	@ 0x2c
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	2414      	movs	r4, #20
 80027e6:	193b      	adds	r3, r7, r4
 80027e8:	0018      	movs	r0, r3
 80027ea:	2314      	movs	r3, #20
 80027ec:	001a      	movs	r2, r3
 80027ee:	2100      	movs	r1, #0
 80027f0:	f004 f8ea 	bl	80069c8 <memset>
  if(hspi->Instance==SPI1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002868 <HAL_SPI_MspInit+0x8c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d130      	bne.n	8002860 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027fe:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <HAL_SPI_MspInit+0x90>)
 8002800:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002802:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <HAL_SPI_MspInit+0x90>)
 8002804:	2180      	movs	r1, #128	@ 0x80
 8002806:	0149      	lsls	r1, r1, #5
 8002808:	430a      	orrs	r2, r1
 800280a:	641a      	str	r2, [r3, #64]	@ 0x40
 800280c:	4b17      	ldr	r3, [pc, #92]	@ (800286c <HAL_SPI_MspInit+0x90>)
 800280e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002810:	2380      	movs	r3, #128	@ 0x80
 8002812:	015b      	lsls	r3, r3, #5
 8002814:	4013      	ands	r3, r2
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800281a:	4b14      	ldr	r3, [pc, #80]	@ (800286c <HAL_SPI_MspInit+0x90>)
 800281c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800281e:	4b13      	ldr	r3, [pc, #76]	@ (800286c <HAL_SPI_MspInit+0x90>)
 8002820:	2101      	movs	r1, #1
 8002822:	430a      	orrs	r2, r1
 8002824:	635a      	str	r2, [r3, #52]	@ 0x34
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_SPI_MspInit+0x90>)
 8002828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800282a:	2201      	movs	r2, #1
 800282c:	4013      	ands	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002832:	0021      	movs	r1, r4
 8002834:	187b      	adds	r3, r7, r1
 8002836:	2206      	movs	r2, #6
 8002838:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	187b      	adds	r3, r7, r1
 800283c:	2202      	movs	r2, #2
 800283e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	187b      	adds	r3, r7, r1
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002846:	187b      	adds	r3, r7, r1
 8002848:	2200      	movs	r2, #0
 800284a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800284c:	187b      	adds	r3, r7, r1
 800284e:	2200      	movs	r2, #0
 8002850:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002852:	187a      	adds	r2, r7, r1
 8002854:	23a0      	movs	r3, #160	@ 0xa0
 8002856:	05db      	lsls	r3, r3, #23
 8002858:	0011      	movs	r1, r2
 800285a:	0018      	movs	r0, r3
 800285c:	f000 fb66 	bl	8002f2c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002860:	46c0      	nop			@ (mov r8, r8)
 8002862:	46bd      	mov	sp, r7
 8002864:	b00b      	add	sp, #44	@ 0x2c
 8002866:	bd90      	pop	{r4, r7, pc}
 8002868:	40013000 	.word	0x40013000
 800286c:	40021000 	.word	0x40021000

08002870 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <HAL_TIM_Base_MspInit+0x38>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d10d      	bne.n	800289e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002882:	4b0a      	ldr	r3, [pc, #40]	@ (80028ac <HAL_TIM_Base_MspInit+0x3c>)
 8002884:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002886:	4b09      	ldr	r3, [pc, #36]	@ (80028ac <HAL_TIM_Base_MspInit+0x3c>)
 8002888:	2180      	movs	r1, #128	@ 0x80
 800288a:	02c9      	lsls	r1, r1, #11
 800288c:	430a      	orrs	r2, r1
 800288e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002890:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <HAL_TIM_Base_MspInit+0x3c>)
 8002892:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	02db      	lsls	r3, r3, #11
 8002898:	4013      	ands	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM17_MspInit 1 */

  }

}
 800289e:	46c0      	nop			@ (mov r8, r8)
 80028a0:	46bd      	mov	sp, r7
 80028a2:	b004      	add	sp, #16
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	46c0      	nop			@ (mov r8, r8)
 80028a8:	40014800 	.word	0x40014800
 80028ac:	40021000 	.word	0x40021000

080028b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028b0:	b590      	push	{r4, r7, lr}
 80028b2:	b089      	sub	sp, #36	@ 0x24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b8:	240c      	movs	r4, #12
 80028ba:	193b      	adds	r3, r7, r4
 80028bc:	0018      	movs	r0, r3
 80028be:	2314      	movs	r3, #20
 80028c0:	001a      	movs	r2, r3
 80028c2:	2100      	movs	r1, #0
 80028c4:	f004 f880 	bl	80069c8 <memset>
  if(htim->Instance==TIM17)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a14      	ldr	r2, [pc, #80]	@ (8002920 <HAL_TIM_MspPostInit+0x70>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d122      	bne.n	8002918 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d2:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <HAL_TIM_MspPostInit+0x74>)
 80028d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <HAL_TIM_MspPostInit+0x74>)
 80028d8:	2101      	movs	r1, #1
 80028da:	430a      	orrs	r2, r1
 80028dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80028de:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <HAL_TIM_MspPostInit+0x74>)
 80028e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028e2:	2201      	movs	r2, #1
 80028e4:	4013      	ands	r3, r2
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80028ea:	0021      	movs	r1, r4
 80028ec:	187b      	adds	r3, r7, r1
 80028ee:	2280      	movs	r2, #128	@ 0x80
 80028f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	187b      	adds	r3, r7, r1
 80028f4:	2202      	movs	r2, #2
 80028f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	187b      	adds	r3, r7, r1
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fe:	187b      	adds	r3, r7, r1
 8002900:	2200      	movs	r2, #0
 8002902:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8002904:	187b      	adds	r3, r7, r1
 8002906:	2205      	movs	r2, #5
 8002908:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290a:	187a      	adds	r2, r7, r1
 800290c:	23a0      	movs	r3, #160	@ 0xa0
 800290e:	05db      	lsls	r3, r3, #23
 8002910:	0011      	movs	r1, r2
 8002912:	0018      	movs	r0, r3
 8002914:	f000 fb0a 	bl	8002f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002918:	46c0      	nop			@ (mov r8, r8)
 800291a:	46bd      	mov	sp, r7
 800291c:	b009      	add	sp, #36	@ 0x24
 800291e:	bd90      	pop	{r4, r7, pc}
 8002920:	40014800 	.word	0x40014800
 8002924:	40021000 	.word	0x40021000

08002928 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002928:	b590      	push	{r4, r7, lr}
 800292a:	b09f      	sub	sp, #124	@ 0x7c
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002930:	2364      	movs	r3, #100	@ 0x64
 8002932:	18fb      	adds	r3, r7, r3
 8002934:	0018      	movs	r0, r3
 8002936:	2314      	movs	r3, #20
 8002938:	001a      	movs	r2, r3
 800293a:	2100      	movs	r1, #0
 800293c:	f004 f844 	bl	80069c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002940:	2418      	movs	r4, #24
 8002942:	193b      	adds	r3, r7, r4
 8002944:	0018      	movs	r0, r3
 8002946:	234c      	movs	r3, #76	@ 0x4c
 8002948:	001a      	movs	r2, r3
 800294a:	2100      	movs	r1, #0
 800294c:	f004 f83c 	bl	80069c8 <memset>
  if(huart->Instance==USART1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a45      	ldr	r2, [pc, #276]	@ (8002a6c <HAL_UART_MspInit+0x144>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d13e      	bne.n	80029d8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800295a:	193b      	adds	r3, r7, r4
 800295c:	2201      	movs	r2, #1
 800295e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002960:	193b      	adds	r3, r7, r4
 8002962:	2200      	movs	r2, #0
 8002964:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002966:	193b      	adds	r3, r7, r4
 8002968:	0018      	movs	r0, r3
 800296a:	f001 fafd 	bl	8003f68 <HAL_RCCEx_PeriphCLKConfig>
 800296e:	1e03      	subs	r3, r0, #0
 8002970:	d001      	beq.n	8002976 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002972:	f7ff fa79 	bl	8001e68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002976:	4b3e      	ldr	r3, [pc, #248]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002978:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800297a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 800297c:	2180      	movs	r1, #128	@ 0x80
 800297e:	01c9      	lsls	r1, r1, #7
 8002980:	430a      	orrs	r2, r1
 8002982:	641a      	str	r2, [r3, #64]	@ 0x40
 8002984:	4b3a      	ldr	r3, [pc, #232]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002986:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002988:	2380      	movs	r3, #128	@ 0x80
 800298a:	01db      	lsls	r3, r3, #7
 800298c:	4013      	ands	r3, r2
 800298e:	617b      	str	r3, [r7, #20]
 8002990:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002992:	4b37      	ldr	r3, [pc, #220]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002994:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002996:	4b36      	ldr	r3, [pc, #216]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002998:	2104      	movs	r1, #4
 800299a:	430a      	orrs	r2, r1
 800299c:	635a      	str	r2, [r3, #52]	@ 0x34
 800299e:	4b34      	ldr	r3, [pc, #208]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 80029a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a2:	2204      	movs	r2, #4
 80029a4:	4013      	ands	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80029aa:	2164      	movs	r1, #100	@ 0x64
 80029ac:	187b      	adds	r3, r7, r1
 80029ae:	2230      	movs	r2, #48	@ 0x30
 80029b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b2:	187b      	adds	r3, r7, r1
 80029b4:	2202      	movs	r2, #2
 80029b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	187b      	adds	r3, r7, r1
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029be:	187b      	adds	r3, r7, r1
 80029c0:	2200      	movs	r2, #0
 80029c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80029c4:	187b      	adds	r3, r7, r1
 80029c6:	2201      	movs	r2, #1
 80029c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ca:	187b      	adds	r3, r7, r1
 80029cc:	4a29      	ldr	r2, [pc, #164]	@ (8002a74 <HAL_UART_MspInit+0x14c>)
 80029ce:	0019      	movs	r1, r3
 80029d0:	0010      	movs	r0, r2
 80029d2:	f000 faab 	bl	8002f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029d6:	e045      	b.n	8002a64 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a26      	ldr	r2, [pc, #152]	@ (8002a78 <HAL_UART_MspInit+0x150>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d140      	bne.n	8002a64 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80029e2:	2118      	movs	r1, #24
 80029e4:	187b      	adds	r3, r7, r1
 80029e6:	2202      	movs	r2, #2
 80029e8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80029ea:	187b      	adds	r3, r7, r1
 80029ec:	2200      	movs	r2, #0
 80029ee:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029f0:	187b      	adds	r3, r7, r1
 80029f2:	0018      	movs	r0, r3
 80029f4:	f001 fab8 	bl	8003f68 <HAL_RCCEx_PeriphCLKConfig>
 80029f8:	1e03      	subs	r3, r0, #0
 80029fa:	d001      	beq.n	8002a00 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80029fc:	f7ff fa34 	bl	8001e68 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a00:	4b1b      	ldr	r3, [pc, #108]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002a02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a04:	4b1a      	ldr	r3, [pc, #104]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002a06:	2180      	movs	r1, #128	@ 0x80
 8002a08:	0289      	lsls	r1, r1, #10
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a0e:	4b18      	ldr	r3, [pc, #96]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002a10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a12:	2380      	movs	r3, #128	@ 0x80
 8002a14:	029b      	lsls	r3, r3, #10
 8002a16:	4013      	ands	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1c:	4b14      	ldr	r3, [pc, #80]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002a1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a20:	4b13      	ldr	r3, [pc, #76]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002a22:	2101      	movs	r1, #1
 8002a24:	430a      	orrs	r2, r1
 8002a26:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a28:	4b11      	ldr	r3, [pc, #68]	@ (8002a70 <HAL_UART_MspInit+0x148>)
 8002a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	4013      	ands	r3, r2
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002a34:	2164      	movs	r1, #100	@ 0x64
 8002a36:	187b      	adds	r3, r7, r1
 8002a38:	22c0      	movs	r2, #192	@ 0xc0
 8002a3a:	0212      	lsls	r2, r2, #8
 8002a3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3e:	187b      	adds	r3, r7, r1
 8002a40:	2202      	movs	r2, #2
 8002a42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	2200      	movs	r2, #0
 8002a48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4a:	187b      	adds	r3, r7, r1
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002a50:	187b      	adds	r3, r7, r1
 8002a52:	2201      	movs	r2, #1
 8002a54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a56:	187a      	adds	r2, r7, r1
 8002a58:	23a0      	movs	r3, #160	@ 0xa0
 8002a5a:	05db      	lsls	r3, r3, #23
 8002a5c:	0011      	movs	r1, r2
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f000 fa64 	bl	8002f2c <HAL_GPIO_Init>
}
 8002a64:	46c0      	nop			@ (mov r8, r8)
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b01f      	add	sp, #124	@ 0x7c
 8002a6a:	bd90      	pop	{r4, r7, pc}
 8002a6c:	40013800 	.word	0x40013800
 8002a70:	40021000 	.word	0x40021000
 8002a74:	50000800 	.word	0x50000800
 8002a78:	40004400 	.word	0x40004400

08002a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a80:	46c0      	nop			@ (mov r8, r8)
 8002a82:	e7fd      	b.n	8002a80 <NMI_Handler+0x4>

08002a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a88:	46c0      	nop			@ (mov r8, r8)
 8002a8a:	e7fd      	b.n	8002a88 <HardFault_Handler+0x4>

08002a8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002a90:	46c0      	nop			@ (mov r8, r8)
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aa4:	f000 f938 	bl	8002d18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aa8:	46c0      	nop			@ (mov r8, r8)
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b086      	sub	sp, #24
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	60f8      	str	r0, [r7, #12]
 8002ab6:	60b9      	str	r1, [r7, #8]
 8002ab8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
 8002abe:	e00a      	b.n	8002ad6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ac0:	e000      	b.n	8002ac4 <_read+0x16>
 8002ac2:	bf00      	nop
 8002ac4:	0001      	movs	r1, r0
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	1c5a      	adds	r2, r3, #1
 8002aca:	60ba      	str	r2, [r7, #8]
 8002acc:	b2ca      	uxtb	r2, r1
 8002ace:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	697a      	ldr	r2, [r7, #20]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	dbf0      	blt.n	8002ac0 <_read+0x12>
  }

  return len;
 8002ade:	687b      	ldr	r3, [r7, #4]
}
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	b006      	add	sp, #24
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002af4:	2300      	movs	r3, #0
 8002af6:	617b      	str	r3, [r7, #20]
 8002af8:	e009      	b.n	8002b0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	1c5a      	adds	r2, r3, #1
 8002afe:	60ba      	str	r2, [r7, #8]
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	0018      	movs	r0, r3
 8002b04:	e000      	b.n	8002b08 <_write+0x20>
 8002b06:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	dbf1      	blt.n	8002afa <_write+0x12>
  }
  return len;
 8002b16:	687b      	ldr	r3, [r7, #4]
}
 8002b18:	0018      	movs	r0, r3
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	b006      	add	sp, #24
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <_close>:

int _close(int file)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	425b      	negs	r3, r3
}
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	b002      	add	sp, #8
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2280      	movs	r2, #128	@ 0x80
 8002b42:	0192      	lsls	r2, r2, #6
 8002b44:	605a      	str	r2, [r3, #4]
  return 0;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	0018      	movs	r0, r3
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	b002      	add	sp, #8
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <_isatty>:

int _isatty(int file)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b58:	2301      	movs	r3, #1
}
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b002      	add	sp, #8
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b084      	sub	sp, #16
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	60b9      	str	r1, [r7, #8]
 8002b6c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	0018      	movs	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b004      	add	sp, #16
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b80:	4a14      	ldr	r2, [pc, #80]	@ (8002bd4 <_sbrk+0x5c>)
 8002b82:	4b15      	ldr	r3, [pc, #84]	@ (8002bd8 <_sbrk+0x60>)
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b8c:	4b13      	ldr	r3, [pc, #76]	@ (8002bdc <_sbrk+0x64>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d102      	bne.n	8002b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b94:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <_sbrk+0x64>)
 8002b96:	4a12      	ldr	r2, [pc, #72]	@ (8002be0 <_sbrk+0x68>)
 8002b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b9a:	4b10      	ldr	r3, [pc, #64]	@ (8002bdc <_sbrk+0x64>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	18d3      	adds	r3, r2, r3
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d207      	bcs.n	8002bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ba8:	f003 ff64 	bl	8006a74 <__errno>
 8002bac:	0003      	movs	r3, r0
 8002bae:	220c      	movs	r2, #12
 8002bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	425b      	negs	r3, r3
 8002bb6:	e009      	b.n	8002bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bb8:	4b08      	ldr	r3, [pc, #32]	@ (8002bdc <_sbrk+0x64>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bbe:	4b07      	ldr	r3, [pc, #28]	@ (8002bdc <_sbrk+0x64>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	18d2      	adds	r2, r2, r3
 8002bc6:	4b05      	ldr	r3, [pc, #20]	@ (8002bdc <_sbrk+0x64>)
 8002bc8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002bca:	68fb      	ldr	r3, [r7, #12]
}
 8002bcc:	0018      	movs	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b006      	add	sp, #24
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20024000 	.word	0x20024000
 8002bd8:	00000400 	.word	0x00000400
 8002bdc:	200002fc 	.word	0x200002fc
 8002be0:	20000450 	.word	0x20000450

08002be4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002be8:	46c0      	nop			@ (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
	...

08002bf0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002bf0:	480d      	ldr	r0, [pc, #52]	@ (8002c28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002bf2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002bf4:	f7ff fff6 	bl	8002be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bf8:	480c      	ldr	r0, [pc, #48]	@ (8002c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8002bfa:	490d      	ldr	r1, [pc, #52]	@ (8002c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <LoopForever+0xe>)
  movs r3, #0
 8002bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c00:	e002      	b.n	8002c08 <LoopCopyDataInit>

08002c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c06:	3304      	adds	r3, #4

08002c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c0c:	d3f9      	bcc.n	8002c02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c10:	4c0a      	ldr	r4, [pc, #40]	@ (8002c3c <LoopForever+0x16>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c14:	e001      	b.n	8002c1a <LoopFillZerobss>

08002c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c18:	3204      	adds	r2, #4

08002c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c1c:	d3fb      	bcc.n	8002c16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002c1e:	f003 ff2f 	bl	8006a80 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002c22:	f7fe fe5f 	bl	80018e4 <main>

08002c26 <LoopForever>:

LoopForever:
  b LoopForever
 8002c26:	e7fe      	b.n	8002c26 <LoopForever>
  ldr   r0, =_estack
 8002c28:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8002c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c30:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002c34:	0800831c 	.word	0x0800831c
  ldr r2, =_sbss
 8002c38:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002c3c:	20000450 	.word	0x20000450

08002c40 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c40:	e7fe      	b.n	8002c40 <ADC1_COMP_IRQHandler>
	...

08002c44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c4a:	1dfb      	adds	r3, r7, #7
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c50:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_Init+0x3c>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4b0a      	ldr	r3, [pc, #40]	@ (8002c80 <HAL_Init+0x3c>)
 8002c56:	2180      	movs	r1, #128	@ 0x80
 8002c58:	0049      	lsls	r1, r1, #1
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c5e:	2003      	movs	r0, #3
 8002c60:	f000 f810 	bl	8002c84 <HAL_InitTick>
 8002c64:	1e03      	subs	r3, r0, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002c68:	1dfb      	adds	r3, r7, #7
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	701a      	strb	r2, [r3, #0]
 8002c6e:	e001      	b.n	8002c74 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002c70:	f7ff fd2a 	bl	80026c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c74:	1dfb      	adds	r3, r7, #7
 8002c76:	781b      	ldrb	r3, [r3, #0]
}
 8002c78:	0018      	movs	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	b002      	add	sp, #8
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40022000 	.word	0x40022000

08002c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c84:	b590      	push	{r4, r7, lr}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c8c:	230f      	movs	r3, #15
 8002c8e:	18fb      	adds	r3, r7, r3
 8002c90:	2200      	movs	r2, #0
 8002c92:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002c94:	4b1d      	ldr	r3, [pc, #116]	@ (8002d0c <HAL_InitTick+0x88>)
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d02b      	beq.n	8002cf4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8002d10 <HAL_InitTick+0x8c>)
 8002c9e:	681c      	ldr	r4, [r3, #0]
 8002ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d0c <HAL_InitTick+0x88>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	0019      	movs	r1, r3
 8002ca6:	23fa      	movs	r3, #250	@ 0xfa
 8002ca8:	0098      	lsls	r0, r3, #2
 8002caa:	f7fd fa3f 	bl	800012c <__udivsi3>
 8002cae:	0003      	movs	r3, r0
 8002cb0:	0019      	movs	r1, r3
 8002cb2:	0020      	movs	r0, r4
 8002cb4:	f7fd fa3a 	bl	800012c <__udivsi3>
 8002cb8:	0003      	movs	r3, r0
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f000 f929 	bl	8002f12 <HAL_SYSTICK_Config>
 8002cc0:	1e03      	subs	r3, r0, #0
 8002cc2:	d112      	bne.n	8002cea <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d80a      	bhi.n	8002ce0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	2301      	movs	r3, #1
 8002cce:	425b      	negs	r3, r3
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f000 f908 	bl	8002ee8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d14 <HAL_InitTick+0x90>)
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	e00d      	b.n	8002cfc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002ce0:	230f      	movs	r3, #15
 8002ce2:	18fb      	adds	r3, r7, r3
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	701a      	strb	r2, [r3, #0]
 8002ce8:	e008      	b.n	8002cfc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cea:	230f      	movs	r3, #15
 8002cec:	18fb      	adds	r3, r7, r3
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
 8002cf2:	e003      	b.n	8002cfc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002cf4:	230f      	movs	r3, #15
 8002cf6:	18fb      	adds	r3, r7, r3
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002cfc:	230f      	movs	r3, #15
 8002cfe:	18fb      	adds	r3, r7, r3
 8002d00:	781b      	ldrb	r3, [r3, #0]
}
 8002d02:	0018      	movs	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b005      	add	sp, #20
 8002d08:	bd90      	pop	{r4, r7, pc}
 8002d0a:	46c0      	nop			@ (mov r8, r8)
 8002d0c:	20000008 	.word	0x20000008
 8002d10:	20000000 	.word	0x20000000
 8002d14:	20000004 	.word	0x20000004

08002d18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d1c:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <HAL_IncTick+0x1c>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	001a      	movs	r2, r3
 8002d22:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <HAL_IncTick+0x20>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	18d2      	adds	r2, r2, r3
 8002d28:	4b03      	ldr	r3, [pc, #12]	@ (8002d38 <HAL_IncTick+0x20>)
 8002d2a:	601a      	str	r2, [r3, #0]
}
 8002d2c:	46c0      	nop			@ (mov r8, r8)
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	46c0      	nop			@ (mov r8, r8)
 8002d34:	20000008 	.word	0x20000008
 8002d38:	20000300 	.word	0x20000300

08002d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d40:	4b02      	ldr	r3, [pc, #8]	@ (8002d4c <HAL_GetTick+0x10>)
 8002d42:	681b      	ldr	r3, [r3, #0]
}
 8002d44:	0018      	movs	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	20000300 	.word	0x20000300

08002d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d58:	f7ff fff0 	bl	8002d3c <HAL_GetTick>
 8002d5c:	0003      	movs	r3, r0
 8002d5e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	3301      	adds	r3, #1
 8002d68:	d005      	beq.n	8002d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <HAL_Delay+0x44>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	001a      	movs	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	189b      	adds	r3, r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	f7ff ffe0 	bl	8002d3c <HAL_GetTick>
 8002d7c:	0002      	movs	r2, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d8f7      	bhi.n	8002d78 <HAL_Delay+0x28>
  {
  }
}
 8002d88:	46c0      	nop			@ (mov r8, r8)
 8002d8a:	46c0      	nop			@ (mov r8, r8)
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	b004      	add	sp, #16
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	46c0      	nop			@ (mov r8, r8)
 8002d94:	20000008 	.word	0x20000008

08002d98 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8002da0:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a06      	ldr	r2, [pc, #24]	@ (8002dc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8002da6:	4013      	ands	r3, r2
 8002da8:	0019      	movs	r1, r3
 8002daa:	4b04      	ldr	r3, [pc, #16]	@ (8002dbc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	601a      	str	r2, [r3, #0]
}
 8002db2:	46c0      	nop			@ (mov r8, r8)
 8002db4:	46bd      	mov	sp, r7
 8002db6:	b002      	add	sp, #8
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	46c0      	nop			@ (mov r8, r8)
 8002dbc:	40010000 	.word	0x40010000
 8002dc0:	fffff9ff 	.word	0xfffff9ff

08002dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dc4:	b590      	push	{r4, r7, lr}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	0002      	movs	r2, r0
 8002dcc:	6039      	str	r1, [r7, #0]
 8002dce:	1dfb      	adds	r3, r7, #7
 8002dd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002dd2:	1dfb      	adds	r3, r7, #7
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8002dd8:	d828      	bhi.n	8002e2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dda:	4a2f      	ldr	r2, [pc, #188]	@ (8002e98 <__NVIC_SetPriority+0xd4>)
 8002ddc:	1dfb      	adds	r3, r7, #7
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	b25b      	sxtb	r3, r3
 8002de2:	089b      	lsrs	r3, r3, #2
 8002de4:	33c0      	adds	r3, #192	@ 0xc0
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	589b      	ldr	r3, [r3, r2]
 8002dea:	1dfa      	adds	r2, r7, #7
 8002dec:	7812      	ldrb	r2, [r2, #0]
 8002dee:	0011      	movs	r1, r2
 8002df0:	2203      	movs	r2, #3
 8002df2:	400a      	ands	r2, r1
 8002df4:	00d2      	lsls	r2, r2, #3
 8002df6:	21ff      	movs	r1, #255	@ 0xff
 8002df8:	4091      	lsls	r1, r2
 8002dfa:	000a      	movs	r2, r1
 8002dfc:	43d2      	mvns	r2, r2
 8002dfe:	401a      	ands	r2, r3
 8002e00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	019b      	lsls	r3, r3, #6
 8002e06:	22ff      	movs	r2, #255	@ 0xff
 8002e08:	401a      	ands	r2, r3
 8002e0a:	1dfb      	adds	r3, r7, #7
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	0018      	movs	r0, r3
 8002e10:	2303      	movs	r3, #3
 8002e12:	4003      	ands	r3, r0
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e18:	481f      	ldr	r0, [pc, #124]	@ (8002e98 <__NVIC_SetPriority+0xd4>)
 8002e1a:	1dfb      	adds	r3, r7, #7
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	b25b      	sxtb	r3, r3
 8002e20:	089b      	lsrs	r3, r3, #2
 8002e22:	430a      	orrs	r2, r1
 8002e24:	33c0      	adds	r3, #192	@ 0xc0
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002e2a:	e031      	b.n	8002e90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e2c:	4a1b      	ldr	r2, [pc, #108]	@ (8002e9c <__NVIC_SetPriority+0xd8>)
 8002e2e:	1dfb      	adds	r3, r7, #7
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	0019      	movs	r1, r3
 8002e34:	230f      	movs	r3, #15
 8002e36:	400b      	ands	r3, r1
 8002e38:	3b08      	subs	r3, #8
 8002e3a:	089b      	lsrs	r3, r3, #2
 8002e3c:	3306      	adds	r3, #6
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	18d3      	adds	r3, r2, r3
 8002e42:	3304      	adds	r3, #4
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	1dfa      	adds	r2, r7, #7
 8002e48:	7812      	ldrb	r2, [r2, #0]
 8002e4a:	0011      	movs	r1, r2
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	400a      	ands	r2, r1
 8002e50:	00d2      	lsls	r2, r2, #3
 8002e52:	21ff      	movs	r1, #255	@ 0xff
 8002e54:	4091      	lsls	r1, r2
 8002e56:	000a      	movs	r2, r1
 8002e58:	43d2      	mvns	r2, r2
 8002e5a:	401a      	ands	r2, r3
 8002e5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	019b      	lsls	r3, r3, #6
 8002e62:	22ff      	movs	r2, #255	@ 0xff
 8002e64:	401a      	ands	r2, r3
 8002e66:	1dfb      	adds	r3, r7, #7
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	4003      	ands	r3, r0
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e74:	4809      	ldr	r0, [pc, #36]	@ (8002e9c <__NVIC_SetPriority+0xd8>)
 8002e76:	1dfb      	adds	r3, r7, #7
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	001c      	movs	r4, r3
 8002e7c:	230f      	movs	r3, #15
 8002e7e:	4023      	ands	r3, r4
 8002e80:	3b08      	subs	r3, #8
 8002e82:	089b      	lsrs	r3, r3, #2
 8002e84:	430a      	orrs	r2, r1
 8002e86:	3306      	adds	r3, #6
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	18c3      	adds	r3, r0, r3
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	601a      	str	r2, [r3, #0]
}
 8002e90:	46c0      	nop			@ (mov r8, r8)
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b003      	add	sp, #12
 8002e96:	bd90      	pop	{r4, r7, pc}
 8002e98:	e000e100 	.word	0xe000e100
 8002e9c:	e000ed00 	.word	0xe000ed00

08002ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	1e5a      	subs	r2, r3, #1
 8002eac:	2380      	movs	r3, #128	@ 0x80
 8002eae:	045b      	lsls	r3, r3, #17
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d301      	bcc.n	8002eb8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e010      	b.n	8002eda <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee4 <SysTick_Config+0x44>)
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	3a01      	subs	r2, #1
 8002ebe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	425b      	negs	r3, r3
 8002ec4:	2103      	movs	r1, #3
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f7ff ff7c 	bl	8002dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ecc:	4b05      	ldr	r3, [pc, #20]	@ (8002ee4 <SysTick_Config+0x44>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ed2:	4b04      	ldr	r3, [pc, #16]	@ (8002ee4 <SysTick_Config+0x44>)
 8002ed4:	2207      	movs	r2, #7
 8002ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	0018      	movs	r0, r3
 8002edc:	46bd      	mov	sp, r7
 8002ede:	b002      	add	sp, #8
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	e000e010 	.word	0xe000e010

08002ee8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60b9      	str	r1, [r7, #8]
 8002ef0:	607a      	str	r2, [r7, #4]
 8002ef2:	210f      	movs	r1, #15
 8002ef4:	187b      	adds	r3, r7, r1
 8002ef6:	1c02      	adds	r2, r0, #0
 8002ef8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	187b      	adds	r3, r7, r1
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	b25b      	sxtb	r3, r3
 8002f02:	0011      	movs	r1, r2
 8002f04:	0018      	movs	r0, r3
 8002f06:	f7ff ff5d 	bl	8002dc4 <__NVIC_SetPriority>
}
 8002f0a:	46c0      	nop			@ (mov r8, r8)
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	b004      	add	sp, #16
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b082      	sub	sp, #8
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f7ff ffbf 	bl	8002ea0 <SysTick_Config>
 8002f22:	0003      	movs	r3, r0
}
 8002f24:	0018      	movs	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	b002      	add	sp, #8
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f3a:	e14d      	b.n	80031d8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2101      	movs	r1, #1
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	4091      	lsls	r1, r2
 8002f46:	000a      	movs	r2, r1
 8002f48:	4013      	ands	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d100      	bne.n	8002f54 <HAL_GPIO_Init+0x28>
 8002f52:	e13e      	b.n	80031d2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2203      	movs	r2, #3
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d005      	beq.n	8002f6c <HAL_GPIO_Init+0x40>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2203      	movs	r2, #3
 8002f66:	4013      	ands	r3, r2
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d130      	bne.n	8002fce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	2203      	movs	r2, #3
 8002f78:	409a      	lsls	r2, r3
 8002f7a:	0013      	movs	r3, r2
 8002f7c:	43da      	mvns	r2, r3
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	4013      	ands	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	0013      	movs	r3, r2
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	0013      	movs	r3, r2
 8002faa:	43da      	mvns	r2, r3
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	091b      	lsrs	r3, r3, #4
 8002fb8:	2201      	movs	r2, #1
 8002fba:	401a      	ands	r2, r3
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	0013      	movs	r3, r2
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	d017      	beq.n	800300a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	409a      	lsls	r2, r3
 8002fe8:	0013      	movs	r3, r2
 8002fea:	43da      	mvns	r2, r3
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	0013      	movs	r3, r2
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2203      	movs	r2, #3
 8003010:	4013      	ands	r3, r2
 8003012:	2b02      	cmp	r3, #2
 8003014:	d123      	bne.n	800305e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	08da      	lsrs	r2, r3, #3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3208      	adds	r2, #8
 800301e:	0092      	lsls	r2, r2, #2
 8003020:	58d3      	ldr	r3, [r2, r3]
 8003022:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2207      	movs	r2, #7
 8003028:	4013      	ands	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	220f      	movs	r2, #15
 800302e:	409a      	lsls	r2, r3
 8003030:	0013      	movs	r3, r2
 8003032:	43da      	mvns	r2, r3
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2107      	movs	r1, #7
 8003042:	400b      	ands	r3, r1
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	409a      	lsls	r2, r3
 8003048:	0013      	movs	r3, r2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	08da      	lsrs	r2, r3, #3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3208      	adds	r2, #8
 8003058:	0092      	lsls	r2, r2, #2
 800305a:	6939      	ldr	r1, [r7, #16]
 800305c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	2203      	movs	r2, #3
 800306a:	409a      	lsls	r2, r3
 800306c:	0013      	movs	r3, r2
 800306e:	43da      	mvns	r2, r3
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4013      	ands	r3, r2
 8003074:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2203      	movs	r2, #3
 800307c:	401a      	ands	r2, r3
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	409a      	lsls	r2, r3
 8003084:	0013      	movs	r3, r2
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	4313      	orrs	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	23c0      	movs	r3, #192	@ 0xc0
 8003098:	029b      	lsls	r3, r3, #10
 800309a:	4013      	ands	r3, r2
 800309c:	d100      	bne.n	80030a0 <HAL_GPIO_Init+0x174>
 800309e:	e098      	b.n	80031d2 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80030a0:	4a53      	ldr	r2, [pc, #332]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	3318      	adds	r3, #24
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	589b      	ldr	r3, [r3, r2]
 80030ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2203      	movs	r2, #3
 80030b2:	4013      	ands	r3, r2
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	220f      	movs	r2, #15
 80030b8:	409a      	lsls	r2, r3
 80030ba:	0013      	movs	r3, r2
 80030bc:	43da      	mvns	r2, r3
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	4013      	ands	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	23a0      	movs	r3, #160	@ 0xa0
 80030c8:	05db      	lsls	r3, r3, #23
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d019      	beq.n	8003102 <HAL_GPIO_Init+0x1d6>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a48      	ldr	r2, [pc, #288]	@ (80031f4 <HAL_GPIO_Init+0x2c8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d013      	beq.n	80030fe <HAL_GPIO_Init+0x1d2>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a47      	ldr	r2, [pc, #284]	@ (80031f8 <HAL_GPIO_Init+0x2cc>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d00d      	beq.n	80030fa <HAL_GPIO_Init+0x1ce>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a46      	ldr	r2, [pc, #280]	@ (80031fc <HAL_GPIO_Init+0x2d0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d007      	beq.n	80030f6 <HAL_GPIO_Init+0x1ca>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a45      	ldr	r2, [pc, #276]	@ (8003200 <HAL_GPIO_Init+0x2d4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d101      	bne.n	80030f2 <HAL_GPIO_Init+0x1c6>
 80030ee:	2304      	movs	r3, #4
 80030f0:	e008      	b.n	8003104 <HAL_GPIO_Init+0x1d8>
 80030f2:	2305      	movs	r3, #5
 80030f4:	e006      	b.n	8003104 <HAL_GPIO_Init+0x1d8>
 80030f6:	2303      	movs	r3, #3
 80030f8:	e004      	b.n	8003104 <HAL_GPIO_Init+0x1d8>
 80030fa:	2302      	movs	r3, #2
 80030fc:	e002      	b.n	8003104 <HAL_GPIO_Init+0x1d8>
 80030fe:	2301      	movs	r3, #1
 8003100:	e000      	b.n	8003104 <HAL_GPIO_Init+0x1d8>
 8003102:	2300      	movs	r3, #0
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	2103      	movs	r1, #3
 8003108:	400a      	ands	r2, r1
 800310a:	00d2      	lsls	r2, r2, #3
 800310c:	4093      	lsls	r3, r2
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003114:	4936      	ldr	r1, [pc, #216]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	089b      	lsrs	r3, r3, #2
 800311a:	3318      	adds	r3, #24
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003122:	4b33      	ldr	r3, [pc, #204]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	43da      	mvns	r2, r3
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	4013      	ands	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	2380      	movs	r3, #128	@ 0x80
 8003138:	035b      	lsls	r3, r3, #13
 800313a:	4013      	ands	r3, r2
 800313c:	d003      	beq.n	8003146 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4313      	orrs	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003146:	4b2a      	ldr	r3, [pc, #168]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800314c:	4b28      	ldr	r3, [pc, #160]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	43da      	mvns	r2, r3
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	4013      	ands	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	2380      	movs	r3, #128	@ 0x80
 8003162:	039b      	lsls	r3, r3, #14
 8003164:	4013      	ands	r3, r2
 8003166:	d003      	beq.n	8003170 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003170:	4b1f      	ldr	r3, [pc, #124]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003176:	4a1e      	ldr	r2, [pc, #120]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 8003178:	2384      	movs	r3, #132	@ 0x84
 800317a:	58d3      	ldr	r3, [r2, r3]
 800317c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	43da      	mvns	r2, r3
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4013      	ands	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	2380      	movs	r3, #128	@ 0x80
 800318e:	029b      	lsls	r3, r3, #10
 8003190:	4013      	ands	r3, r2
 8003192:	d003      	beq.n	800319c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	4313      	orrs	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800319c:	4914      	ldr	r1, [pc, #80]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 800319e:	2284      	movs	r2, #132	@ 0x84
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80031a4:	4a12      	ldr	r2, [pc, #72]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 80031a6:	2380      	movs	r3, #128	@ 0x80
 80031a8:	58d3      	ldr	r3, [r2, r3]
 80031aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	43da      	mvns	r2, r3
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	4013      	ands	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	2380      	movs	r3, #128	@ 0x80
 80031bc:	025b      	lsls	r3, r3, #9
 80031be:	4013      	ands	r3, r2
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031ca:	4909      	ldr	r1, [pc, #36]	@ (80031f0 <HAL_GPIO_Init+0x2c4>)
 80031cc:	2280      	movs	r2, #128	@ 0x80
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	3301      	adds	r3, #1
 80031d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	40da      	lsrs	r2, r3
 80031e0:	1e13      	subs	r3, r2, #0
 80031e2:	d000      	beq.n	80031e6 <HAL_GPIO_Init+0x2ba>
 80031e4:	e6aa      	b.n	8002f3c <HAL_GPIO_Init+0x10>
  }
}
 80031e6:	46c0      	nop			@ (mov r8, r8)
 80031e8:	46c0      	nop			@ (mov r8, r8)
 80031ea:	46bd      	mov	sp, r7
 80031ec:	b006      	add	sp, #24
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021800 	.word	0x40021800
 80031f4:	50000400 	.word	0x50000400
 80031f8:	50000800 	.word	0x50000800
 80031fc:	50000c00 	.word	0x50000c00
 8003200:	50001000 	.word	0x50001000

08003204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	0008      	movs	r0, r1
 800320e:	0011      	movs	r1, r2
 8003210:	1cbb      	adds	r3, r7, #2
 8003212:	1c02      	adds	r2, r0, #0
 8003214:	801a      	strh	r2, [r3, #0]
 8003216:	1c7b      	adds	r3, r7, #1
 8003218:	1c0a      	adds	r2, r1, #0
 800321a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800321c:	1c7b      	adds	r3, r7, #1
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d004      	beq.n	800322e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003224:	1cbb      	adds	r3, r7, #2
 8003226:	881a      	ldrh	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800322c:	e003      	b.n	8003236 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800322e:	1cbb      	adds	r3, r7, #2
 8003230:	881a      	ldrh	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	46bd      	mov	sp, r7
 800323a:	b002      	add	sp, #8
 800323c:	bd80      	pop	{r7, pc}
	...

08003240 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e08f      	b.n	8003372 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2241      	movs	r2, #65	@ 0x41
 8003256:	5c9b      	ldrb	r3, [r3, r2]
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d107      	bne.n	800326e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2240      	movs	r2, #64	@ 0x40
 8003262:	2100      	movs	r1, #0
 8003264:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	0018      	movs	r0, r3
 800326a:	f7ff fa55 	bl	8002718 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2241      	movs	r2, #65	@ 0x41
 8003272:	2124      	movs	r1, #36	@ 0x24
 8003274:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2101      	movs	r1, #1
 8003282:	438a      	bics	r2, r1
 8003284:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	493b      	ldr	r1, [pc, #236]	@ (800337c <HAL_I2C_Init+0x13c>)
 8003290:	400a      	ands	r2, r1
 8003292:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689a      	ldr	r2, [r3, #8]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4938      	ldr	r1, [pc, #224]	@ (8003380 <HAL_I2C_Init+0x140>)
 80032a0:	400a      	ands	r2, r1
 80032a2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d108      	bne.n	80032be <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2180      	movs	r1, #128	@ 0x80
 80032b6:	0209      	lsls	r1, r1, #8
 80032b8:	430a      	orrs	r2, r1
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	e007      	b.n	80032ce <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2184      	movs	r1, #132	@ 0x84
 80032c8:	0209      	lsls	r1, r1, #8
 80032ca:	430a      	orrs	r2, r1
 80032cc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d109      	bne.n	80032ea <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2180      	movs	r1, #128	@ 0x80
 80032e2:	0109      	lsls	r1, r1, #4
 80032e4:	430a      	orrs	r2, r1
 80032e6:	605a      	str	r2, [r3, #4]
 80032e8:	e007      	b.n	80032fa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4923      	ldr	r1, [pc, #140]	@ (8003384 <HAL_I2C_Init+0x144>)
 80032f6:	400a      	ands	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4920      	ldr	r1, [pc, #128]	@ (8003388 <HAL_I2C_Init+0x148>)
 8003306:	430a      	orrs	r2, r1
 8003308:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	491a      	ldr	r1, [pc, #104]	@ (8003380 <HAL_I2C_Init+0x140>)
 8003316:	400a      	ands	r2, r1
 8003318:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691a      	ldr	r2, [r3, #16]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	431a      	orrs	r2, r3
 8003324:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	430a      	orrs	r2, r1
 8003332:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69d9      	ldr	r1, [r3, #28]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1a      	ldr	r2, [r3, #32]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	430a      	orrs	r2, r1
 8003342:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2101      	movs	r1, #1
 8003350:	430a      	orrs	r2, r1
 8003352:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2241      	movs	r2, #65	@ 0x41
 800335e:	2120      	movs	r1, #32
 8003360:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2242      	movs	r2, #66	@ 0x42
 800336c:	2100      	movs	r1, #0
 800336e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	0018      	movs	r0, r3
 8003374:	46bd      	mov	sp, r7
 8003376:	b002      	add	sp, #8
 8003378:	bd80      	pop	{r7, pc}
 800337a:	46c0      	nop			@ (mov r8, r8)
 800337c:	f0ffffff 	.word	0xf0ffffff
 8003380:	ffff7fff 	.word	0xffff7fff
 8003384:	fffff7ff 	.word	0xfffff7ff
 8003388:	02008000 	.word	0x02008000

0800338c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2241      	movs	r2, #65	@ 0x41
 800339a:	5c9b      	ldrb	r3, [r3, r2]
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b20      	cmp	r3, #32
 80033a0:	d138      	bne.n	8003414 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2240      	movs	r2, #64	@ 0x40
 80033a6:	5c9b      	ldrb	r3, [r3, r2]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e032      	b.n	8003416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2240      	movs	r2, #64	@ 0x40
 80033b4:	2101      	movs	r1, #1
 80033b6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2241      	movs	r2, #65	@ 0x41
 80033bc:	2124      	movs	r1, #36	@ 0x24
 80033be:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2101      	movs	r1, #1
 80033cc:	438a      	bics	r2, r1
 80033ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4911      	ldr	r1, [pc, #68]	@ (8003420 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80033dc:	400a      	ands	r2, r1
 80033de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6819      	ldr	r1, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2101      	movs	r1, #1
 80033fc:	430a      	orrs	r2, r1
 80033fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2241      	movs	r2, #65	@ 0x41
 8003404:	2120      	movs	r1, #32
 8003406:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2240      	movs	r2, #64	@ 0x40
 800340c:	2100      	movs	r1, #0
 800340e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003410:	2300      	movs	r3, #0
 8003412:	e000      	b.n	8003416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003414:	2302      	movs	r3, #2
  }
}
 8003416:	0018      	movs	r0, r3
 8003418:	46bd      	mov	sp, r7
 800341a:	b002      	add	sp, #8
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			@ (mov r8, r8)
 8003420:	ffffefff 	.word	0xffffefff

08003424 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2241      	movs	r2, #65	@ 0x41
 8003432:	5c9b      	ldrb	r3, [r3, r2]
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b20      	cmp	r3, #32
 8003438:	d139      	bne.n	80034ae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2240      	movs	r2, #64	@ 0x40
 800343e:	5c9b      	ldrb	r3, [r3, r2]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d101      	bne.n	8003448 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003444:	2302      	movs	r3, #2
 8003446:	e033      	b.n	80034b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2240      	movs	r2, #64	@ 0x40
 800344c:	2101      	movs	r1, #1
 800344e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2241      	movs	r2, #65	@ 0x41
 8003454:	2124      	movs	r1, #36	@ 0x24
 8003456:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2101      	movs	r1, #1
 8003464:	438a      	bics	r2, r1
 8003466:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4a11      	ldr	r2, [pc, #68]	@ (80034b8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003474:	4013      	ands	r3, r2
 8003476:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	021b      	lsls	r3, r3, #8
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	4313      	orrs	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2101      	movs	r1, #1
 8003496:	430a      	orrs	r2, r1
 8003498:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2241      	movs	r2, #65	@ 0x41
 800349e:	2120      	movs	r1, #32
 80034a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2240      	movs	r2, #64	@ 0x40
 80034a6:	2100      	movs	r1, #0
 80034a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80034aa:	2300      	movs	r3, #0
 80034ac:	e000      	b.n	80034b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034ae:	2302      	movs	r3, #2
  }
}
 80034b0:	0018      	movs	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	b004      	add	sp, #16
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	fffff0ff 	.word	0xfffff0ff

080034bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80034c4:	4b19      	ldr	r3, [pc, #100]	@ (800352c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a19      	ldr	r2, [pc, #100]	@ (8003530 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	0019      	movs	r1, r3
 80034ce:	4b17      	ldr	r3, [pc, #92]	@ (800352c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	429a      	cmp	r2, r3
 80034de:	d11f      	bne.n	8003520 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80034e0:	4b14      	ldr	r3, [pc, #80]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	0013      	movs	r3, r2
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	189b      	adds	r3, r3, r2
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	4912      	ldr	r1, [pc, #72]	@ (8003538 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80034ee:	0018      	movs	r0, r3
 80034f0:	f7fc fe1c 	bl	800012c <__udivsi3>
 80034f4:	0003      	movs	r3, r0
 80034f6:	3301      	adds	r3, #1
 80034f8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034fa:	e008      	b.n	800350e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	3b01      	subs	r3, #1
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	e001      	b.n	800350e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e009      	b.n	8003522 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800350e:	4b07      	ldr	r3, [pc, #28]	@ (800352c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	2380      	movs	r3, #128	@ 0x80
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	401a      	ands	r2, r3
 8003518:	2380      	movs	r3, #128	@ 0x80
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	429a      	cmp	r2, r3
 800351e:	d0ed      	beq.n	80034fc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	0018      	movs	r0, r3
 8003524:	46bd      	mov	sp, r7
 8003526:	b004      	add	sp, #16
 8003528:	bd80      	pop	{r7, pc}
 800352a:	46c0      	nop			@ (mov r8, r8)
 800352c:	40007000 	.word	0x40007000
 8003530:	fffff9ff 	.word	0xfffff9ff
 8003534:	20000000 	.word	0x20000000
 8003538:	000f4240 	.word	0x000f4240

0800353c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003540:	4b03      	ldr	r3, [pc, #12]	@ (8003550 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	23e0      	movs	r3, #224	@ 0xe0
 8003546:	01db      	lsls	r3, r3, #7
 8003548:	4013      	ands	r3, r2
}
 800354a:	0018      	movs	r0, r3
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40021000 	.word	0x40021000

08003554 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b088      	sub	sp, #32
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d102      	bne.n	8003568 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	f000 fb50 	bl	8003c08 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2201      	movs	r2, #1
 800356e:	4013      	ands	r3, r2
 8003570:	d100      	bne.n	8003574 <HAL_RCC_OscConfig+0x20>
 8003572:	e07c      	b.n	800366e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003574:	4bc3      	ldr	r3, [pc, #780]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	2238      	movs	r2, #56	@ 0x38
 800357a:	4013      	ands	r3, r2
 800357c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800357e:	4bc1      	ldr	r3, [pc, #772]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	2203      	movs	r2, #3
 8003584:	4013      	ands	r3, r2
 8003586:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003588:	69bb      	ldr	r3, [r7, #24]
 800358a:	2b10      	cmp	r3, #16
 800358c:	d102      	bne.n	8003594 <HAL_RCC_OscConfig+0x40>
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	2b03      	cmp	r3, #3
 8003592:	d002      	beq.n	800359a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	2b08      	cmp	r3, #8
 8003598:	d10b      	bne.n	80035b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800359a:	4bba      	ldr	r3, [pc, #744]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	2380      	movs	r3, #128	@ 0x80
 80035a0:	029b      	lsls	r3, r3, #10
 80035a2:	4013      	ands	r3, r2
 80035a4:	d062      	beq.n	800366c <HAL_RCC_OscConfig+0x118>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d15e      	bne.n	800366c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e32a      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	2380      	movs	r3, #128	@ 0x80
 80035b8:	025b      	lsls	r3, r3, #9
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d107      	bne.n	80035ce <HAL_RCC_OscConfig+0x7a>
 80035be:	4bb1      	ldr	r3, [pc, #708]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	4bb0      	ldr	r3, [pc, #704]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035c4:	2180      	movs	r1, #128	@ 0x80
 80035c6:	0249      	lsls	r1, r1, #9
 80035c8:	430a      	orrs	r2, r1
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	e020      	b.n	8003610 <HAL_RCC_OscConfig+0xbc>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	23a0      	movs	r3, #160	@ 0xa0
 80035d4:	02db      	lsls	r3, r3, #11
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d10e      	bne.n	80035f8 <HAL_RCC_OscConfig+0xa4>
 80035da:	4baa      	ldr	r3, [pc, #680]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	4ba9      	ldr	r3, [pc, #676]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035e0:	2180      	movs	r1, #128	@ 0x80
 80035e2:	02c9      	lsls	r1, r1, #11
 80035e4:	430a      	orrs	r2, r1
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	4ba6      	ldr	r3, [pc, #664]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	4ba5      	ldr	r3, [pc, #660]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035ee:	2180      	movs	r1, #128	@ 0x80
 80035f0:	0249      	lsls	r1, r1, #9
 80035f2:	430a      	orrs	r2, r1
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	e00b      	b.n	8003610 <HAL_RCC_OscConfig+0xbc>
 80035f8:	4ba2      	ldr	r3, [pc, #648]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	4ba1      	ldr	r3, [pc, #644]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80035fe:	49a2      	ldr	r1, [pc, #648]	@ (8003888 <HAL_RCC_OscConfig+0x334>)
 8003600:	400a      	ands	r2, r1
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	4b9f      	ldr	r3, [pc, #636]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4b9e      	ldr	r3, [pc, #632]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800360a:	49a0      	ldr	r1, [pc, #640]	@ (800388c <HAL_RCC_OscConfig+0x338>)
 800360c:	400a      	ands	r2, r1
 800360e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d014      	beq.n	8003642 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003618:	f7ff fb90 	bl	8002d3c <HAL_GetTick>
 800361c:	0003      	movs	r3, r0
 800361e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003622:	f7ff fb8b 	bl	8002d3c <HAL_GetTick>
 8003626:	0002      	movs	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b64      	cmp	r3, #100	@ 0x64
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e2e9      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003634:	4b93      	ldr	r3, [pc, #588]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	2380      	movs	r3, #128	@ 0x80
 800363a:	029b      	lsls	r3, r3, #10
 800363c:	4013      	ands	r3, r2
 800363e:	d0f0      	beq.n	8003622 <HAL_RCC_OscConfig+0xce>
 8003640:	e015      	b.n	800366e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003642:	f7ff fb7b 	bl	8002d3c <HAL_GetTick>
 8003646:	0003      	movs	r3, r0
 8003648:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800364c:	f7ff fb76 	bl	8002d3c <HAL_GetTick>
 8003650:	0002      	movs	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b64      	cmp	r3, #100	@ 0x64
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e2d4      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800365e:	4b89      	ldr	r3, [pc, #548]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	2380      	movs	r3, #128	@ 0x80
 8003664:	029b      	lsls	r3, r3, #10
 8003666:	4013      	ands	r3, r2
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0xf8>
 800366a:	e000      	b.n	800366e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800366c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2202      	movs	r2, #2
 8003674:	4013      	ands	r3, r2
 8003676:	d100      	bne.n	800367a <HAL_RCC_OscConfig+0x126>
 8003678:	e099      	b.n	80037ae <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800367a:	4b82      	ldr	r3, [pc, #520]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2238      	movs	r2, #56	@ 0x38
 8003680:	4013      	ands	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003684:	4b7f      	ldr	r3, [pc, #508]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	2203      	movs	r2, #3
 800368a:	4013      	ands	r3, r2
 800368c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	2b10      	cmp	r3, #16
 8003692:	d102      	bne.n	800369a <HAL_RCC_OscConfig+0x146>
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d002      	beq.n	80036a0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d135      	bne.n	800370c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036a0:	4b78      	ldr	r3, [pc, #480]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	2380      	movs	r3, #128	@ 0x80
 80036a6:	00db      	lsls	r3, r3, #3
 80036a8:	4013      	ands	r3, r2
 80036aa:	d005      	beq.n	80036b8 <HAL_RCC_OscConfig+0x164>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e2a7      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b8:	4b72      	ldr	r3, [pc, #456]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	4a74      	ldr	r2, [pc, #464]	@ (8003890 <HAL_RCC_OscConfig+0x33c>)
 80036be:	4013      	ands	r3, r2
 80036c0:	0019      	movs	r1, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	021a      	lsls	r2, r3, #8
 80036c8:	4b6e      	ldr	r3, [pc, #440]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80036ca:	430a      	orrs	r2, r1
 80036cc:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d112      	bne.n	80036fa <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80036d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a6e      	ldr	r2, [pc, #440]	@ (8003894 <HAL_RCC_OscConfig+0x340>)
 80036da:	4013      	ands	r3, r2
 80036dc:	0019      	movs	r1, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	4b68      	ldr	r3, [pc, #416]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80036e4:	430a      	orrs	r2, r1
 80036e6:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80036e8:	4b66      	ldr	r3, [pc, #408]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	0adb      	lsrs	r3, r3, #11
 80036ee:	2207      	movs	r2, #7
 80036f0:	4013      	ands	r3, r2
 80036f2:	4a69      	ldr	r2, [pc, #420]	@ (8003898 <HAL_RCC_OscConfig+0x344>)
 80036f4:	40da      	lsrs	r2, r3
 80036f6:	4b69      	ldr	r3, [pc, #420]	@ (800389c <HAL_RCC_OscConfig+0x348>)
 80036f8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80036fa:	4b69      	ldr	r3, [pc, #420]	@ (80038a0 <HAL_RCC_OscConfig+0x34c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	0018      	movs	r0, r3
 8003700:	f7ff fac0 	bl	8002c84 <HAL_InitTick>
 8003704:	1e03      	subs	r3, r0, #0
 8003706:	d051      	beq.n	80037ac <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e27d      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d030      	beq.n	8003776 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003714:	4b5b      	ldr	r3, [pc, #364]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a5e      	ldr	r2, [pc, #376]	@ (8003894 <HAL_RCC_OscConfig+0x340>)
 800371a:	4013      	ands	r3, r2
 800371c:	0019      	movs	r1, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691a      	ldr	r2, [r3, #16]
 8003722:	4b58      	ldr	r3, [pc, #352]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003724:	430a      	orrs	r2, r1
 8003726:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003728:	4b56      	ldr	r3, [pc, #344]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	4b55      	ldr	r3, [pc, #340]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800372e:	2180      	movs	r1, #128	@ 0x80
 8003730:	0049      	lsls	r1, r1, #1
 8003732:	430a      	orrs	r2, r1
 8003734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003736:	f7ff fb01 	bl	8002d3c <HAL_GetTick>
 800373a:	0003      	movs	r3, r0
 800373c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003740:	f7ff fafc 	bl	8002d3c <HAL_GetTick>
 8003744:	0002      	movs	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e25a      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003752:	4b4c      	ldr	r3, [pc, #304]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	2380      	movs	r3, #128	@ 0x80
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4013      	ands	r3, r2
 800375c:	d0f0      	beq.n	8003740 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800375e:	4b49      	ldr	r3, [pc, #292]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	4a4b      	ldr	r2, [pc, #300]	@ (8003890 <HAL_RCC_OscConfig+0x33c>)
 8003764:	4013      	ands	r3, r2
 8003766:	0019      	movs	r1, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	021a      	lsls	r2, r3, #8
 800376e:	4b45      	ldr	r3, [pc, #276]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003770:	430a      	orrs	r2, r1
 8003772:	605a      	str	r2, [r3, #4]
 8003774:	e01b      	b.n	80037ae <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003776:	4b43      	ldr	r3, [pc, #268]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	4b42      	ldr	r3, [pc, #264]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800377c:	4949      	ldr	r1, [pc, #292]	@ (80038a4 <HAL_RCC_OscConfig+0x350>)
 800377e:	400a      	ands	r2, r1
 8003780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003782:	f7ff fadb 	bl	8002d3c <HAL_GetTick>
 8003786:	0003      	movs	r3, r0
 8003788:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800378c:	f7ff fad6 	bl	8002d3c <HAL_GetTick>
 8003790:	0002      	movs	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e234      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800379e:	4b39      	ldr	r3, [pc, #228]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	2380      	movs	r3, #128	@ 0x80
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	4013      	ands	r3, r2
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x238>
 80037aa:	e000      	b.n	80037ae <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037ac:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2208      	movs	r2, #8
 80037b4:	4013      	ands	r3, r2
 80037b6:	d047      	beq.n	8003848 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80037b8:	4b32      	ldr	r3, [pc, #200]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2238      	movs	r2, #56	@ 0x38
 80037be:	4013      	ands	r3, r2
 80037c0:	2b18      	cmp	r3, #24
 80037c2:	d10a      	bne.n	80037da <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80037c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80037c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c8:	2202      	movs	r2, #2
 80037ca:	4013      	ands	r3, r2
 80037cc:	d03c      	beq.n	8003848 <HAL_RCC_OscConfig+0x2f4>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d138      	bne.n	8003848 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e216      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d019      	beq.n	8003816 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80037e2:	4b28      	ldr	r3, [pc, #160]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80037e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80037e6:	4b27      	ldr	r3, [pc, #156]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 80037e8:	2101      	movs	r1, #1
 80037ea:	430a      	orrs	r2, r1
 80037ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ee:	f7ff faa5 	bl	8002d3c <HAL_GetTick>
 80037f2:	0003      	movs	r3, r0
 80037f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037f6:	e008      	b.n	800380a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037f8:	f7ff faa0 	bl	8002d3c <HAL_GetTick>
 80037fc:	0002      	movs	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b02      	cmp	r3, #2
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e1fe      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800380a:	4b1e      	ldr	r3, [pc, #120]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800380c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800380e:	2202      	movs	r2, #2
 8003810:	4013      	ands	r3, r2
 8003812:	d0f1      	beq.n	80037f8 <HAL_RCC_OscConfig+0x2a4>
 8003814:	e018      	b.n	8003848 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003816:	4b1b      	ldr	r3, [pc, #108]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003818:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800381a:	4b1a      	ldr	r3, [pc, #104]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800381c:	2101      	movs	r1, #1
 800381e:	438a      	bics	r2, r1
 8003820:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003822:	f7ff fa8b 	bl	8002d3c <HAL_GetTick>
 8003826:	0003      	movs	r3, r0
 8003828:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800382c:	f7ff fa86 	bl	8002d3c <HAL_GetTick>
 8003830:	0002      	movs	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e1e4      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800383e:	4b11      	ldr	r3, [pc, #68]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 8003840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003842:	2202      	movs	r2, #2
 8003844:	4013      	ands	r3, r2
 8003846:	d1f1      	bne.n	800382c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2204      	movs	r2, #4
 800384e:	4013      	ands	r3, r2
 8003850:	d100      	bne.n	8003854 <HAL_RCC_OscConfig+0x300>
 8003852:	e0c7      	b.n	80039e4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003854:	231f      	movs	r3, #31
 8003856:	18fb      	adds	r3, r7, r3
 8003858:	2200      	movs	r2, #0
 800385a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800385c:	4b09      	ldr	r3, [pc, #36]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	2238      	movs	r2, #56	@ 0x38
 8003862:	4013      	ands	r3, r2
 8003864:	2b20      	cmp	r3, #32
 8003866:	d11f      	bne.n	80038a8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003868:	4b06      	ldr	r3, [pc, #24]	@ (8003884 <HAL_RCC_OscConfig+0x330>)
 800386a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386c:	2202      	movs	r2, #2
 800386e:	4013      	ands	r3, r2
 8003870:	d100      	bne.n	8003874 <HAL_RCC_OscConfig+0x320>
 8003872:	e0b7      	b.n	80039e4 <HAL_RCC_OscConfig+0x490>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d000      	beq.n	800387e <HAL_RCC_OscConfig+0x32a>
 800387c:	e0b2      	b.n	80039e4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e1c2      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
 8003882:	46c0      	nop			@ (mov r8, r8)
 8003884:	40021000 	.word	0x40021000
 8003888:	fffeffff 	.word	0xfffeffff
 800388c:	fffbffff 	.word	0xfffbffff
 8003890:	ffff80ff 	.word	0xffff80ff
 8003894:	ffffc7ff 	.word	0xffffc7ff
 8003898:	00f42400 	.word	0x00f42400
 800389c:	20000000 	.word	0x20000000
 80038a0:	20000004 	.word	0x20000004
 80038a4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038a8:	4bb5      	ldr	r3, [pc, #724]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80038aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038ac:	2380      	movs	r3, #128	@ 0x80
 80038ae:	055b      	lsls	r3, r3, #21
 80038b0:	4013      	ands	r3, r2
 80038b2:	d101      	bne.n	80038b8 <HAL_RCC_OscConfig+0x364>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <HAL_RCC_OscConfig+0x366>
 80038b8:	2300      	movs	r3, #0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d011      	beq.n	80038e2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80038be:	4bb0      	ldr	r3, [pc, #704]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80038c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038c2:	4baf      	ldr	r3, [pc, #700]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80038c4:	2180      	movs	r1, #128	@ 0x80
 80038c6:	0549      	lsls	r1, r1, #21
 80038c8:	430a      	orrs	r2, r1
 80038ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80038cc:	4bac      	ldr	r3, [pc, #688]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80038ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038d0:	2380      	movs	r3, #128	@ 0x80
 80038d2:	055b      	lsls	r3, r3, #21
 80038d4:	4013      	ands	r3, r2
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80038da:	231f      	movs	r3, #31
 80038dc:	18fb      	adds	r3, r7, r3
 80038de:	2201      	movs	r2, #1
 80038e0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038e2:	4ba8      	ldr	r3, [pc, #672]	@ (8003b84 <HAL_RCC_OscConfig+0x630>)
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	2380      	movs	r3, #128	@ 0x80
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	4013      	ands	r3, r2
 80038ec:	d11a      	bne.n	8003924 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038ee:	4ba5      	ldr	r3, [pc, #660]	@ (8003b84 <HAL_RCC_OscConfig+0x630>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	4ba4      	ldr	r3, [pc, #656]	@ (8003b84 <HAL_RCC_OscConfig+0x630>)
 80038f4:	2180      	movs	r1, #128	@ 0x80
 80038f6:	0049      	lsls	r1, r1, #1
 80038f8:	430a      	orrs	r2, r1
 80038fa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80038fc:	f7ff fa1e 	bl	8002d3c <HAL_GetTick>
 8003900:	0003      	movs	r3, r0
 8003902:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003906:	f7ff fa19 	bl	8002d3c <HAL_GetTick>
 800390a:	0002      	movs	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e177      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003918:	4b9a      	ldr	r3, [pc, #616]	@ (8003b84 <HAL_RCC_OscConfig+0x630>)
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	2380      	movs	r3, #128	@ 0x80
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	4013      	ands	r3, r2
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d106      	bne.n	800393a <HAL_RCC_OscConfig+0x3e6>
 800392c:	4b94      	ldr	r3, [pc, #592]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 800392e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003930:	4b93      	ldr	r3, [pc, #588]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003932:	2101      	movs	r1, #1
 8003934:	430a      	orrs	r2, r1
 8003936:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003938:	e01c      	b.n	8003974 <HAL_RCC_OscConfig+0x420>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	2b05      	cmp	r3, #5
 8003940:	d10c      	bne.n	800395c <HAL_RCC_OscConfig+0x408>
 8003942:	4b8f      	ldr	r3, [pc, #572]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003944:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003946:	4b8e      	ldr	r3, [pc, #568]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003948:	2104      	movs	r1, #4
 800394a:	430a      	orrs	r2, r1
 800394c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800394e:	4b8c      	ldr	r3, [pc, #560]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003950:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003952:	4b8b      	ldr	r3, [pc, #556]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003954:	2101      	movs	r1, #1
 8003956:	430a      	orrs	r2, r1
 8003958:	65da      	str	r2, [r3, #92]	@ 0x5c
 800395a:	e00b      	b.n	8003974 <HAL_RCC_OscConfig+0x420>
 800395c:	4b88      	ldr	r3, [pc, #544]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 800395e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003960:	4b87      	ldr	r3, [pc, #540]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003962:	2101      	movs	r1, #1
 8003964:	438a      	bics	r2, r1
 8003966:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003968:	4b85      	ldr	r3, [pc, #532]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 800396a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800396c:	4b84      	ldr	r3, [pc, #528]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 800396e:	2104      	movs	r1, #4
 8003970:	438a      	bics	r2, r1
 8003972:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d014      	beq.n	80039a6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397c:	f7ff f9de 	bl	8002d3c <HAL_GetTick>
 8003980:	0003      	movs	r3, r0
 8003982:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003984:	e009      	b.n	800399a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003986:	f7ff f9d9 	bl	8002d3c <HAL_GetTick>
 800398a:	0002      	movs	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	4a7d      	ldr	r2, [pc, #500]	@ (8003b88 <HAL_RCC_OscConfig+0x634>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e136      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800399a:	4b79      	ldr	r3, [pc, #484]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 800399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399e:	2202      	movs	r2, #2
 80039a0:	4013      	ands	r3, r2
 80039a2:	d0f0      	beq.n	8003986 <HAL_RCC_OscConfig+0x432>
 80039a4:	e013      	b.n	80039ce <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a6:	f7ff f9c9 	bl	8002d3c <HAL_GetTick>
 80039aa:	0003      	movs	r3, r0
 80039ac:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039ae:	e009      	b.n	80039c4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b0:	f7ff f9c4 	bl	8002d3c <HAL_GetTick>
 80039b4:	0002      	movs	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	4a73      	ldr	r2, [pc, #460]	@ (8003b88 <HAL_RCC_OscConfig+0x634>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d901      	bls.n	80039c4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e121      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039c4:	4b6e      	ldr	r3, [pc, #440]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80039c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c8:	2202      	movs	r2, #2
 80039ca:	4013      	ands	r3, r2
 80039cc:	d1f0      	bne.n	80039b0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80039ce:	231f      	movs	r3, #31
 80039d0:	18fb      	adds	r3, r7, r3
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d105      	bne.n	80039e4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80039d8:	4b69      	ldr	r3, [pc, #420]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80039da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039dc:	4b68      	ldr	r3, [pc, #416]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80039de:	496b      	ldr	r1, [pc, #428]	@ (8003b8c <HAL_RCC_OscConfig+0x638>)
 80039e0:	400a      	ands	r2, r1
 80039e2:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2220      	movs	r2, #32
 80039ea:	4013      	ands	r3, r2
 80039ec:	d039      	beq.n	8003a62 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d01b      	beq.n	8003a2e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039f6:	4b62      	ldr	r3, [pc, #392]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	4b61      	ldr	r3, [pc, #388]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 80039fc:	2180      	movs	r1, #128	@ 0x80
 80039fe:	03c9      	lsls	r1, r1, #15
 8003a00:	430a      	orrs	r2, r1
 8003a02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a04:	f7ff f99a 	bl	8002d3c <HAL_GetTick>
 8003a08:	0003      	movs	r3, r0
 8003a0a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a0c:	e008      	b.n	8003a20 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a0e:	f7ff f995 	bl	8002d3c <HAL_GetTick>
 8003a12:	0002      	movs	r2, r0
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e0f3      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a20:	4b57      	ldr	r3, [pc, #348]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	2380      	movs	r3, #128	@ 0x80
 8003a26:	041b      	lsls	r3, r3, #16
 8003a28:	4013      	ands	r3, r2
 8003a2a:	d0f0      	beq.n	8003a0e <HAL_RCC_OscConfig+0x4ba>
 8003a2c:	e019      	b.n	8003a62 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a2e:	4b54      	ldr	r3, [pc, #336]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	4b53      	ldr	r3, [pc, #332]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003a34:	4956      	ldr	r1, [pc, #344]	@ (8003b90 <HAL_RCC_OscConfig+0x63c>)
 8003a36:	400a      	ands	r2, r1
 8003a38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a3a:	f7ff f97f 	bl	8002d3c <HAL_GetTick>
 8003a3e:	0003      	movs	r3, r0
 8003a40:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a44:	f7ff f97a 	bl	8002d3c <HAL_GetTick>
 8003a48:	0002      	movs	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e0d8      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a56:	4b4a      	ldr	r3, [pc, #296]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	2380      	movs	r3, #128	@ 0x80
 8003a5c:	041b      	lsls	r3, r3, #16
 8003a5e:	4013      	ands	r3, r2
 8003a60:	d1f0      	bne.n	8003a44 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d100      	bne.n	8003a6c <HAL_RCC_OscConfig+0x518>
 8003a6a:	e0cc      	b.n	8003c06 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a6c:	4b44      	ldr	r3, [pc, #272]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2238      	movs	r2, #56	@ 0x38
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b10      	cmp	r3, #16
 8003a76:	d100      	bne.n	8003a7a <HAL_RCC_OscConfig+0x526>
 8003a78:	e07b      	b.n	8003b72 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d156      	bne.n	8003b30 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a82:	4b3f      	ldr	r3, [pc, #252]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	4b3e      	ldr	r3, [pc, #248]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003a88:	4942      	ldr	r1, [pc, #264]	@ (8003b94 <HAL_RCC_OscConfig+0x640>)
 8003a8a:	400a      	ands	r2, r1
 8003a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a8e:	f7ff f955 	bl	8002d3c <HAL_GetTick>
 8003a92:	0003      	movs	r3, r0
 8003a94:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a98:	f7ff f950 	bl	8002d3c <HAL_GetTick>
 8003a9c:	0002      	movs	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e0ae      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aaa:	4b35      	ldr	r3, [pc, #212]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	2380      	movs	r3, #128	@ 0x80
 8003ab0:	049b      	lsls	r3, r3, #18
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	d1f0      	bne.n	8003a98 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ab6:	4b32      	ldr	r3, [pc, #200]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	4a37      	ldr	r2, [pc, #220]	@ (8003b98 <HAL_RCC_OscConfig+0x644>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	0019      	movs	r1, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ace:	021b      	lsls	r3, r3, #8
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003adc:	431a      	orrs	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	4b26      	ldr	r3, [pc, #152]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003aea:	4b25      	ldr	r3, [pc, #148]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	4b24      	ldr	r3, [pc, #144]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003af0:	2180      	movs	r1, #128	@ 0x80
 8003af2:	0449      	lsls	r1, r1, #17
 8003af4:	430a      	orrs	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003af8:	4b21      	ldr	r3, [pc, #132]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	4b20      	ldr	r3, [pc, #128]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003afe:	2180      	movs	r1, #128	@ 0x80
 8003b00:	0549      	lsls	r1, r1, #21
 8003b02:	430a      	orrs	r2, r1
 8003b04:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b06:	f7ff f919 	bl	8002d3c <HAL_GetTick>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b10:	f7ff f914 	bl	8002d3c <HAL_GetTick>
 8003b14:	0002      	movs	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e072      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b22:	4b17      	ldr	r3, [pc, #92]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	2380      	movs	r3, #128	@ 0x80
 8003b28:	049b      	lsls	r3, r3, #18
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	d0f0      	beq.n	8003b10 <HAL_RCC_OscConfig+0x5bc>
 8003b2e:	e06a      	b.n	8003c06 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b30:	4b13      	ldr	r3, [pc, #76]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	4b12      	ldr	r3, [pc, #72]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003b36:	4917      	ldr	r1, [pc, #92]	@ (8003b94 <HAL_RCC_OscConfig+0x640>)
 8003b38:	400a      	ands	r2, r1
 8003b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3c:	f7ff f8fe 	bl	8002d3c <HAL_GetTick>
 8003b40:	0003      	movs	r3, r0
 8003b42:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b46:	f7ff f8f9 	bl	8002d3c <HAL_GetTick>
 8003b4a:	0002      	movs	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e057      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b58:	4b09      	ldr	r3, [pc, #36]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	2380      	movs	r3, #128	@ 0x80
 8003b5e:	049b      	lsls	r3, r3, #18
 8003b60:	4013      	ands	r3, r2
 8003b62:	d1f0      	bne.n	8003b46 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003b64:	4b06      	ldr	r3, [pc, #24]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	4b05      	ldr	r3, [pc, #20]	@ (8003b80 <HAL_RCC_OscConfig+0x62c>)
 8003b6a:	490c      	ldr	r1, [pc, #48]	@ (8003b9c <HAL_RCC_OscConfig+0x648>)
 8003b6c:	400a      	ands	r2, r1
 8003b6e:	60da      	str	r2, [r3, #12]
 8003b70:	e049      	b.n	8003c06 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d112      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e044      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
 8003b7e:	46c0      	nop			@ (mov r8, r8)
 8003b80:	40021000 	.word	0x40021000
 8003b84:	40007000 	.word	0x40007000
 8003b88:	00001388 	.word	0x00001388
 8003b8c:	efffffff 	.word	0xefffffff
 8003b90:	ffbfffff 	.word	0xffbfffff
 8003b94:	feffffff 	.word	0xfeffffff
 8003b98:	11c1808c 	.word	0x11c1808c
 8003b9c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_RCC_OscConfig+0x6bc>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2203      	movs	r2, #3
 8003baa:	401a      	ands	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d126      	bne.n	8003c02 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2270      	movs	r2, #112	@ 0x70
 8003bb8:	401a      	ands	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d11f      	bne.n	8003c02 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	23fe      	movs	r3, #254	@ 0xfe
 8003bc6:	01db      	lsls	r3, r3, #7
 8003bc8:	401a      	ands	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bce:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d116      	bne.n	8003c02 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	23f8      	movs	r3, #248	@ 0xf8
 8003bd8:	039b      	lsls	r3, r3, #14
 8003bda:	401a      	ands	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d10e      	bne.n	8003c02 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	23e0      	movs	r3, #224	@ 0xe0
 8003be8:	051b      	lsls	r3, r3, #20
 8003bea:	401a      	ands	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d106      	bne.n	8003c02 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	0f5b      	lsrs	r3, r3, #29
 8003bf8:	075a      	lsls	r2, r3, #29
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d001      	beq.n	8003c06 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	0018      	movs	r0, r3
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b008      	add	sp, #32
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	40021000 	.word	0x40021000

08003c14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e0e9      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c28:	4b76      	ldr	r3, [pc, #472]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2207      	movs	r2, #7
 8003c2e:	4013      	ands	r3, r2
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d91e      	bls.n	8003c74 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c36:	4b73      	ldr	r3, [pc, #460]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2207      	movs	r2, #7
 8003c3c:	4393      	bics	r3, r2
 8003c3e:	0019      	movs	r1, r3
 8003c40:	4b70      	ldr	r3, [pc, #448]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c48:	f7ff f878 	bl	8002d3c <HAL_GetTick>
 8003c4c:	0003      	movs	r3, r0
 8003c4e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c50:	e009      	b.n	8003c66 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c52:	f7ff f873 	bl	8002d3c <HAL_GetTick>
 8003c56:	0002      	movs	r2, r0
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8003e08 <HAL_RCC_ClockConfig+0x1f4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e0ca      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c66:	4b67      	ldr	r3, [pc, #412]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2207      	movs	r2, #7
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d1ee      	bne.n	8003c52 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2202      	movs	r2, #2
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	d015      	beq.n	8003caa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2204      	movs	r2, #4
 8003c84:	4013      	ands	r3, r2
 8003c86:	d006      	beq.n	8003c96 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003c88:	4b60      	ldr	r3, [pc, #384]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	4b5f      	ldr	r3, [pc, #380]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003c8e:	21e0      	movs	r1, #224	@ 0xe0
 8003c90:	01c9      	lsls	r1, r1, #7
 8003c92:	430a      	orrs	r2, r1
 8003c94:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c96:	4b5d      	ldr	r3, [pc, #372]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	4a5d      	ldr	r2, [pc, #372]	@ (8003e10 <HAL_RCC_ClockConfig+0x1fc>)
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	0019      	movs	r1, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	4b59      	ldr	r3, [pc, #356]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	d057      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d107      	bne.n	8003ccc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cbc:	4b53      	ldr	r3, [pc, #332]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	2380      	movs	r3, #128	@ 0x80
 8003cc2:	029b      	lsls	r3, r3, #10
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	d12b      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e097      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d107      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cd4:	4b4d      	ldr	r3, [pc, #308]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	2380      	movs	r3, #128	@ 0x80
 8003cda:	049b      	lsls	r3, r3, #18
 8003cdc:	4013      	ands	r3, r2
 8003cde:	d11f      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e08b      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d107      	bne.n	8003cfc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cec:	4b47      	ldr	r3, [pc, #284]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	2380      	movs	r3, #128	@ 0x80
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d113      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e07f      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d106      	bne.n	8003d12 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d04:	4b41      	ldr	r3, [pc, #260]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d08:	2202      	movs	r2, #2
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d108      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e074      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d12:	4b3e      	ldr	r3, [pc, #248]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d16:	2202      	movs	r2, #2
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d101      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e06d      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d20:	4b3a      	ldr	r3, [pc, #232]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	2207      	movs	r2, #7
 8003d26:	4393      	bics	r3, r2
 8003d28:	0019      	movs	r1, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	4b37      	ldr	r3, [pc, #220]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003d30:	430a      	orrs	r2, r1
 8003d32:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d34:	f7ff f802 	bl	8002d3c <HAL_GetTick>
 8003d38:	0003      	movs	r3, r0
 8003d3a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d3c:	e009      	b.n	8003d52 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d3e:	f7fe fffd 	bl	8002d3c <HAL_GetTick>
 8003d42:	0002      	movs	r2, r0
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	4a2f      	ldr	r2, [pc, #188]	@ (8003e08 <HAL_RCC_ClockConfig+0x1f4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e054      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d52:	4b2e      	ldr	r3, [pc, #184]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	2238      	movs	r2, #56	@ 0x38
 8003d58:	401a      	ands	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d1ec      	bne.n	8003d3e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d64:	4b27      	ldr	r3, [pc, #156]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2207      	movs	r2, #7
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d21e      	bcs.n	8003db0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d72:	4b24      	ldr	r3, [pc, #144]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2207      	movs	r2, #7
 8003d78:	4393      	bics	r3, r2
 8003d7a:	0019      	movs	r1, r3
 8003d7c:	4b21      	ldr	r3, [pc, #132]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d84:	f7fe ffda 	bl	8002d3c <HAL_GetTick>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d8c:	e009      	b.n	8003da2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d8e:	f7fe ffd5 	bl	8002d3c <HAL_GetTick>
 8003d92:	0002      	movs	r2, r0
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	4a1b      	ldr	r2, [pc, #108]	@ (8003e08 <HAL_RCC_ClockConfig+0x1f4>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e02c      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003da2:	4b18      	ldr	r3, [pc, #96]	@ (8003e04 <HAL_RCC_ClockConfig+0x1f0>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2207      	movs	r2, #7
 8003da8:	4013      	ands	r3, r2
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d1ee      	bne.n	8003d8e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2204      	movs	r2, #4
 8003db6:	4013      	ands	r3, r2
 8003db8:	d009      	beq.n	8003dce <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003dba:	4b14      	ldr	r3, [pc, #80]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	4a15      	ldr	r2, [pc, #84]	@ (8003e14 <HAL_RCC_ClockConfig+0x200>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	0019      	movs	r1, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68da      	ldr	r2, [r3, #12]
 8003dc8:	4b10      	ldr	r3, [pc, #64]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003dce:	f000 f829 	bl	8003e24 <HAL_RCC_GetSysClockFreq>
 8003dd2:	0001      	movs	r1, r0
 8003dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8003e0c <HAL_RCC_ClockConfig+0x1f8>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	0a1b      	lsrs	r3, r3, #8
 8003dda:	220f      	movs	r2, #15
 8003ddc:	401a      	ands	r2, r3
 8003dde:	4b0e      	ldr	r3, [pc, #56]	@ (8003e18 <HAL_RCC_ClockConfig+0x204>)
 8003de0:	0092      	lsls	r2, r2, #2
 8003de2:	58d3      	ldr	r3, [r2, r3]
 8003de4:	221f      	movs	r2, #31
 8003de6:	4013      	ands	r3, r2
 8003de8:	000a      	movs	r2, r1
 8003dea:	40da      	lsrs	r2, r3
 8003dec:	4b0b      	ldr	r3, [pc, #44]	@ (8003e1c <HAL_RCC_ClockConfig+0x208>)
 8003dee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003df0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e20 <HAL_RCC_ClockConfig+0x20c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	0018      	movs	r0, r3
 8003df6:	f7fe ff45 	bl	8002c84 <HAL_InitTick>
 8003dfa:	0003      	movs	r3, r0
}
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	b004      	add	sp, #16
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	40022000 	.word	0x40022000
 8003e08:	00001388 	.word	0x00001388
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	fffff0ff 	.word	0xfffff0ff
 8003e14:	ffff8fff 	.word	0xffff8fff
 8003e18:	080080fc 	.word	0x080080fc
 8003e1c:	20000000 	.word	0x20000000
 8003e20:	20000004 	.word	0x20000004

08003e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	2238      	movs	r2, #56	@ 0x38
 8003e30:	4013      	ands	r3, r2
 8003e32:	d10f      	bne.n	8003e54 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003e34:	4b39      	ldr	r3, [pc, #228]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	0adb      	lsrs	r3, r3, #11
 8003e3a:	2207      	movs	r2, #7
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2201      	movs	r2, #1
 8003e40:	409a      	lsls	r2, r3
 8003e42:	0013      	movs	r3, r2
 8003e44:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003e46:	6839      	ldr	r1, [r7, #0]
 8003e48:	4835      	ldr	r0, [pc, #212]	@ (8003f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003e4a:	f7fc f96f 	bl	800012c <__udivsi3>
 8003e4e:	0003      	movs	r3, r0
 8003e50:	613b      	str	r3, [r7, #16]
 8003e52:	e05d      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e54:	4b31      	ldr	r3, [pc, #196]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	2238      	movs	r2, #56	@ 0x38
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d102      	bne.n	8003e66 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e60:	4b30      	ldr	r3, [pc, #192]	@ (8003f24 <HAL_RCC_GetSysClockFreq+0x100>)
 8003e62:	613b      	str	r3, [r7, #16]
 8003e64:	e054      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e66:	4b2d      	ldr	r3, [pc, #180]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	2238      	movs	r2, #56	@ 0x38
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	2b10      	cmp	r3, #16
 8003e70:	d138      	bne.n	8003ee4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003e72:	4b2a      	ldr	r3, [pc, #168]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	2203      	movs	r2, #3
 8003e78:	4013      	ands	r3, r2
 8003e7a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e7c:	4b27      	ldr	r3, [pc, #156]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	091b      	lsrs	r3, r3, #4
 8003e82:	2207      	movs	r2, #7
 8003e84:	4013      	ands	r3, r2
 8003e86:	3301      	adds	r3, #1
 8003e88:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b03      	cmp	r3, #3
 8003e8e:	d10d      	bne.n	8003eac <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e90:	68b9      	ldr	r1, [r7, #8]
 8003e92:	4824      	ldr	r0, [pc, #144]	@ (8003f24 <HAL_RCC_GetSysClockFreq+0x100>)
 8003e94:	f7fc f94a 	bl	800012c <__udivsi3>
 8003e98:	0003      	movs	r3, r0
 8003e9a:	0019      	movs	r1, r3
 8003e9c:	4b1f      	ldr	r3, [pc, #124]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	0a1b      	lsrs	r3, r3, #8
 8003ea2:	227f      	movs	r2, #127	@ 0x7f
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	434b      	muls	r3, r1
 8003ea8:	617b      	str	r3, [r7, #20]
        break;
 8003eaa:	e00d      	b.n	8003ec8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003eac:	68b9      	ldr	r1, [r7, #8]
 8003eae:	481c      	ldr	r0, [pc, #112]	@ (8003f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003eb0:	f7fc f93c 	bl	800012c <__udivsi3>
 8003eb4:	0003      	movs	r3, r0
 8003eb6:	0019      	movs	r1, r3
 8003eb8:	4b18      	ldr	r3, [pc, #96]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	0a1b      	lsrs	r3, r3, #8
 8003ebe:	227f      	movs	r2, #127	@ 0x7f
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	434b      	muls	r3, r1
 8003ec4:	617b      	str	r3, [r7, #20]
        break;
 8003ec6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003ec8:	4b14      	ldr	r3, [pc, #80]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	0f5b      	lsrs	r3, r3, #29
 8003ece:	2207      	movs	r2, #7
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	6978      	ldr	r0, [r7, #20]
 8003eda:	f7fc f927 	bl	800012c <__udivsi3>
 8003ede:	0003      	movs	r3, r0
 8003ee0:	613b      	str	r3, [r7, #16]
 8003ee2:	e015      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	2238      	movs	r2, #56	@ 0x38
 8003eea:	4013      	ands	r3, r2
 8003eec:	2b20      	cmp	r3, #32
 8003eee:	d103      	bne.n	8003ef8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003ef0:	2380      	movs	r3, #128	@ 0x80
 8003ef2:	021b      	lsls	r3, r3, #8
 8003ef4:	613b      	str	r3, [r7, #16]
 8003ef6:	e00b      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003ef8:	4b08      	ldr	r3, [pc, #32]	@ (8003f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	2238      	movs	r2, #56	@ 0x38
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b18      	cmp	r3, #24
 8003f02:	d103      	bne.n	8003f0c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003f04:	23fa      	movs	r3, #250	@ 0xfa
 8003f06:	01db      	lsls	r3, r3, #7
 8003f08:	613b      	str	r3, [r7, #16]
 8003f0a:	e001      	b.n	8003f10 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f10:	693b      	ldr	r3, [r7, #16]
}
 8003f12:	0018      	movs	r0, r3
 8003f14:	46bd      	mov	sp, r7
 8003f16:	b006      	add	sp, #24
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	46c0      	nop			@ (mov r8, r8)
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	00f42400 	.word	0x00f42400
 8003f24:	007a1200 	.word	0x007a1200

08003f28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f2c:	4b02      	ldr	r3, [pc, #8]	@ (8003f38 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
}
 8003f30:	0018      	movs	r0, r3
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	46c0      	nop			@ (mov r8, r8)
 8003f38:	20000000 	.word	0x20000000

08003f3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f3c:	b5b0      	push	{r4, r5, r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003f40:	f7ff fff2 	bl	8003f28 <HAL_RCC_GetHCLKFreq>
 8003f44:	0004      	movs	r4, r0
 8003f46:	f7ff faf9 	bl	800353c <LL_RCC_GetAPB1Prescaler>
 8003f4a:	0003      	movs	r3, r0
 8003f4c:	0b1a      	lsrs	r2, r3, #12
 8003f4e:	4b05      	ldr	r3, [pc, #20]	@ (8003f64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f50:	0092      	lsls	r2, r2, #2
 8003f52:	58d3      	ldr	r3, [r2, r3]
 8003f54:	221f      	movs	r2, #31
 8003f56:	4013      	ands	r3, r2
 8003f58:	40dc      	lsrs	r4, r3
 8003f5a:	0023      	movs	r3, r4
}
 8003f5c:	0018      	movs	r0, r3
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bdb0      	pop	{r4, r5, r7, pc}
 8003f62:	46c0      	nop			@ (mov r8, r8)
 8003f64:	0800813c 	.word	0x0800813c

08003f68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003f70:	2313      	movs	r3, #19
 8003f72:	18fb      	adds	r3, r7, r3
 8003f74:	2200      	movs	r2, #0
 8003f76:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f78:	2312      	movs	r3, #18
 8003f7a:	18fb      	adds	r3, r7, r3
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	2380      	movs	r3, #128	@ 0x80
 8003f86:	029b      	lsls	r3, r3, #10
 8003f88:	4013      	ands	r3, r2
 8003f8a:	d100      	bne.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003f8c:	e0ad      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f8e:	2011      	movs	r0, #17
 8003f90:	183b      	adds	r3, r7, r0
 8003f92:	2200      	movs	r2, #0
 8003f94:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f96:	4b47      	ldr	r3, [pc, #284]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003f98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f9a:	2380      	movs	r3, #128	@ 0x80
 8003f9c:	055b      	lsls	r3, r3, #21
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	d110      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fa2:	4b44      	ldr	r3, [pc, #272]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003fa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fa6:	4b43      	ldr	r3, [pc, #268]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003fa8:	2180      	movs	r1, #128	@ 0x80
 8003faa:	0549      	lsls	r1, r1, #21
 8003fac:	430a      	orrs	r2, r1
 8003fae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003fb0:	4b40      	ldr	r3, [pc, #256]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003fb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fb4:	2380      	movs	r3, #128	@ 0x80
 8003fb6:	055b      	lsls	r3, r3, #21
 8003fb8:	4013      	ands	r3, r2
 8003fba:	60bb      	str	r3, [r7, #8]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fbe:	183b      	adds	r3, r7, r0
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fc4:	4b3c      	ldr	r3, [pc, #240]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003fca:	2180      	movs	r1, #128	@ 0x80
 8003fcc:	0049      	lsls	r1, r1, #1
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fd2:	f7fe feb3 	bl	8002d3c <HAL_GetTick>
 8003fd6:	0003      	movs	r3, r0
 8003fd8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fda:	e00b      	b.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fdc:	f7fe feae 	bl	8002d3c <HAL_GetTick>
 8003fe0:	0002      	movs	r2, r0
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d904      	bls.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003fea:	2313      	movs	r3, #19
 8003fec:	18fb      	adds	r3, r7, r3
 8003fee:	2203      	movs	r2, #3
 8003ff0:	701a      	strb	r2, [r3, #0]
        break;
 8003ff2:	e005      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ff4:	4b30      	ldr	r3, [pc, #192]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	2380      	movs	r3, #128	@ 0x80
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	d0ed      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004000:	2313      	movs	r3, #19
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d15e      	bne.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800400a:	4b2a      	ldr	r3, [pc, #168]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800400c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800400e:	23c0      	movs	r3, #192	@ 0xc0
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4013      	ands	r3, r2
 8004014:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d019      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	429a      	cmp	r2, r3
 8004024:	d014      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004026:	4b23      	ldr	r3, [pc, #140]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402a:	4a24      	ldr	r2, [pc, #144]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800402c:	4013      	ands	r3, r2
 800402e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004030:	4b20      	ldr	r3, [pc, #128]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004032:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004034:	4b1f      	ldr	r3, [pc, #124]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004036:	2180      	movs	r1, #128	@ 0x80
 8004038:	0249      	lsls	r1, r1, #9
 800403a:	430a      	orrs	r2, r1
 800403c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800403e:	4b1d      	ldr	r3, [pc, #116]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004040:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004042:	4b1c      	ldr	r3, [pc, #112]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004044:	491e      	ldr	r1, [pc, #120]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004046:	400a      	ands	r2, r1
 8004048:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800404a:	4b1a      	ldr	r3, [pc, #104]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800404c:	697a      	ldr	r2, [r7, #20]
 800404e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2201      	movs	r2, #1
 8004054:	4013      	ands	r3, r2
 8004056:	d016      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004058:	f7fe fe70 	bl	8002d3c <HAL_GetTick>
 800405c:	0003      	movs	r3, r0
 800405e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004060:	e00c      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004062:	f7fe fe6b 	bl	8002d3c <HAL_GetTick>
 8004066:	0002      	movs	r2, r0
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	4a15      	ldr	r2, [pc, #84]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d904      	bls.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004072:	2313      	movs	r3, #19
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	2203      	movs	r2, #3
 8004078:	701a      	strb	r2, [r3, #0]
            break;
 800407a:	e004      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800407c:	4b0d      	ldr	r3, [pc, #52]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800407e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004080:	2202      	movs	r2, #2
 8004082:	4013      	ands	r3, r2
 8004084:	d0ed      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004086:	2313      	movs	r3, #19
 8004088:	18fb      	adds	r3, r7, r3
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10a      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004090:	4b08      	ldr	r3, [pc, #32]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004094:	4a09      	ldr	r2, [pc, #36]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004096:	4013      	ands	r3, r2
 8004098:	0019      	movs	r1, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800409e:	4b05      	ldr	r3, [pc, #20]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80040a0:	430a      	orrs	r2, r1
 80040a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80040a4:	e016      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040a6:	2312      	movs	r3, #18
 80040a8:	18fb      	adds	r3, r7, r3
 80040aa:	2213      	movs	r2, #19
 80040ac:	18ba      	adds	r2, r7, r2
 80040ae:	7812      	ldrb	r2, [r2, #0]
 80040b0:	701a      	strb	r2, [r3, #0]
 80040b2:	e00f      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80040b4:	40021000 	.word	0x40021000
 80040b8:	40007000 	.word	0x40007000
 80040bc:	fffffcff 	.word	0xfffffcff
 80040c0:	fffeffff 	.word	0xfffeffff
 80040c4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c8:	2312      	movs	r3, #18
 80040ca:	18fb      	adds	r3, r7, r3
 80040cc:	2213      	movs	r2, #19
 80040ce:	18ba      	adds	r2, r7, r2
 80040d0:	7812      	ldrb	r2, [r2, #0]
 80040d2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040d4:	2311      	movs	r3, #17
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d105      	bne.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040de:	4bb6      	ldr	r3, [pc, #728]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80040e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040e2:	4bb5      	ldr	r3, [pc, #724]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80040e4:	49b5      	ldr	r1, [pc, #724]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80040e6:	400a      	ands	r2, r1
 80040e8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2201      	movs	r2, #1
 80040f0:	4013      	ands	r3, r2
 80040f2:	d009      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040f4:	4bb0      	ldr	r3, [pc, #704]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80040f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f8:	2203      	movs	r2, #3
 80040fa:	4393      	bics	r3, r2
 80040fc:	0019      	movs	r1, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	4bad      	ldr	r3, [pc, #692]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004104:	430a      	orrs	r2, r1
 8004106:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2202      	movs	r2, #2
 800410e:	4013      	ands	r3, r2
 8004110:	d009      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004112:	4ba9      	ldr	r3, [pc, #676]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004116:	220c      	movs	r2, #12
 8004118:	4393      	bics	r3, r2
 800411a:	0019      	movs	r1, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689a      	ldr	r2, [r3, #8]
 8004120:	4ba5      	ldr	r3, [pc, #660]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004122:	430a      	orrs	r2, r1
 8004124:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2204      	movs	r2, #4
 800412c:	4013      	ands	r3, r2
 800412e:	d009      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004130:	4ba1      	ldr	r3, [pc, #644]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004134:	2230      	movs	r2, #48	@ 0x30
 8004136:	4393      	bics	r3, r2
 8004138:	0019      	movs	r1, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	4b9e      	ldr	r3, [pc, #632]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004140:	430a      	orrs	r2, r1
 8004142:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2210      	movs	r2, #16
 800414a:	4013      	ands	r3, r2
 800414c:	d009      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800414e:	4b9a      	ldr	r3, [pc, #616]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004152:	4a9b      	ldr	r2, [pc, #620]	@ (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004154:	4013      	ands	r3, r2
 8004156:	0019      	movs	r1, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	4b96      	ldr	r3, [pc, #600]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800415e:	430a      	orrs	r2, r1
 8004160:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	2380      	movs	r3, #128	@ 0x80
 8004168:	015b      	lsls	r3, r3, #5
 800416a:	4013      	ands	r3, r2
 800416c:	d009      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800416e:	4b92      	ldr	r3, [pc, #584]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004172:	4a94      	ldr	r2, [pc, #592]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004174:	4013      	ands	r3, r2
 8004176:	0019      	movs	r1, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	4b8e      	ldr	r3, [pc, #568]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800417e:	430a      	orrs	r2, r1
 8004180:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	2380      	movs	r3, #128	@ 0x80
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4013      	ands	r3, r2
 800418c:	d009      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800418e:	4b8a      	ldr	r3, [pc, #552]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004192:	4a8d      	ldr	r2, [pc, #564]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004194:	4013      	ands	r3, r2
 8004196:	0019      	movs	r1, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800419c:	4b86      	ldr	r3, [pc, #536]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800419e:	430a      	orrs	r2, r1
 80041a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	2380      	movs	r3, #128	@ 0x80
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	4013      	ands	r3, r2
 80041ac:	d009      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041ae:	4b82      	ldr	r3, [pc, #520]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041b2:	4a86      	ldr	r2, [pc, #536]	@ (80043cc <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	0019      	movs	r1, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041bc:	4b7e      	ldr	r3, [pc, #504]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041be:	430a      	orrs	r2, r1
 80041c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2220      	movs	r2, #32
 80041c8:	4013      	ands	r3, r2
 80041ca:	d009      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041cc:	4b7a      	ldr	r3, [pc, #488]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d0:	4a7f      	ldr	r2, [pc, #508]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80041d2:	4013      	ands	r3, r2
 80041d4:	0019      	movs	r1, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	699a      	ldr	r2, [r3, #24]
 80041da:	4b77      	ldr	r3, [pc, #476]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041dc:	430a      	orrs	r2, r1
 80041de:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2240      	movs	r2, #64	@ 0x40
 80041e6:	4013      	ands	r3, r2
 80041e8:	d009      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041ea:	4b73      	ldr	r3, [pc, #460]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ee:	4a79      	ldr	r2, [pc, #484]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80041f0:	4013      	ands	r3, r2
 80041f2:	0019      	movs	r1, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	69da      	ldr	r2, [r3, #28]
 80041f8:	4b6f      	ldr	r3, [pc, #444]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041fa:	430a      	orrs	r2, r1
 80041fc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	2380      	movs	r3, #128	@ 0x80
 8004204:	01db      	lsls	r3, r3, #7
 8004206:	4013      	ands	r3, r2
 8004208:	d015      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800420a:	4b6b      	ldr	r3, [pc, #428]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800420c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	0899      	lsrs	r1, r3, #2
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004216:	4b68      	ldr	r3, [pc, #416]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004218:	430a      	orrs	r2, r1
 800421a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004220:	2380      	movs	r3, #128	@ 0x80
 8004222:	05db      	lsls	r3, r3, #23
 8004224:	429a      	cmp	r2, r3
 8004226:	d106      	bne.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004228:	4b63      	ldr	r3, [pc, #396]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	4b62      	ldr	r3, [pc, #392]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800422e:	2180      	movs	r1, #128	@ 0x80
 8004230:	0249      	lsls	r1, r1, #9
 8004232:	430a      	orrs	r2, r1
 8004234:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	2380      	movs	r3, #128	@ 0x80
 800423c:	031b      	lsls	r3, r3, #12
 800423e:	4013      	ands	r3, r2
 8004240:	d009      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004242:	4b5d      	ldr	r3, [pc, #372]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004246:	2240      	movs	r2, #64	@ 0x40
 8004248:	4393      	bics	r3, r2
 800424a:	0019      	movs	r1, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004250:	4b59      	ldr	r3, [pc, #356]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004252:	430a      	orrs	r2, r1
 8004254:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	2380      	movs	r3, #128	@ 0x80
 800425c:	039b      	lsls	r3, r3, #14
 800425e:	4013      	ands	r3, r2
 8004260:	d016      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004262:	4b55      	ldr	r3, [pc, #340]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004266:	4a5c      	ldr	r2, [pc, #368]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004268:	4013      	ands	r3, r2
 800426a:	0019      	movs	r1, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004270:	4b51      	ldr	r3, [pc, #324]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004272:	430a      	orrs	r2, r1
 8004274:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800427a:	2380      	movs	r3, #128	@ 0x80
 800427c:	03db      	lsls	r3, r3, #15
 800427e:	429a      	cmp	r2, r3
 8004280:	d106      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004282:	4b4d      	ldr	r3, [pc, #308]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004284:	68da      	ldr	r2, [r3, #12]
 8004286:	4b4c      	ldr	r3, [pc, #304]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004288:	2180      	movs	r1, #128	@ 0x80
 800428a:	0449      	lsls	r1, r1, #17
 800428c:	430a      	orrs	r2, r1
 800428e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	2380      	movs	r3, #128	@ 0x80
 8004296:	03db      	lsls	r3, r3, #15
 8004298:	4013      	ands	r3, r2
 800429a:	d016      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800429c:	4b46      	ldr	r3, [pc, #280]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800429e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a0:	4a4e      	ldr	r2, [pc, #312]	@ (80043dc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	0019      	movs	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042aa:	4b43      	ldr	r3, [pc, #268]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042ac:	430a      	orrs	r2, r1
 80042ae:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042b4:	2380      	movs	r3, #128	@ 0x80
 80042b6:	045b      	lsls	r3, r3, #17
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d106      	bne.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80042bc:	4b3e      	ldr	r3, [pc, #248]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042be:	68da      	ldr	r2, [r3, #12]
 80042c0:	4b3d      	ldr	r3, [pc, #244]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042c2:	2180      	movs	r1, #128	@ 0x80
 80042c4:	0449      	lsls	r1, r1, #17
 80042c6:	430a      	orrs	r2, r1
 80042c8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	2380      	movs	r3, #128	@ 0x80
 80042d0:	011b      	lsls	r3, r3, #4
 80042d2:	4013      	ands	r3, r2
 80042d4:	d014      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80042d6:	4b38      	ldr	r3, [pc, #224]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042da:	2203      	movs	r2, #3
 80042dc:	4393      	bics	r3, r2
 80042de:	0019      	movs	r1, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a1a      	ldr	r2, [r3, #32]
 80042e4:	4b34      	ldr	r3, [pc, #208]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042e6:	430a      	orrs	r2, r1
 80042e8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d106      	bne.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80042f2:	4b31      	ldr	r3, [pc, #196]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042f4:	68da      	ldr	r2, [r3, #12]
 80042f6:	4b30      	ldr	r3, [pc, #192]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042f8:	2180      	movs	r1, #128	@ 0x80
 80042fa:	0249      	lsls	r1, r1, #9
 80042fc:	430a      	orrs	r2, r1
 80042fe:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	2380      	movs	r3, #128	@ 0x80
 8004306:	019b      	lsls	r3, r3, #6
 8004308:	4013      	ands	r3, r2
 800430a:	d014      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800430c:	4b2a      	ldr	r3, [pc, #168]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800430e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004310:	220c      	movs	r2, #12
 8004312:	4393      	bics	r3, r2
 8004314:	0019      	movs	r1, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800431a:	4b27      	ldr	r3, [pc, #156]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800431c:	430a      	orrs	r2, r1
 800431e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	2b04      	cmp	r3, #4
 8004326:	d106      	bne.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004328:	4b23      	ldr	r3, [pc, #140]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800432a:	68da      	ldr	r2, [r3, #12]
 800432c:	4b22      	ldr	r3, [pc, #136]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800432e:	2180      	movs	r1, #128	@ 0x80
 8004330:	0249      	lsls	r1, r1, #9
 8004332:	430a      	orrs	r2, r1
 8004334:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	045b      	lsls	r3, r3, #17
 800433e:	4013      	ands	r3, r2
 8004340:	d016      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004342:	4b1d      	ldr	r3, [pc, #116]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004346:	4a22      	ldr	r2, [pc, #136]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004348:	4013      	ands	r3, r2
 800434a:	0019      	movs	r1, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004350:	4b19      	ldr	r3, [pc, #100]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004352:	430a      	orrs	r2, r1
 8004354:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800435a:	2380      	movs	r3, #128	@ 0x80
 800435c:	019b      	lsls	r3, r3, #6
 800435e:	429a      	cmp	r2, r3
 8004360:	d106      	bne.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004362:	4b15      	ldr	r3, [pc, #84]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004364:	68da      	ldr	r2, [r3, #12]
 8004366:	4b14      	ldr	r3, [pc, #80]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004368:	2180      	movs	r1, #128	@ 0x80
 800436a:	0449      	lsls	r1, r1, #17
 800436c:	430a      	orrs	r2, r1
 800436e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2380      	movs	r3, #128	@ 0x80
 8004376:	049b      	lsls	r3, r3, #18
 8004378:	4013      	ands	r3, r2
 800437a:	d016      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800437c:	4b0e      	ldr	r3, [pc, #56]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800437e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004380:	4a10      	ldr	r2, [pc, #64]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004382:	4013      	ands	r3, r2
 8004384:	0019      	movs	r1, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800438a:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800438c:	430a      	orrs	r2, r1
 800438e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004394:	2380      	movs	r3, #128	@ 0x80
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	429a      	cmp	r2, r3
 800439a:	d106      	bne.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800439c:	4b06      	ldr	r3, [pc, #24]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	4b05      	ldr	r3, [pc, #20]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043a2:	2180      	movs	r1, #128	@ 0x80
 80043a4:	0449      	lsls	r1, r1, #17
 80043a6:	430a      	orrs	r2, r1
 80043a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80043aa:	2312      	movs	r3, #18
 80043ac:	18fb      	adds	r3, r7, r3
 80043ae:	781b      	ldrb	r3, [r3, #0]
}
 80043b0:	0018      	movs	r0, r3
 80043b2:	46bd      	mov	sp, r7
 80043b4:	b006      	add	sp, #24
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40021000 	.word	0x40021000
 80043bc:	efffffff 	.word	0xefffffff
 80043c0:	fffff3ff 	.word	0xfffff3ff
 80043c4:	fffffcff 	.word	0xfffffcff
 80043c8:	fff3ffff 	.word	0xfff3ffff
 80043cc:	ffcfffff 	.word	0xffcfffff
 80043d0:	ffffcfff 	.word	0xffffcfff
 80043d4:	ffff3fff 	.word	0xffff3fff
 80043d8:	ffbfffff 	.word	0xffbfffff
 80043dc:	feffffff 	.word	0xfeffffff

080043e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e0a8      	b.n	8004544 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d109      	bne.n	800440e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	2382      	movs	r3, #130	@ 0x82
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	429a      	cmp	r2, r3
 8004404:	d009      	beq.n	800441a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	61da      	str	r2, [r3, #28]
 800440c:	e005      	b.n	800441a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	225d      	movs	r2, #93	@ 0x5d
 8004424:	5c9b      	ldrb	r3, [r3, r2]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d107      	bne.n	800443c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	225c      	movs	r2, #92	@ 0x5c
 8004430:	2100      	movs	r1, #0
 8004432:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	0018      	movs	r0, r3
 8004438:	f7fe f9d0 	bl	80027dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	225d      	movs	r2, #93	@ 0x5d
 8004440:	2102      	movs	r1, #2
 8004442:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2140      	movs	r1, #64	@ 0x40
 8004450:	438a      	bics	r2, r1
 8004452:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	23e0      	movs	r3, #224	@ 0xe0
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	429a      	cmp	r2, r3
 800445e:	d902      	bls.n	8004466 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004460:	2300      	movs	r3, #0
 8004462:	60fb      	str	r3, [r7, #12]
 8004464:	e002      	b.n	800446c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004466:	2380      	movs	r3, #128	@ 0x80
 8004468:	015b      	lsls	r3, r3, #5
 800446a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68da      	ldr	r2, [r3, #12]
 8004470:	23f0      	movs	r3, #240	@ 0xf0
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	429a      	cmp	r2, r3
 8004476:	d008      	beq.n	800448a <HAL_SPI_Init+0xaa>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	23e0      	movs	r3, #224	@ 0xe0
 800447e:	00db      	lsls	r3, r3, #3
 8004480:	429a      	cmp	r2, r3
 8004482:	d002      	beq.n	800448a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685a      	ldr	r2, [r3, #4]
 800448e:	2382      	movs	r3, #130	@ 0x82
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	401a      	ands	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6899      	ldr	r1, [r3, #8]
 8004498:	2384      	movs	r3, #132	@ 0x84
 800449a:	021b      	lsls	r3, r3, #8
 800449c:	400b      	ands	r3, r1
 800449e:	431a      	orrs	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	2102      	movs	r1, #2
 80044a6:	400b      	ands	r3, r1
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	2101      	movs	r1, #1
 80044b0:	400b      	ands	r3, r1
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6999      	ldr	r1, [r3, #24]
 80044b8:	2380      	movs	r3, #128	@ 0x80
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	400b      	ands	r3, r1
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	2138      	movs	r1, #56	@ 0x38
 80044c6:	400b      	ands	r3, r1
 80044c8:	431a      	orrs	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	2180      	movs	r1, #128	@ 0x80
 80044d0:	400b      	ands	r3, r1
 80044d2:	431a      	orrs	r2, r3
 80044d4:	0011      	movs	r1, r2
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044da:	2380      	movs	r3, #128	@ 0x80
 80044dc:	019b      	lsls	r3, r3, #6
 80044de:	401a      	ands	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	430a      	orrs	r2, r1
 80044e6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	0c1b      	lsrs	r3, r3, #16
 80044ee:	2204      	movs	r2, #4
 80044f0:	401a      	ands	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	2110      	movs	r1, #16
 80044f8:	400b      	ands	r3, r1
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004500:	2108      	movs	r1, #8
 8004502:	400b      	ands	r3, r1
 8004504:	431a      	orrs	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68d9      	ldr	r1, [r3, #12]
 800450a:	23f0      	movs	r3, #240	@ 0xf0
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	400b      	ands	r3, r1
 8004510:	431a      	orrs	r2, r3
 8004512:	0011      	movs	r1, r2
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	2380      	movs	r3, #128	@ 0x80
 8004518:	015b      	lsls	r3, r3, #5
 800451a:	401a      	ands	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	69da      	ldr	r2, [r3, #28]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4907      	ldr	r1, [pc, #28]	@ (800454c <HAL_SPI_Init+0x16c>)
 8004530:	400a      	ands	r2, r1
 8004532:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	225d      	movs	r2, #93	@ 0x5d
 800453e:	2101      	movs	r1, #1
 8004540:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	0018      	movs	r0, r3
 8004546:	46bd      	mov	sp, r7
 8004548:	b004      	add	sp, #16
 800454a:	bd80      	pop	{r7, pc}
 800454c:	fffff7ff 	.word	0xfffff7ff

08004550 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b088      	sub	sp, #32
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	603b      	str	r3, [r7, #0]
 800455c:	1dbb      	adds	r3, r7, #6
 800455e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004560:	231f      	movs	r3, #31
 8004562:	18fb      	adds	r3, r7, r3
 8004564:	2200      	movs	r2, #0
 8004566:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	225c      	movs	r2, #92	@ 0x5c
 800456c:	5c9b      	ldrb	r3, [r3, r2]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_SPI_Transmit+0x26>
 8004572:	2302      	movs	r3, #2
 8004574:	e147      	b.n	8004806 <HAL_SPI_Transmit+0x2b6>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	225c      	movs	r2, #92	@ 0x5c
 800457a:	2101      	movs	r1, #1
 800457c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800457e:	f7fe fbdd 	bl	8002d3c <HAL_GetTick>
 8004582:	0003      	movs	r3, r0
 8004584:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004586:	2316      	movs	r3, #22
 8004588:	18fb      	adds	r3, r7, r3
 800458a:	1dba      	adds	r2, r7, #6
 800458c:	8812      	ldrh	r2, [r2, #0]
 800458e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	225d      	movs	r2, #93	@ 0x5d
 8004594:	5c9b      	ldrb	r3, [r3, r2]
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b01      	cmp	r3, #1
 800459a:	d004      	beq.n	80045a6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800459c:	231f      	movs	r3, #31
 800459e:	18fb      	adds	r3, r7, r3
 80045a0:	2202      	movs	r2, #2
 80045a2:	701a      	strb	r2, [r3, #0]
    goto error;
 80045a4:	e128      	b.n	80047f8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <HAL_SPI_Transmit+0x64>
 80045ac:	1dbb      	adds	r3, r7, #6
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d104      	bne.n	80045be <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80045b4:	231f      	movs	r3, #31
 80045b6:	18fb      	adds	r3, r7, r3
 80045b8:	2201      	movs	r2, #1
 80045ba:	701a      	strb	r2, [r3, #0]
    goto error;
 80045bc:	e11c      	b.n	80047f8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	225d      	movs	r2, #93	@ 0x5d
 80045c2:	2103      	movs	r1, #3
 80045c4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	1dba      	adds	r2, r7, #6
 80045d6:	8812      	ldrh	r2, [r2, #0]
 80045d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	1dba      	adds	r2, r7, #6
 80045de:	8812      	ldrh	r2, [r2, #0]
 80045e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2244      	movs	r2, #68	@ 0x44
 80045ec:	2100      	movs	r1, #0
 80045ee:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2246      	movs	r2, #70	@ 0x46
 80045f4:	2100      	movs	r1, #0
 80045f6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	689a      	ldr	r2, [r3, #8]
 8004608:	2380      	movs	r3, #128	@ 0x80
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	429a      	cmp	r2, r3
 800460e:	d110      	bne.n	8004632 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2140      	movs	r1, #64	@ 0x40
 800461c:	438a      	bics	r2, r1
 800461e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2180      	movs	r1, #128	@ 0x80
 800462c:	01c9      	lsls	r1, r1, #7
 800462e:	430a      	orrs	r2, r1
 8004630:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2240      	movs	r2, #64	@ 0x40
 800463a:	4013      	ands	r3, r2
 800463c:	2b40      	cmp	r3, #64	@ 0x40
 800463e:	d007      	beq.n	8004650 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2140      	movs	r1, #64	@ 0x40
 800464c:	430a      	orrs	r2, r1
 800464e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	23e0      	movs	r3, #224	@ 0xe0
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	429a      	cmp	r2, r3
 800465a:	d952      	bls.n	8004702 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d004      	beq.n	800466e <HAL_SPI_Transmit+0x11e>
 8004664:	2316      	movs	r3, #22
 8004666:	18fb      	adds	r3, r7, r3
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d143      	bne.n	80046f6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004672:	881a      	ldrh	r2, [r3, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467e:	1c9a      	adds	r2, r3, #2
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004688:	b29b      	uxth	r3, r3
 800468a:	3b01      	subs	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004692:	e030      	b.n	80046f6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	2202      	movs	r2, #2
 800469c:	4013      	ands	r3, r2
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d112      	bne.n	80046c8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a6:	881a      	ldrh	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b2:	1c9a      	adds	r2, r3, #2
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3b01      	subs	r3, #1
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046c6:	e016      	b.n	80046f6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046c8:	f7fe fb38 	bl	8002d3c <HAL_GetTick>
 80046cc:	0002      	movs	r2, r0
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d802      	bhi.n	80046de <HAL_SPI_Transmit+0x18e>
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	3301      	adds	r3, #1
 80046dc:	d102      	bne.n	80046e4 <HAL_SPI_Transmit+0x194>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d108      	bne.n	80046f6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80046e4:	231f      	movs	r3, #31
 80046e6:	18fb      	adds	r3, r7, r3
 80046e8:	2203      	movs	r2, #3
 80046ea:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	225d      	movs	r2, #93	@ 0x5d
 80046f0:	2101      	movs	r1, #1
 80046f2:	5499      	strb	r1, [r3, r2]
          goto error;
 80046f4:	e080      	b.n	80047f8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1c9      	bne.n	8004694 <HAL_SPI_Transmit+0x144>
 8004700:	e053      	b.n	80047aa <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d004      	beq.n	8004714 <HAL_SPI_Transmit+0x1c4>
 800470a:	2316      	movs	r3, #22
 800470c:	18fb      	adds	r3, r7, r3
 800470e:	881b      	ldrh	r3, [r3, #0]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d145      	bne.n	80047a0 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	330c      	adds	r3, #12
 800471e:	7812      	ldrb	r2, [r2, #0]
 8004720:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004726:	1c5a      	adds	r2, r3, #1
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800473a:	e031      	b.n	80047a0 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	2202      	movs	r2, #2
 8004744:	4013      	ands	r3, r2
 8004746:	2b02      	cmp	r3, #2
 8004748:	d113      	bne.n	8004772 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	330c      	adds	r3, #12
 8004754:	7812      	ldrb	r2, [r2, #0]
 8004756:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800475c:	1c5a      	adds	r2, r3, #1
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004770:	e016      	b.n	80047a0 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004772:	f7fe fae3 	bl	8002d3c <HAL_GetTick>
 8004776:	0002      	movs	r2, r0
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	683a      	ldr	r2, [r7, #0]
 800477e:	429a      	cmp	r2, r3
 8004780:	d802      	bhi.n	8004788 <HAL_SPI_Transmit+0x238>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	3301      	adds	r3, #1
 8004786:	d102      	bne.n	800478e <HAL_SPI_Transmit+0x23e>
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d108      	bne.n	80047a0 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800478e:	231f      	movs	r3, #31
 8004790:	18fb      	adds	r3, r7, r3
 8004792:	2203      	movs	r2, #3
 8004794:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	225d      	movs	r2, #93	@ 0x5d
 800479a:	2101      	movs	r1, #1
 800479c:	5499      	strb	r1, [r3, r2]
          goto error;
 800479e:	e02b      	b.n	80047f8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1c8      	bne.n	800473c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	6839      	ldr	r1, [r7, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	0018      	movs	r0, r3
 80047b2:	f000 f95d 	bl	8004a70 <SPI_EndRxTxTransaction>
 80047b6:	1e03      	subs	r3, r0, #0
 80047b8:	d002      	beq.n	80047c0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2220      	movs	r2, #32
 80047be:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10a      	bne.n	80047de <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047c8:	2300      	movs	r3, #0
 80047ca:	613b      	str	r3, [r7, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	613b      	str	r3, [r7, #16]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	613b      	str	r3, [r7, #16]
 80047dc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d004      	beq.n	80047f0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80047e6:	231f      	movs	r3, #31
 80047e8:	18fb      	adds	r3, r7, r3
 80047ea:	2201      	movs	r2, #1
 80047ec:	701a      	strb	r2, [r3, #0]
 80047ee:	e003      	b.n	80047f8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	225d      	movs	r2, #93	@ 0x5d
 80047f4:	2101      	movs	r1, #1
 80047f6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	225c      	movs	r2, #92	@ 0x5c
 80047fc:	2100      	movs	r1, #0
 80047fe:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004800:	231f      	movs	r3, #31
 8004802:	18fb      	adds	r3, r7, r3
 8004804:	781b      	ldrb	r3, [r3, #0]
}
 8004806:	0018      	movs	r0, r3
 8004808:	46bd      	mov	sp, r7
 800480a:	b008      	add	sp, #32
 800480c:	bd80      	pop	{r7, pc}
	...

08004810 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b088      	sub	sp, #32
 8004814:	af00      	add	r7, sp, #0
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	603b      	str	r3, [r7, #0]
 800481c:	1dfb      	adds	r3, r7, #7
 800481e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004820:	f7fe fa8c 	bl	8002d3c <HAL_GetTick>
 8004824:	0002      	movs	r2, r0
 8004826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004828:	1a9b      	subs	r3, r3, r2
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	18d3      	adds	r3, r2, r3
 800482e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004830:	f7fe fa84 	bl	8002d3c <HAL_GetTick>
 8004834:	0003      	movs	r3, r0
 8004836:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004838:	4b3a      	ldr	r3, [pc, #232]	@ (8004924 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	015b      	lsls	r3, r3, #5
 800483e:	0d1b      	lsrs	r3, r3, #20
 8004840:	69fa      	ldr	r2, [r7, #28]
 8004842:	4353      	muls	r3, r2
 8004844:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004846:	e058      	b.n	80048fa <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	3301      	adds	r3, #1
 800484c:	d055      	beq.n	80048fa <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800484e:	f7fe fa75 	bl	8002d3c <HAL_GetTick>
 8004852:	0002      	movs	r2, r0
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	69fa      	ldr	r2, [r7, #28]
 800485a:	429a      	cmp	r2, r3
 800485c:	d902      	bls.n	8004864 <SPI_WaitFlagStateUntilTimeout+0x54>
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d142      	bne.n	80048ea <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	21e0      	movs	r1, #224	@ 0xe0
 8004870:	438a      	bics	r2, r1
 8004872:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	2382      	movs	r3, #130	@ 0x82
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	429a      	cmp	r2, r3
 800487e:	d113      	bne.n	80048a8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	2380      	movs	r3, #128	@ 0x80
 8004886:	021b      	lsls	r3, r3, #8
 8004888:	429a      	cmp	r2, r3
 800488a:	d005      	beq.n	8004898 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	2380      	movs	r3, #128	@ 0x80
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	429a      	cmp	r2, r3
 8004896:	d107      	bne.n	80048a8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2140      	movs	r1, #64	@ 0x40
 80048a4:	438a      	bics	r2, r1
 80048a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048ac:	2380      	movs	r3, #128	@ 0x80
 80048ae:	019b      	lsls	r3, r3, #6
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d110      	bne.n	80048d6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	491a      	ldr	r1, [pc, #104]	@ (8004928 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80048c0:	400a      	ands	r2, r1
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2180      	movs	r1, #128	@ 0x80
 80048d0:	0189      	lsls	r1, r1, #6
 80048d2:	430a      	orrs	r2, r1
 80048d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	225d      	movs	r2, #93	@ 0x5d
 80048da:	2101      	movs	r1, #1
 80048dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	225c      	movs	r2, #92	@ 0x5c
 80048e2:	2100      	movs	r1, #0
 80048e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e017      	b.n	800491a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80048f0:	2300      	movs	r3, #0
 80048f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	3b01      	subs	r3, #1
 80048f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	4013      	ands	r3, r2
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	425a      	negs	r2, r3
 800490a:	4153      	adcs	r3, r2
 800490c:	b2db      	uxtb	r3, r3
 800490e:	001a      	movs	r2, r3
 8004910:	1dfb      	adds	r3, r7, #7
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	429a      	cmp	r2, r3
 8004916:	d197      	bne.n	8004848 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	0018      	movs	r0, r3
 800491c:	46bd      	mov	sp, r7
 800491e:	b008      	add	sp, #32
 8004920:	bd80      	pop	{r7, pc}
 8004922:	46c0      	nop			@ (mov r8, r8)
 8004924:	20000000 	.word	0x20000000
 8004928:	ffffdfff 	.word	0xffffdfff

0800492c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b08a      	sub	sp, #40	@ 0x28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800493a:	2317      	movs	r3, #23
 800493c:	18fb      	adds	r3, r7, r3
 800493e:	2200      	movs	r2, #0
 8004940:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004942:	f7fe f9fb 	bl	8002d3c <HAL_GetTick>
 8004946:	0002      	movs	r2, r0
 8004948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494a:	1a9b      	subs	r3, r3, r2
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	18d3      	adds	r3, r2, r3
 8004950:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004952:	f7fe f9f3 	bl	8002d3c <HAL_GetTick>
 8004956:	0003      	movs	r3, r0
 8004958:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	330c      	adds	r3, #12
 8004960:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004962:	4b41      	ldr	r3, [pc, #260]	@ (8004a68 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	0013      	movs	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	189b      	adds	r3, r3, r2
 800496c:	00da      	lsls	r2, r3, #3
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	0d1b      	lsrs	r3, r3, #20
 8004972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004974:	4353      	muls	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004978:	e068      	b.n	8004a4c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	23c0      	movs	r3, #192	@ 0xc0
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	429a      	cmp	r2, r3
 8004982:	d10a      	bne.n	800499a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d107      	bne.n	800499a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	b2da      	uxtb	r2, r3
 8004990:	2117      	movs	r1, #23
 8004992:	187b      	adds	r3, r7, r1
 8004994:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004996:	187b      	adds	r3, r7, r1
 8004998:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	3301      	adds	r3, #1
 800499e:	d055      	beq.n	8004a4c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049a0:	f7fe f9cc 	bl	8002d3c <HAL_GetTick>
 80049a4:	0002      	movs	r2, r0
 80049a6:	6a3b      	ldr	r3, [r7, #32]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d902      	bls.n	80049b6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80049b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d142      	bne.n	8004a3c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	21e0      	movs	r1, #224	@ 0xe0
 80049c2:	438a      	bics	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	685a      	ldr	r2, [r3, #4]
 80049ca:	2382      	movs	r3, #130	@ 0x82
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d113      	bne.n	80049fa <SPI_WaitFifoStateUntilTimeout+0xce>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	2380      	movs	r3, #128	@ 0x80
 80049d8:	021b      	lsls	r3, r3, #8
 80049da:	429a      	cmp	r2, r3
 80049dc:	d005      	beq.n	80049ea <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	2380      	movs	r3, #128	@ 0x80
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d107      	bne.n	80049fa <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2140      	movs	r1, #64	@ 0x40
 80049f6:	438a      	bics	r2, r1
 80049f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80049fe:	2380      	movs	r3, #128	@ 0x80
 8004a00:	019b      	lsls	r3, r3, #6
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d110      	bne.n	8004a28 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4916      	ldr	r1, [pc, #88]	@ (8004a6c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004a12:	400a      	ands	r2, r1
 8004a14:	601a      	str	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2180      	movs	r1, #128	@ 0x80
 8004a22:	0189      	lsls	r1, r1, #6
 8004a24:	430a      	orrs	r2, r1
 8004a26:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	225d      	movs	r2, #93	@ 0x5d
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	225c      	movs	r2, #92	@ 0x5c
 8004a34:	2100      	movs	r1, #0
 8004a36:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e010      	b.n	8004a5e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004a42:	2300      	movs	r3, #0
 8004a44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	4013      	ands	r3, r2
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d18e      	bne.n	800497a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	0018      	movs	r0, r3
 8004a60:	46bd      	mov	sp, r7
 8004a62:	b00a      	add	sp, #40	@ 0x28
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	46c0      	nop			@ (mov r8, r8)
 8004a68:	20000000 	.word	0x20000000
 8004a6c:	ffffdfff 	.word	0xffffdfff

08004a70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af02      	add	r7, sp, #8
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	23c0      	movs	r3, #192	@ 0xc0
 8004a80:	0159      	lsls	r1, r3, #5
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	9300      	str	r3, [sp, #0]
 8004a88:	0013      	movs	r3, r2
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f7ff ff4e 	bl	800492c <SPI_WaitFifoStateUntilTimeout>
 8004a90:	1e03      	subs	r3, r0, #0
 8004a92:	d007      	beq.n	8004aa4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a98:	2220      	movs	r2, #32
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e027      	b.n	8004af4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	9300      	str	r3, [sp, #0]
 8004aac:	0013      	movs	r3, r2
 8004aae:	2200      	movs	r2, #0
 8004ab0:	2180      	movs	r1, #128	@ 0x80
 8004ab2:	f7ff fead 	bl	8004810 <SPI_WaitFlagStateUntilTimeout>
 8004ab6:	1e03      	subs	r3, r0, #0
 8004ab8:	d007      	beq.n	8004aca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abe:	2220      	movs	r2, #32
 8004ac0:	431a      	orrs	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e014      	b.n	8004af4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	23c0      	movs	r3, #192	@ 0xc0
 8004ace:	00d9      	lsls	r1, r3, #3
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	9300      	str	r3, [sp, #0]
 8004ad6:	0013      	movs	r3, r2
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f7ff ff27 	bl	800492c <SPI_WaitFifoStateUntilTimeout>
 8004ade:	1e03      	subs	r3, r0, #0
 8004ae0:	d007      	beq.n	8004af2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	431a      	orrs	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e000      	b.n	8004af4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	0018      	movs	r0, r3
 8004af6:	46bd      	mov	sp, r7
 8004af8:	b004      	add	sp, #16
 8004afa:	bd80      	pop	{r7, pc}

08004afc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e04a      	b.n	8004ba4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	223d      	movs	r2, #61	@ 0x3d
 8004b12:	5c9b      	ldrb	r3, [r3, r2]
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d107      	bne.n	8004b2a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	223c      	movs	r2, #60	@ 0x3c
 8004b1e:	2100      	movs	r1, #0
 8004b20:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	0018      	movs	r0, r3
 8004b26:	f7fd fea3 	bl	8002870 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	223d      	movs	r2, #61	@ 0x3d
 8004b2e:	2102      	movs	r1, #2
 8004b30:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3304      	adds	r3, #4
 8004b3a:	0019      	movs	r1, r3
 8004b3c:	0010      	movs	r0, r2
 8004b3e:	f000 f995 	bl	8004e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2248      	movs	r2, #72	@ 0x48
 8004b46:	2101      	movs	r1, #1
 8004b48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	223e      	movs	r2, #62	@ 0x3e
 8004b4e:	2101      	movs	r1, #1
 8004b50:	5499      	strb	r1, [r3, r2]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	223f      	movs	r2, #63	@ 0x3f
 8004b56:	2101      	movs	r1, #1
 8004b58:	5499      	strb	r1, [r3, r2]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2240      	movs	r2, #64	@ 0x40
 8004b5e:	2101      	movs	r1, #1
 8004b60:	5499      	strb	r1, [r3, r2]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2241      	movs	r2, #65	@ 0x41
 8004b66:	2101      	movs	r1, #1
 8004b68:	5499      	strb	r1, [r3, r2]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2242      	movs	r2, #66	@ 0x42
 8004b6e:	2101      	movs	r1, #1
 8004b70:	5499      	strb	r1, [r3, r2]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2243      	movs	r2, #67	@ 0x43
 8004b76:	2101      	movs	r1, #1
 8004b78:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2244      	movs	r2, #68	@ 0x44
 8004b7e:	2101      	movs	r1, #1
 8004b80:	5499      	strb	r1, [r3, r2]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2245      	movs	r2, #69	@ 0x45
 8004b86:	2101      	movs	r1, #1
 8004b88:	5499      	strb	r1, [r3, r2]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2246      	movs	r2, #70	@ 0x46
 8004b8e:	2101      	movs	r1, #1
 8004b90:	5499      	strb	r1, [r3, r2]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2247      	movs	r2, #71	@ 0x47
 8004b96:	2101      	movs	r1, #1
 8004b98:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	223d      	movs	r2, #61	@ 0x3d
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	b002      	add	sp, #8
 8004baa:	bd80      	pop	{r7, pc}

08004bac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e04a      	b.n	8004c54 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	223d      	movs	r2, #61	@ 0x3d
 8004bc2:	5c9b      	ldrb	r3, [r3, r2]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d107      	bne.n	8004bda <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	223c      	movs	r2, #60	@ 0x3c
 8004bce:	2100      	movs	r1, #0
 8004bd0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	f000 f841 	bl	8004c5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	223d      	movs	r2, #61	@ 0x3d
 8004bde:	2102      	movs	r1, #2
 8004be0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	3304      	adds	r3, #4
 8004bea:	0019      	movs	r1, r3
 8004bec:	0010      	movs	r0, r2
 8004bee:	f000 f93d 	bl	8004e6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2248      	movs	r2, #72	@ 0x48
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	223e      	movs	r2, #62	@ 0x3e
 8004bfe:	2101      	movs	r1, #1
 8004c00:	5499      	strb	r1, [r3, r2]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	223f      	movs	r2, #63	@ 0x3f
 8004c06:	2101      	movs	r1, #1
 8004c08:	5499      	strb	r1, [r3, r2]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2240      	movs	r2, #64	@ 0x40
 8004c0e:	2101      	movs	r1, #1
 8004c10:	5499      	strb	r1, [r3, r2]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2241      	movs	r2, #65	@ 0x41
 8004c16:	2101      	movs	r1, #1
 8004c18:	5499      	strb	r1, [r3, r2]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2242      	movs	r2, #66	@ 0x42
 8004c1e:	2101      	movs	r1, #1
 8004c20:	5499      	strb	r1, [r3, r2]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2243      	movs	r2, #67	@ 0x43
 8004c26:	2101      	movs	r1, #1
 8004c28:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2244      	movs	r2, #68	@ 0x44
 8004c2e:	2101      	movs	r1, #1
 8004c30:	5499      	strb	r1, [r3, r2]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2245      	movs	r2, #69	@ 0x45
 8004c36:	2101      	movs	r1, #1
 8004c38:	5499      	strb	r1, [r3, r2]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2246      	movs	r2, #70	@ 0x46
 8004c3e:	2101      	movs	r1, #1
 8004c40:	5499      	strb	r1, [r3, r2]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2247      	movs	r2, #71	@ 0x47
 8004c46:	2101      	movs	r1, #1
 8004c48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	223d      	movs	r2, #61	@ 0x3d
 8004c4e:	2101      	movs	r1, #1
 8004c50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	0018      	movs	r0, r3
 8004c56:	46bd      	mov	sp, r7
 8004c58:	b002      	add	sp, #8
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c64:	46c0      	nop			@ (mov r8, r8)
 8004c66:	46bd      	mov	sp, r7
 8004c68:	b002      	add	sp, #8
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c78:	2317      	movs	r3, #23
 8004c7a:	18fb      	adds	r3, r7, r3
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	223c      	movs	r2, #60	@ 0x3c
 8004c84:	5c9b      	ldrb	r3, [r3, r2]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d101      	bne.n	8004c8e <HAL_TIM_PWM_ConfigChannel+0x22>
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	e0e5      	b.n	8004e5a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	223c      	movs	r2, #60	@ 0x3c
 8004c92:	2101      	movs	r1, #1
 8004c94:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b14      	cmp	r3, #20
 8004c9a:	d900      	bls.n	8004c9e <HAL_TIM_PWM_ConfigChannel+0x32>
 8004c9c:	e0d1      	b.n	8004e42 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	009a      	lsls	r2, r3, #2
 8004ca2:	4b70      	ldr	r3, [pc, #448]	@ (8004e64 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004ca4:	18d3      	adds	r3, r2, r3
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	0011      	movs	r1, r2
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	f000 f972 	bl	8004f9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2108      	movs	r1, #8
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699a      	ldr	r2, [r3, #24]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2104      	movs	r1, #4
 8004cd4:	438a      	bics	r2, r1
 8004cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6999      	ldr	r1, [r3, #24]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	691a      	ldr	r2, [r3, #16]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	619a      	str	r2, [r3, #24]
      break;
 8004cea:	e0af      	b.n	8004e4c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	0011      	movs	r1, r2
 8004cf4:	0018      	movs	r0, r3
 8004cf6:	f000 f9db 	bl	80050b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	699a      	ldr	r2, [r3, #24]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2180      	movs	r1, #128	@ 0x80
 8004d06:	0109      	lsls	r1, r1, #4
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	699a      	ldr	r2, [r3, #24]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4954      	ldr	r1, [pc, #336]	@ (8004e68 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004d18:	400a      	ands	r2, r1
 8004d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6999      	ldr	r1, [r3, #24]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	021a      	lsls	r2, r3, #8
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	619a      	str	r2, [r3, #24]
      break;
 8004d30:	e08c      	b.n	8004e4c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	0011      	movs	r1, r2
 8004d3a:	0018      	movs	r0, r3
 8004d3c:	f000 fa3c 	bl	80051b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	69da      	ldr	r2, [r3, #28]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2108      	movs	r1, #8
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	69da      	ldr	r2, [r3, #28]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2104      	movs	r1, #4
 8004d5c:	438a      	bics	r2, r1
 8004d5e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	69d9      	ldr	r1, [r3, #28]
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	691a      	ldr	r2, [r3, #16]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	61da      	str	r2, [r3, #28]
      break;
 8004d72:	e06b      	b.n	8004e4c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68ba      	ldr	r2, [r7, #8]
 8004d7a:	0011      	movs	r1, r2
 8004d7c:	0018      	movs	r0, r3
 8004d7e:	f000 faa3 	bl	80052c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	69da      	ldr	r2, [r3, #28]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2180      	movs	r1, #128	@ 0x80
 8004d8e:	0109      	lsls	r1, r1, #4
 8004d90:	430a      	orrs	r2, r1
 8004d92:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	69da      	ldr	r2, [r3, #28]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4932      	ldr	r1, [pc, #200]	@ (8004e68 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004da0:	400a      	ands	r2, r1
 8004da2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	69d9      	ldr	r1, [r3, #28]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	021a      	lsls	r2, r3, #8
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	430a      	orrs	r2, r1
 8004db6:	61da      	str	r2, [r3, #28]
      break;
 8004db8:	e048      	b.n	8004e4c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	0011      	movs	r1, r2
 8004dc2:	0018      	movs	r0, r3
 8004dc4:	f000 faea 	bl	800539c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2108      	movs	r1, #8
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2104      	movs	r1, #4
 8004de4:	438a      	bics	r2, r1
 8004de6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	691a      	ldr	r2, [r3, #16]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004dfa:	e027      	b.n	8004e4c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	0011      	movs	r1, r2
 8004e04:	0018      	movs	r0, r3
 8004e06:	f000 fb29 	bl	800545c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2180      	movs	r1, #128	@ 0x80
 8004e16:	0109      	lsls	r1, r1, #4
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4910      	ldr	r1, [pc, #64]	@ (8004e68 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004e28:	400a      	ands	r2, r1
 8004e2a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	021a      	lsls	r2, r3, #8
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004e40:	e004      	b.n	8004e4c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004e42:	2317      	movs	r3, #23
 8004e44:	18fb      	adds	r3, r7, r3
 8004e46:	2201      	movs	r2, #1
 8004e48:	701a      	strb	r2, [r3, #0]
      break;
 8004e4a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	223c      	movs	r2, #60	@ 0x3c
 8004e50:	2100      	movs	r1, #0
 8004e52:	5499      	strb	r1, [r3, r2]

  return status;
 8004e54:	2317      	movs	r3, #23
 8004e56:	18fb      	adds	r3, r7, r3
 8004e58:	781b      	ldrb	r3, [r3, #0]
}
 8004e5a:	0018      	movs	r0, r3
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	b006      	add	sp, #24
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	46c0      	nop			@ (mov r8, r8)
 8004e64:	0800815c 	.word	0x0800815c
 8004e68:	fffffbff 	.word	0xfffffbff

08004e6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f7c <TIM_Base_SetConfig+0x110>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d00c      	beq.n	8004e9e <TIM_Base_SetConfig+0x32>
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	2380      	movs	r3, #128	@ 0x80
 8004e88:	05db      	lsls	r3, r3, #23
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d007      	beq.n	8004e9e <TIM_Base_SetConfig+0x32>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a3b      	ldr	r2, [pc, #236]	@ (8004f80 <TIM_Base_SetConfig+0x114>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d003      	beq.n	8004e9e <TIM_Base_SetConfig+0x32>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a3a      	ldr	r2, [pc, #232]	@ (8004f84 <TIM_Base_SetConfig+0x118>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d108      	bne.n	8004eb0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2270      	movs	r2, #112	@ 0x70
 8004ea2:	4393      	bics	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a32      	ldr	r2, [pc, #200]	@ (8004f7c <TIM_Base_SetConfig+0x110>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d01c      	beq.n	8004ef2 <TIM_Base_SetConfig+0x86>
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	2380      	movs	r3, #128	@ 0x80
 8004ebc:	05db      	lsls	r3, r3, #23
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d017      	beq.n	8004ef2 <TIM_Base_SetConfig+0x86>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a2e      	ldr	r2, [pc, #184]	@ (8004f80 <TIM_Base_SetConfig+0x114>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d013      	beq.n	8004ef2 <TIM_Base_SetConfig+0x86>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8004f84 <TIM_Base_SetConfig+0x118>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d00f      	beq.n	8004ef2 <TIM_Base_SetConfig+0x86>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a2c      	ldr	r2, [pc, #176]	@ (8004f88 <TIM_Base_SetConfig+0x11c>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00b      	beq.n	8004ef2 <TIM_Base_SetConfig+0x86>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a2b      	ldr	r2, [pc, #172]	@ (8004f8c <TIM_Base_SetConfig+0x120>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d007      	beq.n	8004ef2 <TIM_Base_SetConfig+0x86>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8004f90 <TIM_Base_SetConfig+0x124>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_Base_SetConfig+0x86>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a29      	ldr	r2, [pc, #164]	@ (8004f94 <TIM_Base_SetConfig+0x128>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d108      	bne.n	8004f04 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	4a28      	ldr	r2, [pc, #160]	@ (8004f98 <TIM_Base_SetConfig+0x12c>)
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2280      	movs	r2, #128	@ 0x80
 8004f08:	4393      	bics	r3, r2
 8004f0a:	001a      	movs	r2, r3
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	695b      	ldr	r3, [r3, #20]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	689a      	ldr	r2, [r3, #8]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a13      	ldr	r2, [pc, #76]	@ (8004f7c <TIM_Base_SetConfig+0x110>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d00b      	beq.n	8004f4a <TIM_Base_SetConfig+0xde>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a15      	ldr	r2, [pc, #84]	@ (8004f8c <TIM_Base_SetConfig+0x120>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d007      	beq.n	8004f4a <TIM_Base_SetConfig+0xde>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a14      	ldr	r2, [pc, #80]	@ (8004f90 <TIM_Base_SetConfig+0x124>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d003      	beq.n	8004f4a <TIM_Base_SetConfig+0xde>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a13      	ldr	r2, [pc, #76]	@ (8004f94 <TIM_Base_SetConfig+0x128>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d103      	bne.n	8004f52 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	691a      	ldr	r2, [r3, #16]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2201      	movs	r2, #1
 8004f56:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	4013      	ands	r3, r2
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d106      	bne.n	8004f72 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	4393      	bics	r3, r2
 8004f6c:	001a      	movs	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	611a      	str	r2, [r3, #16]
  }
}
 8004f72:	46c0      	nop			@ (mov r8, r8)
 8004f74:	46bd      	mov	sp, r7
 8004f76:	b004      	add	sp, #16
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	46c0      	nop			@ (mov r8, r8)
 8004f7c:	40012c00 	.word	0x40012c00
 8004f80:	40000400 	.word	0x40000400
 8004f84:	40000800 	.word	0x40000800
 8004f88:	40002000 	.word	0x40002000
 8004f8c:	40014000 	.word	0x40014000
 8004f90:	40014400 	.word	0x40014400
 8004f94:	40014800 	.word	0x40014800
 8004f98:	fffffcff 	.word	0xfffffcff

08004f9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b086      	sub	sp, #24
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	4393      	bics	r3, r2
 8004fb4:	001a      	movs	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	699b      	ldr	r3, [r3, #24]
 8004fc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4a32      	ldr	r2, [pc, #200]	@ (8005094 <TIM_OC1_SetConfig+0xf8>)
 8004fca:	4013      	ands	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2203      	movs	r2, #3
 8004fd2:	4393      	bics	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	4393      	bics	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a28      	ldr	r2, [pc, #160]	@ (8005098 <TIM_OC1_SetConfig+0xfc>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00b      	beq.n	8005012 <TIM_OC1_SetConfig+0x76>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a27      	ldr	r2, [pc, #156]	@ (800509c <TIM_OC1_SetConfig+0x100>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d007      	beq.n	8005012 <TIM_OC1_SetConfig+0x76>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a26      	ldr	r2, [pc, #152]	@ (80050a0 <TIM_OC1_SetConfig+0x104>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d003      	beq.n	8005012 <TIM_OC1_SetConfig+0x76>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a25      	ldr	r2, [pc, #148]	@ (80050a4 <TIM_OC1_SetConfig+0x108>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d10c      	bne.n	800502c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2208      	movs	r2, #8
 8005016:	4393      	bics	r3, r2
 8005018:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	4313      	orrs	r3, r2
 8005022:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	2204      	movs	r2, #4
 8005028:	4393      	bics	r3, r2
 800502a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a1a      	ldr	r2, [pc, #104]	@ (8005098 <TIM_OC1_SetConfig+0xfc>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d00b      	beq.n	800504c <TIM_OC1_SetConfig+0xb0>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a19      	ldr	r2, [pc, #100]	@ (800509c <TIM_OC1_SetConfig+0x100>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d007      	beq.n	800504c <TIM_OC1_SetConfig+0xb0>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a18      	ldr	r2, [pc, #96]	@ (80050a0 <TIM_OC1_SetConfig+0x104>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d003      	beq.n	800504c <TIM_OC1_SetConfig+0xb0>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a17      	ldr	r2, [pc, #92]	@ (80050a4 <TIM_OC1_SetConfig+0x108>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d111      	bne.n	8005070 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	4a16      	ldr	r2, [pc, #88]	@ (80050a8 <TIM_OC1_SetConfig+0x10c>)
 8005050:	4013      	ands	r3, r2
 8005052:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	4a15      	ldr	r2, [pc, #84]	@ (80050ac <TIM_OC1_SetConfig+0x110>)
 8005058:	4013      	ands	r3, r2
 800505a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	4313      	orrs	r3, r2
 800506e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685a      	ldr	r2, [r3, #4]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	621a      	str	r2, [r3, #32]
}
 800508a:	46c0      	nop			@ (mov r8, r8)
 800508c:	46bd      	mov	sp, r7
 800508e:	b006      	add	sp, #24
 8005090:	bd80      	pop	{r7, pc}
 8005092:	46c0      	nop			@ (mov r8, r8)
 8005094:	fffeff8f 	.word	0xfffeff8f
 8005098:	40012c00 	.word	0x40012c00
 800509c:	40014000 	.word	0x40014000
 80050a0:	40014400 	.word	0x40014400
 80050a4:	40014800 	.word	0x40014800
 80050a8:	fffffeff 	.word	0xfffffeff
 80050ac:	fffffdff 	.word	0xfffffdff

080050b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a1b      	ldr	r3, [r3, #32]
 80050c4:	2210      	movs	r2, #16
 80050c6:	4393      	bics	r3, r2
 80050c8:	001a      	movs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005198 <TIM_OC2_SetConfig+0xe8>)
 80050de:	4013      	ands	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	4a2d      	ldr	r2, [pc, #180]	@ (800519c <TIM_OC2_SetConfig+0xec>)
 80050e6:	4013      	ands	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	021b      	lsls	r3, r3, #8
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	2220      	movs	r2, #32
 80050fa:	4393      	bics	r3, r2
 80050fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a24      	ldr	r2, [pc, #144]	@ (80051a0 <TIM_OC2_SetConfig+0xf0>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d10d      	bne.n	800512e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	2280      	movs	r2, #128	@ 0x80
 8005116:	4393      	bics	r3, r2
 8005118:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	011b      	lsls	r3, r3, #4
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	4313      	orrs	r3, r2
 8005124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	2240      	movs	r2, #64	@ 0x40
 800512a:	4393      	bics	r3, r2
 800512c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a1b      	ldr	r2, [pc, #108]	@ (80051a0 <TIM_OC2_SetConfig+0xf0>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d00b      	beq.n	800514e <TIM_OC2_SetConfig+0x9e>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a1a      	ldr	r2, [pc, #104]	@ (80051a4 <TIM_OC2_SetConfig+0xf4>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d007      	beq.n	800514e <TIM_OC2_SetConfig+0x9e>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a19      	ldr	r2, [pc, #100]	@ (80051a8 <TIM_OC2_SetConfig+0xf8>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d003      	beq.n	800514e <TIM_OC2_SetConfig+0x9e>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a18      	ldr	r2, [pc, #96]	@ (80051ac <TIM_OC2_SetConfig+0xfc>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d113      	bne.n	8005176 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	4a17      	ldr	r2, [pc, #92]	@ (80051b0 <TIM_OC2_SetConfig+0x100>)
 8005152:	4013      	ands	r3, r2
 8005154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	4a16      	ldr	r2, [pc, #88]	@ (80051b4 <TIM_OC2_SetConfig+0x104>)
 800515a:	4013      	ands	r3, r2
 800515c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	4313      	orrs	r3, r2
 8005174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685a      	ldr	r2, [r3, #4]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	621a      	str	r2, [r3, #32]
}
 8005190:	46c0      	nop			@ (mov r8, r8)
 8005192:	46bd      	mov	sp, r7
 8005194:	b006      	add	sp, #24
 8005196:	bd80      	pop	{r7, pc}
 8005198:	feff8fff 	.word	0xfeff8fff
 800519c:	fffffcff 	.word	0xfffffcff
 80051a0:	40012c00 	.word	0x40012c00
 80051a4:	40014000 	.word	0x40014000
 80051a8:	40014400 	.word	0x40014400
 80051ac:	40014800 	.word	0x40014800
 80051b0:	fffffbff 	.word	0xfffffbff
 80051b4:	fffff7ff 	.word	0xfffff7ff

080051b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	4a33      	ldr	r2, [pc, #204]	@ (800529c <TIM_OC3_SetConfig+0xe4>)
 80051ce:	401a      	ands	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4a2f      	ldr	r2, [pc, #188]	@ (80052a0 <TIM_OC3_SetConfig+0xe8>)
 80051e4:	4013      	ands	r3, r2
 80051e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2203      	movs	r2, #3
 80051ec:	4393      	bics	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	4a29      	ldr	r2, [pc, #164]	@ (80052a4 <TIM_OC3_SetConfig+0xec>)
 80051fe:	4013      	ands	r3, r2
 8005200:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	021b      	lsls	r3, r3, #8
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	4313      	orrs	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a25      	ldr	r2, [pc, #148]	@ (80052a8 <TIM_OC3_SetConfig+0xf0>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d10d      	bne.n	8005232 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	4a24      	ldr	r2, [pc, #144]	@ (80052ac <TIM_OC3_SetConfig+0xf4>)
 800521a:	4013      	ands	r3, r2
 800521c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	021b      	lsls	r3, r3, #8
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	4313      	orrs	r3, r2
 8005228:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	4a20      	ldr	r2, [pc, #128]	@ (80052b0 <TIM_OC3_SetConfig+0xf8>)
 800522e:	4013      	ands	r3, r2
 8005230:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a1c      	ldr	r2, [pc, #112]	@ (80052a8 <TIM_OC3_SetConfig+0xf0>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d00b      	beq.n	8005252 <TIM_OC3_SetConfig+0x9a>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a1d      	ldr	r2, [pc, #116]	@ (80052b4 <TIM_OC3_SetConfig+0xfc>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d007      	beq.n	8005252 <TIM_OC3_SetConfig+0x9a>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a1c      	ldr	r2, [pc, #112]	@ (80052b8 <TIM_OC3_SetConfig+0x100>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d003      	beq.n	8005252 <TIM_OC3_SetConfig+0x9a>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a1b      	ldr	r2, [pc, #108]	@ (80052bc <TIM_OC3_SetConfig+0x104>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d113      	bne.n	800527a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4a1a      	ldr	r2, [pc, #104]	@ (80052c0 <TIM_OC3_SetConfig+0x108>)
 8005256:	4013      	ands	r3, r2
 8005258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4a19      	ldr	r2, [pc, #100]	@ (80052c4 <TIM_OC3_SetConfig+0x10c>)
 800525e:	4013      	ands	r3, r2
 8005260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	4313      	orrs	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	4313      	orrs	r3, r2
 8005278:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	621a      	str	r2, [r3, #32]
}
 8005294:	46c0      	nop			@ (mov r8, r8)
 8005296:	46bd      	mov	sp, r7
 8005298:	b006      	add	sp, #24
 800529a:	bd80      	pop	{r7, pc}
 800529c:	fffffeff 	.word	0xfffffeff
 80052a0:	fffeff8f 	.word	0xfffeff8f
 80052a4:	fffffdff 	.word	0xfffffdff
 80052a8:	40012c00 	.word	0x40012c00
 80052ac:	fffff7ff 	.word	0xfffff7ff
 80052b0:	fffffbff 	.word	0xfffffbff
 80052b4:	40014000 	.word	0x40014000
 80052b8:	40014400 	.word	0x40014400
 80052bc:	40014800 	.word	0x40014800
 80052c0:	ffffefff 	.word	0xffffefff
 80052c4:	ffffdfff 	.word	0xffffdfff

080052c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	4a26      	ldr	r2, [pc, #152]	@ (8005378 <TIM_OC4_SetConfig+0xb0>)
 80052de:	401a      	ands	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4a22      	ldr	r2, [pc, #136]	@ (800537c <TIM_OC4_SetConfig+0xb4>)
 80052f4:	4013      	ands	r3, r2
 80052f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	4a21      	ldr	r2, [pc, #132]	@ (8005380 <TIM_OC4_SetConfig+0xb8>)
 80052fc:	4013      	ands	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	021b      	lsls	r3, r3, #8
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	4313      	orrs	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	4a1d      	ldr	r2, [pc, #116]	@ (8005384 <TIM_OC4_SetConfig+0xbc>)
 8005310:	4013      	ands	r3, r2
 8005312:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	031b      	lsls	r3, r3, #12
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a19      	ldr	r2, [pc, #100]	@ (8005388 <TIM_OC4_SetConfig+0xc0>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00b      	beq.n	8005340 <TIM_OC4_SetConfig+0x78>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a18      	ldr	r2, [pc, #96]	@ (800538c <TIM_OC4_SetConfig+0xc4>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d007      	beq.n	8005340 <TIM_OC4_SetConfig+0x78>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a17      	ldr	r2, [pc, #92]	@ (8005390 <TIM_OC4_SetConfig+0xc8>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d003      	beq.n	8005340 <TIM_OC4_SetConfig+0x78>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a16      	ldr	r2, [pc, #88]	@ (8005394 <TIM_OC4_SetConfig+0xcc>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d109      	bne.n	8005354 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	4a15      	ldr	r2, [pc, #84]	@ (8005398 <TIM_OC4_SetConfig+0xd0>)
 8005344:	4013      	ands	r3, r2
 8005346:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	695b      	ldr	r3, [r3, #20]
 800534c:	019b      	lsls	r3, r3, #6
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	4313      	orrs	r3, r2
 8005352:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	693a      	ldr	r2, [r7, #16]
 800536c:	621a      	str	r2, [r3, #32]
}
 800536e:	46c0      	nop			@ (mov r8, r8)
 8005370:	46bd      	mov	sp, r7
 8005372:	b006      	add	sp, #24
 8005374:	bd80      	pop	{r7, pc}
 8005376:	46c0      	nop			@ (mov r8, r8)
 8005378:	ffffefff 	.word	0xffffefff
 800537c:	feff8fff 	.word	0xfeff8fff
 8005380:	fffffcff 	.word	0xfffffcff
 8005384:	ffffdfff 	.word	0xffffdfff
 8005388:	40012c00 	.word	0x40012c00
 800538c:	40014000 	.word	0x40014000
 8005390:	40014400 	.word	0x40014400
 8005394:	40014800 	.word	0x40014800
 8005398:	ffffbfff 	.word	0xffffbfff

0800539c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	4a23      	ldr	r2, [pc, #140]	@ (8005440 <TIM_OC5_SetConfig+0xa4>)
 80053b2:	401a      	ands	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005444 <TIM_OC5_SetConfig+0xa8>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005448 <TIM_OC5_SetConfig+0xac>)
 80053da:	4013      	ands	r3, r2
 80053dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	041b      	lsls	r3, r3, #16
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a17      	ldr	r2, [pc, #92]	@ (800544c <TIM_OC5_SetConfig+0xb0>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d00b      	beq.n	800540a <TIM_OC5_SetConfig+0x6e>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a16      	ldr	r2, [pc, #88]	@ (8005450 <TIM_OC5_SetConfig+0xb4>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d007      	beq.n	800540a <TIM_OC5_SetConfig+0x6e>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a15      	ldr	r2, [pc, #84]	@ (8005454 <TIM_OC5_SetConfig+0xb8>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d003      	beq.n	800540a <TIM_OC5_SetConfig+0x6e>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a14      	ldr	r2, [pc, #80]	@ (8005458 <TIM_OC5_SetConfig+0xbc>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d109      	bne.n	800541e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	4a0c      	ldr	r2, [pc, #48]	@ (8005440 <TIM_OC5_SetConfig+0xa4>)
 800540e:	4013      	ands	r3, r2
 8005410:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	021b      	lsls	r3, r3, #8
 8005418:	697a      	ldr	r2, [r7, #20]
 800541a:	4313      	orrs	r3, r2
 800541c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	621a      	str	r2, [r3, #32]
}
 8005438:	46c0      	nop			@ (mov r8, r8)
 800543a:	46bd      	mov	sp, r7
 800543c:	b006      	add	sp, #24
 800543e:	bd80      	pop	{r7, pc}
 8005440:	fffeffff 	.word	0xfffeffff
 8005444:	fffeff8f 	.word	0xfffeff8f
 8005448:	fffdffff 	.word	0xfffdffff
 800544c:	40012c00 	.word	0x40012c00
 8005450:	40014000 	.word	0x40014000
 8005454:	40014400 	.word	0x40014400
 8005458:	40014800 	.word	0x40014800

0800545c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b086      	sub	sp, #24
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	4a24      	ldr	r2, [pc, #144]	@ (8005504 <TIM_OC6_SetConfig+0xa8>)
 8005472:	401a      	ands	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	4a20      	ldr	r2, [pc, #128]	@ (8005508 <TIM_OC6_SetConfig+0xac>)
 8005488:	4013      	ands	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	021b      	lsls	r3, r3, #8
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4313      	orrs	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	4a1c      	ldr	r2, [pc, #112]	@ (800550c <TIM_OC6_SetConfig+0xb0>)
 800549c:	4013      	ands	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	051b      	lsls	r3, r3, #20
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a18      	ldr	r2, [pc, #96]	@ (8005510 <TIM_OC6_SetConfig+0xb4>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d00b      	beq.n	80054cc <TIM_OC6_SetConfig+0x70>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a17      	ldr	r2, [pc, #92]	@ (8005514 <TIM_OC6_SetConfig+0xb8>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d007      	beq.n	80054cc <TIM_OC6_SetConfig+0x70>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a16      	ldr	r2, [pc, #88]	@ (8005518 <TIM_OC6_SetConfig+0xbc>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d003      	beq.n	80054cc <TIM_OC6_SetConfig+0x70>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a15      	ldr	r2, [pc, #84]	@ (800551c <TIM_OC6_SetConfig+0xc0>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d109      	bne.n	80054e0 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	4a14      	ldr	r2, [pc, #80]	@ (8005520 <TIM_OC6_SetConfig+0xc4>)
 80054d0:	4013      	ands	r3, r2
 80054d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	029b      	lsls	r3, r3, #10
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	4313      	orrs	r3, r2
 80054de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	621a      	str	r2, [r3, #32]
}
 80054fa:	46c0      	nop			@ (mov r8, r8)
 80054fc:	46bd      	mov	sp, r7
 80054fe:	b006      	add	sp, #24
 8005500:	bd80      	pop	{r7, pc}
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	ffefffff 	.word	0xffefffff
 8005508:	feff8fff 	.word	0xfeff8fff
 800550c:	ffdfffff 	.word	0xffdfffff
 8005510:	40012c00 	.word	0x40012c00
 8005514:	40014000 	.word	0x40014000
 8005518:	40014400 	.word	0x40014400
 800551c:	40014800 	.word	0x40014800
 8005520:	fffbffff 	.word	0xfffbffff

08005524 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	223c      	movs	r2, #60	@ 0x3c
 8005536:	5c9b      	ldrb	r3, [r3, r2]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800553c:	2302      	movs	r3, #2
 800553e:	e06f      	b.n	8005620 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	223c      	movs	r2, #60	@ 0x3c
 8005544:	2101      	movs	r1, #1
 8005546:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	22ff      	movs	r2, #255	@ 0xff
 800554c:	4393      	bics	r3, r2
 800554e:	001a      	movs	r2, r3
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	4313      	orrs	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	4a33      	ldr	r2, [pc, #204]	@ (8005628 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800555c:	401a      	ands	r2, r3
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4a30      	ldr	r2, [pc, #192]	@ (800562c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800556a:	401a      	ands	r2, r3
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	4313      	orrs	r3, r2
 8005572:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	4a2e      	ldr	r2, [pc, #184]	@ (8005630 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8005578:	401a      	ands	r2, r3
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	4a2b      	ldr	r2, [pc, #172]	@ (8005634 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005586:	401a      	ands	r2, r3
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	4313      	orrs	r3, r2
 800558e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4a29      	ldr	r2, [pc, #164]	@ (8005638 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005594:	401a      	ands	r2, r3
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	4313      	orrs	r3, r2
 800559c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	4a26      	ldr	r2, [pc, #152]	@ (800563c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80055a2:	401a      	ands	r2, r3
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a8:	4313      	orrs	r3, r2
 80055aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4a24      	ldr	r2, [pc, #144]	@ (8005640 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80055b0:	401a      	ands	r2, r3
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	041b      	lsls	r3, r3, #16
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4a21      	ldr	r2, [pc, #132]	@ (8005644 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80055c0:	401a      	ands	r2, r3
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a1e      	ldr	r2, [pc, #120]	@ (8005648 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d11c      	bne.n	800560e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	4a1d      	ldr	r2, [pc, #116]	@ (800564c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 80055d8:	401a      	ands	r2, r3
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055de:	051b      	lsls	r3, r3, #20
 80055e0:	4313      	orrs	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	4a1a      	ldr	r2, [pc, #104]	@ (8005650 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80055e8:	401a      	ands	r2, r3
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	4a17      	ldr	r2, [pc, #92]	@ (8005654 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80055f6:	401a      	ands	r2, r3
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4a15      	ldr	r2, [pc, #84]	@ (8005658 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8005604:	401a      	ands	r2, r3
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	223c      	movs	r2, #60	@ 0x3c
 800561a:	2100      	movs	r1, #0
 800561c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800561e:	2300      	movs	r3, #0
}
 8005620:	0018      	movs	r0, r3
 8005622:	46bd      	mov	sp, r7
 8005624:	b004      	add	sp, #16
 8005626:	bd80      	pop	{r7, pc}
 8005628:	fffffcff 	.word	0xfffffcff
 800562c:	fffffbff 	.word	0xfffffbff
 8005630:	fffff7ff 	.word	0xfffff7ff
 8005634:	ffffefff 	.word	0xffffefff
 8005638:	ffffdfff 	.word	0xffffdfff
 800563c:	ffffbfff 	.word	0xffffbfff
 8005640:	fff0ffff 	.word	0xfff0ffff
 8005644:	efffffff 	.word	0xefffffff
 8005648:	40012c00 	.word	0x40012c00
 800564c:	ff0fffff 	.word	0xff0fffff
 8005650:	feffffff 	.word	0xfeffffff
 8005654:	fdffffff 	.word	0xfdffffff
 8005658:	dfffffff 	.word	0xdfffffff

0800565c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e046      	b.n	80056fc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2288      	movs	r2, #136	@ 0x88
 8005672:	589b      	ldr	r3, [r3, r2]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d107      	bne.n	8005688 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2284      	movs	r2, #132	@ 0x84
 800567c:	2100      	movs	r1, #0
 800567e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	0018      	movs	r0, r3
 8005684:	f7fd f950 	bl	8002928 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2288      	movs	r2, #136	@ 0x88
 800568c:	2124      	movs	r1, #36	@ 0x24
 800568e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2101      	movs	r1, #1
 800569c:	438a      	bics	r2, r1
 800569e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	0018      	movs	r0, r3
 80056ac:	f000 fc68 	bl	8005f80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	0018      	movs	r0, r3
 80056b4:	f000 f90e 	bl	80058d4 <UART_SetConfig>
 80056b8:	0003      	movs	r3, r0
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d101      	bne.n	80056c2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e01c      	b.n	80056fc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	490d      	ldr	r1, [pc, #52]	@ (8005704 <HAL_UART_Init+0xa8>)
 80056ce:	400a      	ands	r2, r1
 80056d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689a      	ldr	r2, [r3, #8]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	212a      	movs	r1, #42	@ 0x2a
 80056de:	438a      	bics	r2, r1
 80056e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2101      	movs	r1, #1
 80056ee:	430a      	orrs	r2, r1
 80056f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	0018      	movs	r0, r3
 80056f6:	f000 fcf7 	bl	80060e8 <UART_CheckIdleState>
 80056fa:	0003      	movs	r3, r0
}
 80056fc:	0018      	movs	r0, r3
 80056fe:	46bd      	mov	sp, r7
 8005700:	b002      	add	sp, #8
 8005702:	bd80      	pop	{r7, pc}
 8005704:	ffffb7ff 	.word	0xffffb7ff

08005708 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b08a      	sub	sp, #40	@ 0x28
 800570c:	af02      	add	r7, sp, #8
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	603b      	str	r3, [r7, #0]
 8005714:	1dbb      	adds	r3, r7, #6
 8005716:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	228c      	movs	r2, #140	@ 0x8c
 800571c:	589b      	ldr	r3, [r3, r2]
 800571e:	2b20      	cmp	r3, #32
 8005720:	d000      	beq.n	8005724 <HAL_UART_Receive+0x1c>
 8005722:	e0d0      	b.n	80058c6 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d003      	beq.n	8005732 <HAL_UART_Receive+0x2a>
 800572a:	1dbb      	adds	r3, r7, #6
 800572c:	881b      	ldrh	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e0c8      	b.n	80058c8 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689a      	ldr	r2, [r3, #8]
 800573a:	2380      	movs	r3, #128	@ 0x80
 800573c:	015b      	lsls	r3, r3, #5
 800573e:	429a      	cmp	r2, r3
 8005740:	d109      	bne.n	8005756 <HAL_UART_Receive+0x4e>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d105      	bne.n	8005756 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2201      	movs	r2, #1
 800574e:	4013      	ands	r3, r2
 8005750:	d001      	beq.n	8005756 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e0b8      	b.n	80058c8 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2290      	movs	r2, #144	@ 0x90
 800575a:	2100      	movs	r1, #0
 800575c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	228c      	movs	r2, #140	@ 0x8c
 8005762:	2122      	movs	r1, #34	@ 0x22
 8005764:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800576c:	f7fd fae6 	bl	8002d3c <HAL_GetTick>
 8005770:	0003      	movs	r3, r0
 8005772:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	1dba      	adds	r2, r7, #6
 8005778:	215c      	movs	r1, #92	@ 0x5c
 800577a:	8812      	ldrh	r2, [r2, #0]
 800577c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	1dba      	adds	r2, r7, #6
 8005782:	215e      	movs	r1, #94	@ 0x5e
 8005784:	8812      	ldrh	r2, [r2, #0]
 8005786:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	2380      	movs	r3, #128	@ 0x80
 800578e:	015b      	lsls	r3, r3, #5
 8005790:	429a      	cmp	r2, r3
 8005792:	d10d      	bne.n	80057b0 <HAL_UART_Receive+0xa8>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d104      	bne.n	80057a6 <HAL_UART_Receive+0x9e>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2260      	movs	r2, #96	@ 0x60
 80057a0:	494b      	ldr	r1, [pc, #300]	@ (80058d0 <HAL_UART_Receive+0x1c8>)
 80057a2:	5299      	strh	r1, [r3, r2]
 80057a4:	e02e      	b.n	8005804 <HAL_UART_Receive+0xfc>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2260      	movs	r2, #96	@ 0x60
 80057aa:	21ff      	movs	r1, #255	@ 0xff
 80057ac:	5299      	strh	r1, [r3, r2]
 80057ae:	e029      	b.n	8005804 <HAL_UART_Receive+0xfc>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10d      	bne.n	80057d4 <HAL_UART_Receive+0xcc>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d104      	bne.n	80057ca <HAL_UART_Receive+0xc2>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2260      	movs	r2, #96	@ 0x60
 80057c4:	21ff      	movs	r1, #255	@ 0xff
 80057c6:	5299      	strh	r1, [r3, r2]
 80057c8:	e01c      	b.n	8005804 <HAL_UART_Receive+0xfc>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2260      	movs	r2, #96	@ 0x60
 80057ce:	217f      	movs	r1, #127	@ 0x7f
 80057d0:	5299      	strh	r1, [r3, r2]
 80057d2:	e017      	b.n	8005804 <HAL_UART_Receive+0xfc>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	2380      	movs	r3, #128	@ 0x80
 80057da:	055b      	lsls	r3, r3, #21
 80057dc:	429a      	cmp	r2, r3
 80057de:	d10d      	bne.n	80057fc <HAL_UART_Receive+0xf4>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	691b      	ldr	r3, [r3, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d104      	bne.n	80057f2 <HAL_UART_Receive+0xea>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2260      	movs	r2, #96	@ 0x60
 80057ec:	217f      	movs	r1, #127	@ 0x7f
 80057ee:	5299      	strh	r1, [r3, r2]
 80057f0:	e008      	b.n	8005804 <HAL_UART_Receive+0xfc>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2260      	movs	r2, #96	@ 0x60
 80057f6:	213f      	movs	r1, #63	@ 0x3f
 80057f8:	5299      	strh	r1, [r3, r2]
 80057fa:	e003      	b.n	8005804 <HAL_UART_Receive+0xfc>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2260      	movs	r2, #96	@ 0x60
 8005800:	2100      	movs	r1, #0
 8005802:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8005804:	2312      	movs	r3, #18
 8005806:	18fb      	adds	r3, r7, r3
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	2160      	movs	r1, #96	@ 0x60
 800580c:	5a52      	ldrh	r2, [r2, r1]
 800580e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689a      	ldr	r2, [r3, #8]
 8005814:	2380      	movs	r3, #128	@ 0x80
 8005816:	015b      	lsls	r3, r3, #5
 8005818:	429a      	cmp	r2, r3
 800581a:	d108      	bne.n	800582e <HAL_UART_Receive+0x126>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d104      	bne.n	800582e <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8005824:	2300      	movs	r3, #0
 8005826:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	61bb      	str	r3, [r7, #24]
 800582c:	e003      	b.n	8005836 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005832:	2300      	movs	r3, #0
 8005834:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005836:	e03a      	b.n	80058ae <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005838:	697a      	ldr	r2, [r7, #20]
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	9300      	str	r3, [sp, #0]
 8005840:	0013      	movs	r3, r2
 8005842:	2200      	movs	r2, #0
 8005844:	2120      	movs	r1, #32
 8005846:	f000 fcf9 	bl	800623c <UART_WaitOnFlagUntilTimeout>
 800584a:	1e03      	subs	r3, r0, #0
 800584c:	d005      	beq.n	800585a <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	228c      	movs	r2, #140	@ 0x8c
 8005852:	2120      	movs	r1, #32
 8005854:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e036      	b.n	80058c8 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10e      	bne.n	800587e <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005866:	b29b      	uxth	r3, r3
 8005868:	2212      	movs	r2, #18
 800586a:	18ba      	adds	r2, r7, r2
 800586c:	8812      	ldrh	r2, [r2, #0]
 800586e:	4013      	ands	r3, r2
 8005870:	b29a      	uxth	r2, r3
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	3302      	adds	r3, #2
 800587a:	61bb      	str	r3, [r7, #24]
 800587c:	e00e      	b.n	800589c <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2212      	movs	r2, #18
 8005888:	18ba      	adds	r2, r7, r2
 800588a:	8812      	ldrh	r2, [r2, #0]
 800588c:	b2d2      	uxtb	r2, r2
 800588e:	4013      	ands	r3, r2
 8005890:	b2da      	uxtb	r2, r3
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	3301      	adds	r3, #1
 800589a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	225e      	movs	r2, #94	@ 0x5e
 80058a0:	5a9b      	ldrh	r3, [r3, r2]
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	3b01      	subs	r3, #1
 80058a6:	b299      	uxth	r1, r3
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	225e      	movs	r2, #94	@ 0x5e
 80058ac:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	225e      	movs	r2, #94	@ 0x5e
 80058b2:	5a9b      	ldrh	r3, [r3, r2]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1be      	bne.n	8005838 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	228c      	movs	r2, #140	@ 0x8c
 80058be:	2120      	movs	r1, #32
 80058c0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	e000      	b.n	80058c8 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80058c6:	2302      	movs	r3, #2
  }
}
 80058c8:	0018      	movs	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b008      	add	sp, #32
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	000001ff 	.word	0x000001ff

080058d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058d4:	b5b0      	push	{r4, r5, r7, lr}
 80058d6:	b090      	sub	sp, #64	@ 0x40
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058dc:	231a      	movs	r3, #26
 80058de:	2220      	movs	r2, #32
 80058e0:	189b      	adds	r3, r3, r2
 80058e2:	19db      	adds	r3, r3, r7
 80058e4:	2200      	movs	r2, #0
 80058e6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	431a      	orrs	r2, r3
 80058f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	431a      	orrs	r2, r3
 80058f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fa:	69db      	ldr	r3, [r3, #28]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4ac1      	ldr	r2, [pc, #772]	@ (8005c0c <UART_SetConfig+0x338>)
 8005908:	4013      	ands	r3, r2
 800590a:	0019      	movs	r1, r3
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005912:	430b      	orrs	r3, r1
 8005914:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	4abc      	ldr	r2, [pc, #752]	@ (8005c10 <UART_SetConfig+0x33c>)
 800591e:	4013      	ands	r3, r2
 8005920:	0018      	movs	r0, r3
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	68d9      	ldr	r1, [r3, #12]
 8005926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	0003      	movs	r3, r0
 800592c:	430b      	orrs	r3, r1
 800592e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4ab6      	ldr	r2, [pc, #728]	@ (8005c14 <UART_SetConfig+0x340>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d009      	beq.n	8005954 <UART_SetConfig+0x80>
 8005940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4ab4      	ldr	r2, [pc, #720]	@ (8005c18 <UART_SetConfig+0x344>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d004      	beq.n	8005954 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005950:	4313      	orrs	r3, r2
 8005952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	4ab0      	ldr	r2, [pc, #704]	@ (8005c1c <UART_SetConfig+0x348>)
 800595c:	4013      	ands	r3, r2
 800595e:	0019      	movs	r1, r3
 8005960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005966:	430b      	orrs	r3, r1
 8005968:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800596a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005970:	220f      	movs	r2, #15
 8005972:	4393      	bics	r3, r2
 8005974:	0018      	movs	r0, r3
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800597a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	0003      	movs	r3, r0
 8005980:	430b      	orrs	r3, r1
 8005982:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4aa5      	ldr	r2, [pc, #660]	@ (8005c20 <UART_SetConfig+0x34c>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d131      	bne.n	80059f2 <UART_SetConfig+0x11e>
 800598e:	4ba5      	ldr	r3, [pc, #660]	@ (8005c24 <UART_SetConfig+0x350>)
 8005990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005992:	2203      	movs	r2, #3
 8005994:	4013      	ands	r3, r2
 8005996:	2b03      	cmp	r3, #3
 8005998:	d01d      	beq.n	80059d6 <UART_SetConfig+0x102>
 800599a:	d823      	bhi.n	80059e4 <UART_SetConfig+0x110>
 800599c:	2b02      	cmp	r3, #2
 800599e:	d00c      	beq.n	80059ba <UART_SetConfig+0xe6>
 80059a0:	d820      	bhi.n	80059e4 <UART_SetConfig+0x110>
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d002      	beq.n	80059ac <UART_SetConfig+0xd8>
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d00e      	beq.n	80059c8 <UART_SetConfig+0xf4>
 80059aa:	e01b      	b.n	80059e4 <UART_SetConfig+0x110>
 80059ac:	231b      	movs	r3, #27
 80059ae:	2220      	movs	r2, #32
 80059b0:	189b      	adds	r3, r3, r2
 80059b2:	19db      	adds	r3, r3, r7
 80059b4:	2200      	movs	r2, #0
 80059b6:	701a      	strb	r2, [r3, #0]
 80059b8:	e154      	b.n	8005c64 <UART_SetConfig+0x390>
 80059ba:	231b      	movs	r3, #27
 80059bc:	2220      	movs	r2, #32
 80059be:	189b      	adds	r3, r3, r2
 80059c0:	19db      	adds	r3, r3, r7
 80059c2:	2202      	movs	r2, #2
 80059c4:	701a      	strb	r2, [r3, #0]
 80059c6:	e14d      	b.n	8005c64 <UART_SetConfig+0x390>
 80059c8:	231b      	movs	r3, #27
 80059ca:	2220      	movs	r2, #32
 80059cc:	189b      	adds	r3, r3, r2
 80059ce:	19db      	adds	r3, r3, r7
 80059d0:	2204      	movs	r2, #4
 80059d2:	701a      	strb	r2, [r3, #0]
 80059d4:	e146      	b.n	8005c64 <UART_SetConfig+0x390>
 80059d6:	231b      	movs	r3, #27
 80059d8:	2220      	movs	r2, #32
 80059da:	189b      	adds	r3, r3, r2
 80059dc:	19db      	adds	r3, r3, r7
 80059de:	2208      	movs	r2, #8
 80059e0:	701a      	strb	r2, [r3, #0]
 80059e2:	e13f      	b.n	8005c64 <UART_SetConfig+0x390>
 80059e4:	231b      	movs	r3, #27
 80059e6:	2220      	movs	r2, #32
 80059e8:	189b      	adds	r3, r3, r2
 80059ea:	19db      	adds	r3, r3, r7
 80059ec:	2210      	movs	r2, #16
 80059ee:	701a      	strb	r2, [r3, #0]
 80059f0:	e138      	b.n	8005c64 <UART_SetConfig+0x390>
 80059f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a8c      	ldr	r2, [pc, #560]	@ (8005c28 <UART_SetConfig+0x354>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d131      	bne.n	8005a60 <UART_SetConfig+0x18c>
 80059fc:	4b89      	ldr	r3, [pc, #548]	@ (8005c24 <UART_SetConfig+0x350>)
 80059fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a00:	220c      	movs	r2, #12
 8005a02:	4013      	ands	r3, r2
 8005a04:	2b0c      	cmp	r3, #12
 8005a06:	d01d      	beq.n	8005a44 <UART_SetConfig+0x170>
 8005a08:	d823      	bhi.n	8005a52 <UART_SetConfig+0x17e>
 8005a0a:	2b08      	cmp	r3, #8
 8005a0c:	d00c      	beq.n	8005a28 <UART_SetConfig+0x154>
 8005a0e:	d820      	bhi.n	8005a52 <UART_SetConfig+0x17e>
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d002      	beq.n	8005a1a <UART_SetConfig+0x146>
 8005a14:	2b04      	cmp	r3, #4
 8005a16:	d00e      	beq.n	8005a36 <UART_SetConfig+0x162>
 8005a18:	e01b      	b.n	8005a52 <UART_SetConfig+0x17e>
 8005a1a:	231b      	movs	r3, #27
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	189b      	adds	r3, r3, r2
 8005a20:	19db      	adds	r3, r3, r7
 8005a22:	2200      	movs	r2, #0
 8005a24:	701a      	strb	r2, [r3, #0]
 8005a26:	e11d      	b.n	8005c64 <UART_SetConfig+0x390>
 8005a28:	231b      	movs	r3, #27
 8005a2a:	2220      	movs	r2, #32
 8005a2c:	189b      	adds	r3, r3, r2
 8005a2e:	19db      	adds	r3, r3, r7
 8005a30:	2202      	movs	r2, #2
 8005a32:	701a      	strb	r2, [r3, #0]
 8005a34:	e116      	b.n	8005c64 <UART_SetConfig+0x390>
 8005a36:	231b      	movs	r3, #27
 8005a38:	2220      	movs	r2, #32
 8005a3a:	189b      	adds	r3, r3, r2
 8005a3c:	19db      	adds	r3, r3, r7
 8005a3e:	2204      	movs	r2, #4
 8005a40:	701a      	strb	r2, [r3, #0]
 8005a42:	e10f      	b.n	8005c64 <UART_SetConfig+0x390>
 8005a44:	231b      	movs	r3, #27
 8005a46:	2220      	movs	r2, #32
 8005a48:	189b      	adds	r3, r3, r2
 8005a4a:	19db      	adds	r3, r3, r7
 8005a4c:	2208      	movs	r2, #8
 8005a4e:	701a      	strb	r2, [r3, #0]
 8005a50:	e108      	b.n	8005c64 <UART_SetConfig+0x390>
 8005a52:	231b      	movs	r3, #27
 8005a54:	2220      	movs	r2, #32
 8005a56:	189b      	adds	r3, r3, r2
 8005a58:	19db      	adds	r3, r3, r7
 8005a5a:	2210      	movs	r2, #16
 8005a5c:	701a      	strb	r2, [r3, #0]
 8005a5e:	e101      	b.n	8005c64 <UART_SetConfig+0x390>
 8005a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a71      	ldr	r2, [pc, #452]	@ (8005c2c <UART_SetConfig+0x358>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d131      	bne.n	8005ace <UART_SetConfig+0x1fa>
 8005a6a:	4b6e      	ldr	r3, [pc, #440]	@ (8005c24 <UART_SetConfig+0x350>)
 8005a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a6e:	2230      	movs	r2, #48	@ 0x30
 8005a70:	4013      	ands	r3, r2
 8005a72:	2b30      	cmp	r3, #48	@ 0x30
 8005a74:	d01d      	beq.n	8005ab2 <UART_SetConfig+0x1de>
 8005a76:	d823      	bhi.n	8005ac0 <UART_SetConfig+0x1ec>
 8005a78:	2b20      	cmp	r3, #32
 8005a7a:	d00c      	beq.n	8005a96 <UART_SetConfig+0x1c2>
 8005a7c:	d820      	bhi.n	8005ac0 <UART_SetConfig+0x1ec>
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <UART_SetConfig+0x1b4>
 8005a82:	2b10      	cmp	r3, #16
 8005a84:	d00e      	beq.n	8005aa4 <UART_SetConfig+0x1d0>
 8005a86:	e01b      	b.n	8005ac0 <UART_SetConfig+0x1ec>
 8005a88:	231b      	movs	r3, #27
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	189b      	adds	r3, r3, r2
 8005a8e:	19db      	adds	r3, r3, r7
 8005a90:	2200      	movs	r2, #0
 8005a92:	701a      	strb	r2, [r3, #0]
 8005a94:	e0e6      	b.n	8005c64 <UART_SetConfig+0x390>
 8005a96:	231b      	movs	r3, #27
 8005a98:	2220      	movs	r2, #32
 8005a9a:	189b      	adds	r3, r3, r2
 8005a9c:	19db      	adds	r3, r3, r7
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	701a      	strb	r2, [r3, #0]
 8005aa2:	e0df      	b.n	8005c64 <UART_SetConfig+0x390>
 8005aa4:	231b      	movs	r3, #27
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	189b      	adds	r3, r3, r2
 8005aaa:	19db      	adds	r3, r3, r7
 8005aac:	2204      	movs	r2, #4
 8005aae:	701a      	strb	r2, [r3, #0]
 8005ab0:	e0d8      	b.n	8005c64 <UART_SetConfig+0x390>
 8005ab2:	231b      	movs	r3, #27
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	189b      	adds	r3, r3, r2
 8005ab8:	19db      	adds	r3, r3, r7
 8005aba:	2208      	movs	r2, #8
 8005abc:	701a      	strb	r2, [r3, #0]
 8005abe:	e0d1      	b.n	8005c64 <UART_SetConfig+0x390>
 8005ac0:	231b      	movs	r3, #27
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	189b      	adds	r3, r3, r2
 8005ac6:	19db      	adds	r3, r3, r7
 8005ac8:	2210      	movs	r2, #16
 8005aca:	701a      	strb	r2, [r3, #0]
 8005acc:	e0ca      	b.n	8005c64 <UART_SetConfig+0x390>
 8005ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a57      	ldr	r2, [pc, #348]	@ (8005c30 <UART_SetConfig+0x35c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d106      	bne.n	8005ae6 <UART_SetConfig+0x212>
 8005ad8:	231b      	movs	r3, #27
 8005ada:	2220      	movs	r2, #32
 8005adc:	189b      	adds	r3, r3, r2
 8005ade:	19db      	adds	r3, r3, r7
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	701a      	strb	r2, [r3, #0]
 8005ae4:	e0be      	b.n	8005c64 <UART_SetConfig+0x390>
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a52      	ldr	r2, [pc, #328]	@ (8005c34 <UART_SetConfig+0x360>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d106      	bne.n	8005afe <UART_SetConfig+0x22a>
 8005af0:	231b      	movs	r3, #27
 8005af2:	2220      	movs	r2, #32
 8005af4:	189b      	adds	r3, r3, r2
 8005af6:	19db      	adds	r3, r3, r7
 8005af8:	2200      	movs	r2, #0
 8005afa:	701a      	strb	r2, [r3, #0]
 8005afc:	e0b2      	b.n	8005c64 <UART_SetConfig+0x390>
 8005afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a4d      	ldr	r2, [pc, #308]	@ (8005c38 <UART_SetConfig+0x364>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d106      	bne.n	8005b16 <UART_SetConfig+0x242>
 8005b08:	231b      	movs	r3, #27
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	189b      	adds	r3, r3, r2
 8005b0e:	19db      	adds	r3, r3, r7
 8005b10:	2200      	movs	r2, #0
 8005b12:	701a      	strb	r2, [r3, #0]
 8005b14:	e0a6      	b.n	8005c64 <UART_SetConfig+0x390>
 8005b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a3e      	ldr	r2, [pc, #248]	@ (8005c14 <UART_SetConfig+0x340>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d13e      	bne.n	8005b9e <UART_SetConfig+0x2ca>
 8005b20:	4b40      	ldr	r3, [pc, #256]	@ (8005c24 <UART_SetConfig+0x350>)
 8005b22:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b24:	23c0      	movs	r3, #192	@ 0xc0
 8005b26:	011b      	lsls	r3, r3, #4
 8005b28:	4013      	ands	r3, r2
 8005b2a:	22c0      	movs	r2, #192	@ 0xc0
 8005b2c:	0112      	lsls	r2, r2, #4
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d027      	beq.n	8005b82 <UART_SetConfig+0x2ae>
 8005b32:	22c0      	movs	r2, #192	@ 0xc0
 8005b34:	0112      	lsls	r2, r2, #4
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d82a      	bhi.n	8005b90 <UART_SetConfig+0x2bc>
 8005b3a:	2280      	movs	r2, #128	@ 0x80
 8005b3c:	0112      	lsls	r2, r2, #4
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d011      	beq.n	8005b66 <UART_SetConfig+0x292>
 8005b42:	2280      	movs	r2, #128	@ 0x80
 8005b44:	0112      	lsls	r2, r2, #4
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d822      	bhi.n	8005b90 <UART_SetConfig+0x2bc>
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d004      	beq.n	8005b58 <UART_SetConfig+0x284>
 8005b4e:	2280      	movs	r2, #128	@ 0x80
 8005b50:	00d2      	lsls	r2, r2, #3
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d00e      	beq.n	8005b74 <UART_SetConfig+0x2a0>
 8005b56:	e01b      	b.n	8005b90 <UART_SetConfig+0x2bc>
 8005b58:	231b      	movs	r3, #27
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	189b      	adds	r3, r3, r2
 8005b5e:	19db      	adds	r3, r3, r7
 8005b60:	2200      	movs	r2, #0
 8005b62:	701a      	strb	r2, [r3, #0]
 8005b64:	e07e      	b.n	8005c64 <UART_SetConfig+0x390>
 8005b66:	231b      	movs	r3, #27
 8005b68:	2220      	movs	r2, #32
 8005b6a:	189b      	adds	r3, r3, r2
 8005b6c:	19db      	adds	r3, r3, r7
 8005b6e:	2202      	movs	r2, #2
 8005b70:	701a      	strb	r2, [r3, #0]
 8005b72:	e077      	b.n	8005c64 <UART_SetConfig+0x390>
 8005b74:	231b      	movs	r3, #27
 8005b76:	2220      	movs	r2, #32
 8005b78:	189b      	adds	r3, r3, r2
 8005b7a:	19db      	adds	r3, r3, r7
 8005b7c:	2204      	movs	r2, #4
 8005b7e:	701a      	strb	r2, [r3, #0]
 8005b80:	e070      	b.n	8005c64 <UART_SetConfig+0x390>
 8005b82:	231b      	movs	r3, #27
 8005b84:	2220      	movs	r2, #32
 8005b86:	189b      	adds	r3, r3, r2
 8005b88:	19db      	adds	r3, r3, r7
 8005b8a:	2208      	movs	r2, #8
 8005b8c:	701a      	strb	r2, [r3, #0]
 8005b8e:	e069      	b.n	8005c64 <UART_SetConfig+0x390>
 8005b90:	231b      	movs	r3, #27
 8005b92:	2220      	movs	r2, #32
 8005b94:	189b      	adds	r3, r3, r2
 8005b96:	19db      	adds	r3, r3, r7
 8005b98:	2210      	movs	r2, #16
 8005b9a:	701a      	strb	r2, [r3, #0]
 8005b9c:	e062      	b.n	8005c64 <UART_SetConfig+0x390>
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a1d      	ldr	r2, [pc, #116]	@ (8005c18 <UART_SetConfig+0x344>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d157      	bne.n	8005c58 <UART_SetConfig+0x384>
 8005ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8005c24 <UART_SetConfig+0x350>)
 8005baa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bac:	23c0      	movs	r3, #192	@ 0xc0
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	22c0      	movs	r2, #192	@ 0xc0
 8005bb4:	0092      	lsls	r2, r2, #2
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d040      	beq.n	8005c3c <UART_SetConfig+0x368>
 8005bba:	22c0      	movs	r2, #192	@ 0xc0
 8005bbc:	0092      	lsls	r2, r2, #2
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d843      	bhi.n	8005c4a <UART_SetConfig+0x376>
 8005bc2:	2280      	movs	r2, #128	@ 0x80
 8005bc4:	0092      	lsls	r2, r2, #2
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d011      	beq.n	8005bee <UART_SetConfig+0x31a>
 8005bca:	2280      	movs	r2, #128	@ 0x80
 8005bcc:	0092      	lsls	r2, r2, #2
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d83b      	bhi.n	8005c4a <UART_SetConfig+0x376>
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d004      	beq.n	8005be0 <UART_SetConfig+0x30c>
 8005bd6:	2280      	movs	r2, #128	@ 0x80
 8005bd8:	0052      	lsls	r2, r2, #1
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00e      	beq.n	8005bfc <UART_SetConfig+0x328>
 8005bde:	e034      	b.n	8005c4a <UART_SetConfig+0x376>
 8005be0:	231b      	movs	r3, #27
 8005be2:	2220      	movs	r2, #32
 8005be4:	189b      	adds	r3, r3, r2
 8005be6:	19db      	adds	r3, r3, r7
 8005be8:	2200      	movs	r2, #0
 8005bea:	701a      	strb	r2, [r3, #0]
 8005bec:	e03a      	b.n	8005c64 <UART_SetConfig+0x390>
 8005bee:	231b      	movs	r3, #27
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	189b      	adds	r3, r3, r2
 8005bf4:	19db      	adds	r3, r3, r7
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	701a      	strb	r2, [r3, #0]
 8005bfa:	e033      	b.n	8005c64 <UART_SetConfig+0x390>
 8005bfc:	231b      	movs	r3, #27
 8005bfe:	2220      	movs	r2, #32
 8005c00:	189b      	adds	r3, r3, r2
 8005c02:	19db      	adds	r3, r3, r7
 8005c04:	2204      	movs	r2, #4
 8005c06:	701a      	strb	r2, [r3, #0]
 8005c08:	e02c      	b.n	8005c64 <UART_SetConfig+0x390>
 8005c0a:	46c0      	nop			@ (mov r8, r8)
 8005c0c:	cfff69f3 	.word	0xcfff69f3
 8005c10:	ffffcfff 	.word	0xffffcfff
 8005c14:	40008000 	.word	0x40008000
 8005c18:	40008400 	.word	0x40008400
 8005c1c:	11fff4ff 	.word	0x11fff4ff
 8005c20:	40013800 	.word	0x40013800
 8005c24:	40021000 	.word	0x40021000
 8005c28:	40004400 	.word	0x40004400
 8005c2c:	40004800 	.word	0x40004800
 8005c30:	40004c00 	.word	0x40004c00
 8005c34:	40005000 	.word	0x40005000
 8005c38:	40013c00 	.word	0x40013c00
 8005c3c:	231b      	movs	r3, #27
 8005c3e:	2220      	movs	r2, #32
 8005c40:	189b      	adds	r3, r3, r2
 8005c42:	19db      	adds	r3, r3, r7
 8005c44:	2208      	movs	r2, #8
 8005c46:	701a      	strb	r2, [r3, #0]
 8005c48:	e00c      	b.n	8005c64 <UART_SetConfig+0x390>
 8005c4a:	231b      	movs	r3, #27
 8005c4c:	2220      	movs	r2, #32
 8005c4e:	189b      	adds	r3, r3, r2
 8005c50:	19db      	adds	r3, r3, r7
 8005c52:	2210      	movs	r2, #16
 8005c54:	701a      	strb	r2, [r3, #0]
 8005c56:	e005      	b.n	8005c64 <UART_SetConfig+0x390>
 8005c58:	231b      	movs	r3, #27
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	189b      	adds	r3, r3, r2
 8005c5e:	19db      	adds	r3, r3, r7
 8005c60:	2210      	movs	r2, #16
 8005c62:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4ac1      	ldr	r2, [pc, #772]	@ (8005f70 <UART_SetConfig+0x69c>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d005      	beq.n	8005c7a <UART_SetConfig+0x3a6>
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4ac0      	ldr	r2, [pc, #768]	@ (8005f74 <UART_SetConfig+0x6a0>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d000      	beq.n	8005c7a <UART_SetConfig+0x3a6>
 8005c78:	e093      	b.n	8005da2 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c7a:	231b      	movs	r3, #27
 8005c7c:	2220      	movs	r2, #32
 8005c7e:	189b      	adds	r3, r3, r2
 8005c80:	19db      	adds	r3, r3, r7
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	2b08      	cmp	r3, #8
 8005c86:	d015      	beq.n	8005cb4 <UART_SetConfig+0x3e0>
 8005c88:	dc18      	bgt.n	8005cbc <UART_SetConfig+0x3e8>
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d00d      	beq.n	8005caa <UART_SetConfig+0x3d6>
 8005c8e:	dc15      	bgt.n	8005cbc <UART_SetConfig+0x3e8>
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d002      	beq.n	8005c9a <UART_SetConfig+0x3c6>
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d005      	beq.n	8005ca4 <UART_SetConfig+0x3d0>
 8005c98:	e010      	b.n	8005cbc <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c9a:	f7fe f94f 	bl	8003f3c <HAL_RCC_GetPCLK1Freq>
 8005c9e:	0003      	movs	r3, r0
 8005ca0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ca2:	e014      	b.n	8005cce <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ca4:	4bb4      	ldr	r3, [pc, #720]	@ (8005f78 <UART_SetConfig+0x6a4>)
 8005ca6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ca8:	e011      	b.n	8005cce <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005caa:	f7fe f8bb 	bl	8003e24 <HAL_RCC_GetSysClockFreq>
 8005cae:	0003      	movs	r3, r0
 8005cb0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cb2:	e00c      	b.n	8005cce <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cb4:	2380      	movs	r3, #128	@ 0x80
 8005cb6:	021b      	lsls	r3, r3, #8
 8005cb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cba:	e008      	b.n	8005cce <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005cc0:	231a      	movs	r3, #26
 8005cc2:	2220      	movs	r2, #32
 8005cc4:	189b      	adds	r3, r3, r2
 8005cc6:	19db      	adds	r3, r3, r7
 8005cc8:	2201      	movs	r2, #1
 8005cca:	701a      	strb	r2, [r3, #0]
        break;
 8005ccc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d100      	bne.n	8005cd6 <UART_SetConfig+0x402>
 8005cd4:	e135      	b.n	8005f42 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cda:	4ba8      	ldr	r3, [pc, #672]	@ (8005f7c <UART_SetConfig+0x6a8>)
 8005cdc:	0052      	lsls	r2, r2, #1
 8005cde:	5ad3      	ldrh	r3, [r2, r3]
 8005ce0:	0019      	movs	r1, r3
 8005ce2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005ce4:	f7fa fa22 	bl	800012c <__udivsi3>
 8005ce8:	0003      	movs	r3, r0
 8005cea:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	0013      	movs	r3, r2
 8005cf2:	005b      	lsls	r3, r3, #1
 8005cf4:	189b      	adds	r3, r3, r2
 8005cf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d305      	bcc.n	8005d08 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d906      	bls.n	8005d16 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8005d08:	231a      	movs	r3, #26
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	189b      	adds	r3, r3, r2
 8005d0e:	19db      	adds	r3, r3, r7
 8005d10:	2201      	movs	r2, #1
 8005d12:	701a      	strb	r2, [r3, #0]
 8005d14:	e044      	b.n	8005da0 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d18:	61bb      	str	r3, [r7, #24]
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	61fb      	str	r3, [r7, #28]
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d22:	4b96      	ldr	r3, [pc, #600]	@ (8005f7c <UART_SetConfig+0x6a8>)
 8005d24:	0052      	lsls	r2, r2, #1
 8005d26:	5ad3      	ldrh	r3, [r2, r3]
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	617b      	str	r3, [r7, #20]
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	69b8      	ldr	r0, [r7, #24]
 8005d34:	69f9      	ldr	r1, [r7, #28]
 8005d36:	f7fa fb6f 	bl	8000418 <__aeabi_uldivmod>
 8005d3a:	0002      	movs	r2, r0
 8005d3c:	000b      	movs	r3, r1
 8005d3e:	0e11      	lsrs	r1, r2, #24
 8005d40:	021d      	lsls	r5, r3, #8
 8005d42:	430d      	orrs	r5, r1
 8005d44:	0214      	lsls	r4, r2, #8
 8005d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	085b      	lsrs	r3, r3, #1
 8005d4c:	60bb      	str	r3, [r7, #8]
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60fb      	str	r3, [r7, #12]
 8005d52:	68b8      	ldr	r0, [r7, #8]
 8005d54:	68f9      	ldr	r1, [r7, #12]
 8005d56:	1900      	adds	r0, r0, r4
 8005d58:	4169      	adcs	r1, r5
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	603b      	str	r3, [r7, #0]
 8005d60:	2300      	movs	r3, #0
 8005d62:	607b      	str	r3, [r7, #4]
 8005d64:	683a      	ldr	r2, [r7, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f7fa fb56 	bl	8000418 <__aeabi_uldivmod>
 8005d6c:	0002      	movs	r2, r0
 8005d6e:	000b      	movs	r3, r1
 8005d70:	0013      	movs	r3, r2
 8005d72:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d76:	23c0      	movs	r3, #192	@ 0xc0
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d309      	bcc.n	8005d92 <UART_SetConfig+0x4be>
 8005d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d80:	2380      	movs	r3, #128	@ 0x80
 8005d82:	035b      	lsls	r3, r3, #13
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d204      	bcs.n	8005d92 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8e:	60da      	str	r2, [r3, #12]
 8005d90:	e006      	b.n	8005da0 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8005d92:	231a      	movs	r3, #26
 8005d94:	2220      	movs	r2, #32
 8005d96:	189b      	adds	r3, r3, r2
 8005d98:	19db      	adds	r3, r3, r7
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005d9e:	e0d0      	b.n	8005f42 <UART_SetConfig+0x66e>
 8005da0:	e0cf      	b.n	8005f42 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	69da      	ldr	r2, [r3, #28]
 8005da6:	2380      	movs	r3, #128	@ 0x80
 8005da8:	021b      	lsls	r3, r3, #8
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d000      	beq.n	8005db0 <UART_SetConfig+0x4dc>
 8005dae:	e070      	b.n	8005e92 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005db0:	231b      	movs	r3, #27
 8005db2:	2220      	movs	r2, #32
 8005db4:	189b      	adds	r3, r3, r2
 8005db6:	19db      	adds	r3, r3, r7
 8005db8:	781b      	ldrb	r3, [r3, #0]
 8005dba:	2b08      	cmp	r3, #8
 8005dbc:	d015      	beq.n	8005dea <UART_SetConfig+0x516>
 8005dbe:	dc18      	bgt.n	8005df2 <UART_SetConfig+0x51e>
 8005dc0:	2b04      	cmp	r3, #4
 8005dc2:	d00d      	beq.n	8005de0 <UART_SetConfig+0x50c>
 8005dc4:	dc15      	bgt.n	8005df2 <UART_SetConfig+0x51e>
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d002      	beq.n	8005dd0 <UART_SetConfig+0x4fc>
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d005      	beq.n	8005dda <UART_SetConfig+0x506>
 8005dce:	e010      	b.n	8005df2 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dd0:	f7fe f8b4 	bl	8003f3c <HAL_RCC_GetPCLK1Freq>
 8005dd4:	0003      	movs	r3, r0
 8005dd6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005dd8:	e014      	b.n	8005e04 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dda:	4b67      	ldr	r3, [pc, #412]	@ (8005f78 <UART_SetConfig+0x6a4>)
 8005ddc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005dde:	e011      	b.n	8005e04 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005de0:	f7fe f820 	bl	8003e24 <HAL_RCC_GetSysClockFreq>
 8005de4:	0003      	movs	r3, r0
 8005de6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005de8:	e00c      	b.n	8005e04 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dea:	2380      	movs	r3, #128	@ 0x80
 8005dec:	021b      	lsls	r3, r3, #8
 8005dee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005df0:	e008      	b.n	8005e04 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8005df2:	2300      	movs	r3, #0
 8005df4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005df6:	231a      	movs	r3, #26
 8005df8:	2220      	movs	r2, #32
 8005dfa:	189b      	adds	r3, r3, r2
 8005dfc:	19db      	adds	r3, r3, r7
 8005dfe:	2201      	movs	r2, #1
 8005e00:	701a      	strb	r2, [r3, #0]
        break;
 8005e02:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d100      	bne.n	8005e0c <UART_SetConfig+0x538>
 8005e0a:	e09a      	b.n	8005f42 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e10:	4b5a      	ldr	r3, [pc, #360]	@ (8005f7c <UART_SetConfig+0x6a8>)
 8005e12:	0052      	lsls	r2, r2, #1
 8005e14:	5ad3      	ldrh	r3, [r2, r3]
 8005e16:	0019      	movs	r1, r3
 8005e18:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005e1a:	f7fa f987 	bl	800012c <__udivsi3>
 8005e1e:	0003      	movs	r3, r0
 8005e20:	005a      	lsls	r2, r3, #1
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	085b      	lsrs	r3, r3, #1
 8005e28:	18d2      	adds	r2, r2, r3
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	0019      	movs	r1, r3
 8005e30:	0010      	movs	r0, r2
 8005e32:	f7fa f97b 	bl	800012c <__udivsi3>
 8005e36:	0003      	movs	r3, r0
 8005e38:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3c:	2b0f      	cmp	r3, #15
 8005e3e:	d921      	bls.n	8005e84 <UART_SetConfig+0x5b0>
 8005e40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e42:	2380      	movs	r3, #128	@ 0x80
 8005e44:	025b      	lsls	r3, r3, #9
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d21c      	bcs.n	8005e84 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4c:	b29a      	uxth	r2, r3
 8005e4e:	200e      	movs	r0, #14
 8005e50:	2420      	movs	r4, #32
 8005e52:	1903      	adds	r3, r0, r4
 8005e54:	19db      	adds	r3, r3, r7
 8005e56:	210f      	movs	r1, #15
 8005e58:	438a      	bics	r2, r1
 8005e5a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5e:	085b      	lsrs	r3, r3, #1
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	2207      	movs	r2, #7
 8005e64:	4013      	ands	r3, r2
 8005e66:	b299      	uxth	r1, r3
 8005e68:	1903      	adds	r3, r0, r4
 8005e6a:	19db      	adds	r3, r3, r7
 8005e6c:	1902      	adds	r2, r0, r4
 8005e6e:	19d2      	adds	r2, r2, r7
 8005e70:	8812      	ldrh	r2, [r2, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	1902      	adds	r2, r0, r4
 8005e7c:	19d2      	adds	r2, r2, r7
 8005e7e:	8812      	ldrh	r2, [r2, #0]
 8005e80:	60da      	str	r2, [r3, #12]
 8005e82:	e05e      	b.n	8005f42 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005e84:	231a      	movs	r3, #26
 8005e86:	2220      	movs	r2, #32
 8005e88:	189b      	adds	r3, r3, r2
 8005e8a:	19db      	adds	r3, r3, r7
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	701a      	strb	r2, [r3, #0]
 8005e90:	e057      	b.n	8005f42 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e92:	231b      	movs	r3, #27
 8005e94:	2220      	movs	r2, #32
 8005e96:	189b      	adds	r3, r3, r2
 8005e98:	19db      	adds	r3, r3, r7
 8005e9a:	781b      	ldrb	r3, [r3, #0]
 8005e9c:	2b08      	cmp	r3, #8
 8005e9e:	d015      	beq.n	8005ecc <UART_SetConfig+0x5f8>
 8005ea0:	dc18      	bgt.n	8005ed4 <UART_SetConfig+0x600>
 8005ea2:	2b04      	cmp	r3, #4
 8005ea4:	d00d      	beq.n	8005ec2 <UART_SetConfig+0x5ee>
 8005ea6:	dc15      	bgt.n	8005ed4 <UART_SetConfig+0x600>
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <UART_SetConfig+0x5de>
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d005      	beq.n	8005ebc <UART_SetConfig+0x5e8>
 8005eb0:	e010      	b.n	8005ed4 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005eb2:	f7fe f843 	bl	8003f3c <HAL_RCC_GetPCLK1Freq>
 8005eb6:	0003      	movs	r3, r0
 8005eb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005eba:	e014      	b.n	8005ee6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ebc:	4b2e      	ldr	r3, [pc, #184]	@ (8005f78 <UART_SetConfig+0x6a4>)
 8005ebe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ec0:	e011      	b.n	8005ee6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ec2:	f7fd ffaf 	bl	8003e24 <HAL_RCC_GetSysClockFreq>
 8005ec6:	0003      	movs	r3, r0
 8005ec8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005eca:	e00c      	b.n	8005ee6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ecc:	2380      	movs	r3, #128	@ 0x80
 8005ece:	021b      	lsls	r3, r3, #8
 8005ed0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ed2:	e008      	b.n	8005ee6 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005ed8:	231a      	movs	r3, #26
 8005eda:	2220      	movs	r2, #32
 8005edc:	189b      	adds	r3, r3, r2
 8005ede:	19db      	adds	r3, r3, r7
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	701a      	strb	r2, [r3, #0]
        break;
 8005ee4:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d02a      	beq.n	8005f42 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ef0:	4b22      	ldr	r3, [pc, #136]	@ (8005f7c <UART_SetConfig+0x6a8>)
 8005ef2:	0052      	lsls	r2, r2, #1
 8005ef4:	5ad3      	ldrh	r3, [r2, r3]
 8005ef6:	0019      	movs	r1, r3
 8005ef8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005efa:	f7fa f917 	bl	800012c <__udivsi3>
 8005efe:	0003      	movs	r3, r0
 8005f00:	001a      	movs	r2, r3
 8005f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	085b      	lsrs	r3, r3, #1
 8005f08:	18d2      	adds	r2, r2, r3
 8005f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	0019      	movs	r1, r3
 8005f10:	0010      	movs	r0, r2
 8005f12:	f7fa f90b 	bl	800012c <__udivsi3>
 8005f16:	0003      	movs	r3, r0
 8005f18:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1c:	2b0f      	cmp	r3, #15
 8005f1e:	d90a      	bls.n	8005f36 <UART_SetConfig+0x662>
 8005f20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f22:	2380      	movs	r3, #128	@ 0x80
 8005f24:	025b      	lsls	r3, r3, #9
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d205      	bcs.n	8005f36 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60da      	str	r2, [r3, #12]
 8005f34:	e005      	b.n	8005f42 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8005f36:	231a      	movs	r3, #26
 8005f38:	2220      	movs	r2, #32
 8005f3a:	189b      	adds	r3, r3, r2
 8005f3c:	19db      	adds	r3, r3, r7
 8005f3e:	2201      	movs	r2, #1
 8005f40:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f44:	226a      	movs	r2, #106	@ 0x6a
 8005f46:	2101      	movs	r1, #1
 8005f48:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4c:	2268      	movs	r2, #104	@ 0x68
 8005f4e:	2101      	movs	r1, #1
 8005f50:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f54:	2200      	movs	r2, #0
 8005f56:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005f5e:	231a      	movs	r3, #26
 8005f60:	2220      	movs	r2, #32
 8005f62:	189b      	adds	r3, r3, r2
 8005f64:	19db      	adds	r3, r3, r7
 8005f66:	781b      	ldrb	r3, [r3, #0]
}
 8005f68:	0018      	movs	r0, r3
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	b010      	add	sp, #64	@ 0x40
 8005f6e:	bdb0      	pop	{r4, r5, r7, pc}
 8005f70:	40008000 	.word	0x40008000
 8005f74:	40008400 	.word	0x40008400
 8005f78:	00f42400 	.word	0x00f42400
 8005f7c:	080081b0 	.word	0x080081b0

08005f80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	2208      	movs	r2, #8
 8005f8e:	4013      	ands	r3, r2
 8005f90:	d00b      	beq.n	8005faa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	4a4a      	ldr	r2, [pc, #296]	@ (80060c4 <UART_AdvFeatureConfig+0x144>)
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	0019      	movs	r1, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fae:	2201      	movs	r2, #1
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	d00b      	beq.n	8005fcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	4a43      	ldr	r2, [pc, #268]	@ (80060c8 <UART_AdvFeatureConfig+0x148>)
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	0019      	movs	r1, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	d00b      	beq.n	8005fee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	4a3b      	ldr	r2, [pc, #236]	@ (80060cc <UART_AdvFeatureConfig+0x14c>)
 8005fde:	4013      	ands	r3, r2
 8005fe0:	0019      	movs	r1, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff2:	2204      	movs	r2, #4
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	d00b      	beq.n	8006010 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	4a34      	ldr	r2, [pc, #208]	@ (80060d0 <UART_AdvFeatureConfig+0x150>)
 8006000:	4013      	ands	r3, r2
 8006002:	0019      	movs	r1, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	430a      	orrs	r2, r1
 800600e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006014:	2210      	movs	r2, #16
 8006016:	4013      	ands	r3, r2
 8006018:	d00b      	beq.n	8006032 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	4a2c      	ldr	r2, [pc, #176]	@ (80060d4 <UART_AdvFeatureConfig+0x154>)
 8006022:	4013      	ands	r3, r2
 8006024:	0019      	movs	r1, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006036:	2220      	movs	r2, #32
 8006038:	4013      	ands	r3, r2
 800603a:	d00b      	beq.n	8006054 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	4a25      	ldr	r2, [pc, #148]	@ (80060d8 <UART_AdvFeatureConfig+0x158>)
 8006044:	4013      	ands	r3, r2
 8006046:	0019      	movs	r1, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006058:	2240      	movs	r2, #64	@ 0x40
 800605a:	4013      	ands	r3, r2
 800605c:	d01d      	beq.n	800609a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	4a1d      	ldr	r2, [pc, #116]	@ (80060dc <UART_AdvFeatureConfig+0x15c>)
 8006066:	4013      	ands	r3, r2
 8006068:	0019      	movs	r1, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800607a:	2380      	movs	r3, #128	@ 0x80
 800607c:	035b      	lsls	r3, r3, #13
 800607e:	429a      	cmp	r2, r3
 8006080:	d10b      	bne.n	800609a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	4a15      	ldr	r2, [pc, #84]	@ (80060e0 <UART_AdvFeatureConfig+0x160>)
 800608a:	4013      	ands	r3, r2
 800608c:	0019      	movs	r1, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609e:	2280      	movs	r2, #128	@ 0x80
 80060a0:	4013      	ands	r3, r2
 80060a2:	d00b      	beq.n	80060bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	4a0e      	ldr	r2, [pc, #56]	@ (80060e4 <UART_AdvFeatureConfig+0x164>)
 80060ac:	4013      	ands	r3, r2
 80060ae:	0019      	movs	r1, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	430a      	orrs	r2, r1
 80060ba:	605a      	str	r2, [r3, #4]
  }
}
 80060bc:	46c0      	nop			@ (mov r8, r8)
 80060be:	46bd      	mov	sp, r7
 80060c0:	b002      	add	sp, #8
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	ffff7fff 	.word	0xffff7fff
 80060c8:	fffdffff 	.word	0xfffdffff
 80060cc:	fffeffff 	.word	0xfffeffff
 80060d0:	fffbffff 	.word	0xfffbffff
 80060d4:	ffffefff 	.word	0xffffefff
 80060d8:	ffffdfff 	.word	0xffffdfff
 80060dc:	ffefffff 	.word	0xffefffff
 80060e0:	ff9fffff 	.word	0xff9fffff
 80060e4:	fff7ffff 	.word	0xfff7ffff

080060e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b092      	sub	sp, #72	@ 0x48
 80060ec:	af02      	add	r7, sp, #8
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2290      	movs	r2, #144	@ 0x90
 80060f4:	2100      	movs	r1, #0
 80060f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060f8:	f7fc fe20 	bl	8002d3c <HAL_GetTick>
 80060fc:	0003      	movs	r3, r0
 80060fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2208      	movs	r2, #8
 8006108:	4013      	ands	r3, r2
 800610a:	2b08      	cmp	r3, #8
 800610c:	d12d      	bne.n	800616a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800610e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006110:	2280      	movs	r2, #128	@ 0x80
 8006112:	0391      	lsls	r1, r2, #14
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	4a47      	ldr	r2, [pc, #284]	@ (8006234 <UART_CheckIdleState+0x14c>)
 8006118:	9200      	str	r2, [sp, #0]
 800611a:	2200      	movs	r2, #0
 800611c:	f000 f88e 	bl	800623c <UART_WaitOnFlagUntilTimeout>
 8006120:	1e03      	subs	r3, r0, #0
 8006122:	d022      	beq.n	800616a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006124:	f3ef 8310 	mrs	r3, PRIMASK
 8006128:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800612c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800612e:	2301      	movs	r3, #1
 8006130:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006134:	f383 8810 	msr	PRIMASK, r3
}
 8006138:	46c0      	nop			@ (mov r8, r8)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2180      	movs	r1, #128	@ 0x80
 8006146:	438a      	bics	r2, r1
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800614c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800614e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006150:	f383 8810 	msr	PRIMASK, r3
}
 8006154:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2288      	movs	r2, #136	@ 0x88
 800615a:	2120      	movs	r1, #32
 800615c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2284      	movs	r2, #132	@ 0x84
 8006162:	2100      	movs	r1, #0
 8006164:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e060      	b.n	800622c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2204      	movs	r2, #4
 8006172:	4013      	ands	r3, r2
 8006174:	2b04      	cmp	r3, #4
 8006176:	d146      	bne.n	8006206 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800617a:	2280      	movs	r2, #128	@ 0x80
 800617c:	03d1      	lsls	r1, r2, #15
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	4a2c      	ldr	r2, [pc, #176]	@ (8006234 <UART_CheckIdleState+0x14c>)
 8006182:	9200      	str	r2, [sp, #0]
 8006184:	2200      	movs	r2, #0
 8006186:	f000 f859 	bl	800623c <UART_WaitOnFlagUntilTimeout>
 800618a:	1e03      	subs	r3, r0, #0
 800618c:	d03b      	beq.n	8006206 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800618e:	f3ef 8310 	mrs	r3, PRIMASK
 8006192:	60fb      	str	r3, [r7, #12]
  return(result);
 8006194:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006196:	637b      	str	r3, [r7, #52]	@ 0x34
 8006198:	2301      	movs	r3, #1
 800619a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	f383 8810 	msr	PRIMASK, r3
}
 80061a2:	46c0      	nop			@ (mov r8, r8)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4922      	ldr	r1, [pc, #136]	@ (8006238 <UART_CheckIdleState+0x150>)
 80061b0:	400a      	ands	r2, r1
 80061b2:	601a      	str	r2, [r3, #0]
 80061b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	f383 8810 	msr	PRIMASK, r3
}
 80061be:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061c0:	f3ef 8310 	mrs	r3, PRIMASK
 80061c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80061c6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80061ca:	2301      	movs	r3, #1
 80061cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	f383 8810 	msr	PRIMASK, r3
}
 80061d4:	46c0      	nop			@ (mov r8, r8)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2101      	movs	r1, #1
 80061e2:	438a      	bics	r2, r1
 80061e4:	609a      	str	r2, [r3, #8]
 80061e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	f383 8810 	msr	PRIMASK, r3
}
 80061f0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	228c      	movs	r2, #140	@ 0x8c
 80061f6:	2120      	movs	r1, #32
 80061f8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2284      	movs	r2, #132	@ 0x84
 80061fe:	2100      	movs	r1, #0
 8006200:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e012      	b.n	800622c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2288      	movs	r2, #136	@ 0x88
 800620a:	2120      	movs	r1, #32
 800620c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	228c      	movs	r2, #140	@ 0x8c
 8006212:	2120      	movs	r1, #32
 8006214:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2284      	movs	r2, #132	@ 0x84
 8006226:	2100      	movs	r1, #0
 8006228:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	0018      	movs	r0, r3
 800622e:	46bd      	mov	sp, r7
 8006230:	b010      	add	sp, #64	@ 0x40
 8006232:	bd80      	pop	{r7, pc}
 8006234:	01ffffff 	.word	0x01ffffff
 8006238:	fffffedf 	.word	0xfffffedf

0800623c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	603b      	str	r3, [r7, #0]
 8006248:	1dfb      	adds	r3, r7, #7
 800624a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800624c:	e051      	b.n	80062f2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	3301      	adds	r3, #1
 8006252:	d04e      	beq.n	80062f2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006254:	f7fc fd72 	bl	8002d3c <HAL_GetTick>
 8006258:	0002      	movs	r2, r0
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	69ba      	ldr	r2, [r7, #24]
 8006260:	429a      	cmp	r2, r3
 8006262:	d302      	bcc.n	800626a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800626a:	2303      	movs	r3, #3
 800626c:	e051      	b.n	8006312 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2204      	movs	r2, #4
 8006276:	4013      	ands	r3, r2
 8006278:	d03b      	beq.n	80062f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	2b80      	cmp	r3, #128	@ 0x80
 800627e:	d038      	beq.n	80062f2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	2b40      	cmp	r3, #64	@ 0x40
 8006284:	d035      	beq.n	80062f2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	2208      	movs	r2, #8
 800628e:	4013      	ands	r3, r2
 8006290:	2b08      	cmp	r3, #8
 8006292:	d111      	bne.n	80062b8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2208      	movs	r2, #8
 800629a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	0018      	movs	r0, r3
 80062a0:	f000 f83c 	bl	800631c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2290      	movs	r2, #144	@ 0x90
 80062a8:	2108      	movs	r1, #8
 80062aa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2284      	movs	r2, #132	@ 0x84
 80062b0:	2100      	movs	r1, #0
 80062b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e02c      	b.n	8006312 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	69da      	ldr	r2, [r3, #28]
 80062be:	2380      	movs	r3, #128	@ 0x80
 80062c0:	011b      	lsls	r3, r3, #4
 80062c2:	401a      	ands	r2, r3
 80062c4:	2380      	movs	r3, #128	@ 0x80
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d112      	bne.n	80062f2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2280      	movs	r2, #128	@ 0x80
 80062d2:	0112      	lsls	r2, r2, #4
 80062d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	0018      	movs	r0, r3
 80062da:	f000 f81f 	bl	800631c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2290      	movs	r2, #144	@ 0x90
 80062e2:	2120      	movs	r1, #32
 80062e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2284      	movs	r2, #132	@ 0x84
 80062ea:	2100      	movs	r1, #0
 80062ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e00f      	b.n	8006312 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	69db      	ldr	r3, [r3, #28]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	4013      	ands	r3, r2
 80062fc:	68ba      	ldr	r2, [r7, #8]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	425a      	negs	r2, r3
 8006302:	4153      	adcs	r3, r2
 8006304:	b2db      	uxtb	r3, r3
 8006306:	001a      	movs	r2, r3
 8006308:	1dfb      	adds	r3, r7, #7
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	429a      	cmp	r2, r3
 800630e:	d09e      	beq.n	800624e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	0018      	movs	r0, r3
 8006314:	46bd      	mov	sp, r7
 8006316:	b004      	add	sp, #16
 8006318:	bd80      	pop	{r7, pc}
	...

0800631c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b08e      	sub	sp, #56	@ 0x38
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006324:	f3ef 8310 	mrs	r3, PRIMASK
 8006328:	617b      	str	r3, [r7, #20]
  return(result);
 800632a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800632c:	637b      	str	r3, [r7, #52]	@ 0x34
 800632e:	2301      	movs	r3, #1
 8006330:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	f383 8810 	msr	PRIMASK, r3
}
 8006338:	46c0      	nop			@ (mov r8, r8)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4926      	ldr	r1, [pc, #152]	@ (80063e0 <UART_EndRxTransfer+0xc4>)
 8006346:	400a      	ands	r2, r1
 8006348:	601a      	str	r2, [r3, #0]
 800634a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800634c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	f383 8810 	msr	PRIMASK, r3
}
 8006354:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006356:	f3ef 8310 	mrs	r3, PRIMASK
 800635a:	623b      	str	r3, [r7, #32]
  return(result);
 800635c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800635e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006360:	2301      	movs	r3, #1
 8006362:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006366:	f383 8810 	msr	PRIMASK, r3
}
 800636a:	46c0      	nop			@ (mov r8, r8)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	689a      	ldr	r2, [r3, #8]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	491b      	ldr	r1, [pc, #108]	@ (80063e4 <UART_EndRxTransfer+0xc8>)
 8006378:	400a      	ands	r2, r1
 800637a:	609a      	str	r2, [r3, #8]
 800637c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006382:	f383 8810 	msr	PRIMASK, r3
}
 8006386:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800638c:	2b01      	cmp	r3, #1
 800638e:	d118      	bne.n	80063c2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006390:	f3ef 8310 	mrs	r3, PRIMASK
 8006394:	60bb      	str	r3, [r7, #8]
  return(result);
 8006396:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800639a:	2301      	movs	r3, #1
 800639c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f383 8810 	msr	PRIMASK, r3
}
 80063a4:	46c0      	nop			@ (mov r8, r8)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2110      	movs	r1, #16
 80063b2:	438a      	bics	r2, r1
 80063b4:	601a      	str	r2, [r3, #0]
 80063b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	f383 8810 	msr	PRIMASK, r3
}
 80063c0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	228c      	movs	r2, #140	@ 0x8c
 80063c6:	2120      	movs	r1, #32
 80063c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80063d6:	46c0      	nop			@ (mov r8, r8)
 80063d8:	46bd      	mov	sp, r7
 80063da:	b00e      	add	sp, #56	@ 0x38
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	46c0      	nop			@ (mov r8, r8)
 80063e0:	fffffedf 	.word	0xfffffedf
 80063e4:	effffffe 	.word	0xeffffffe

080063e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2284      	movs	r2, #132	@ 0x84
 80063f4:	5c9b      	ldrb	r3, [r3, r2]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d101      	bne.n	80063fe <HAL_UARTEx_DisableFifoMode+0x16>
 80063fa:	2302      	movs	r3, #2
 80063fc:	e027      	b.n	800644e <HAL_UARTEx_DisableFifoMode+0x66>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2284      	movs	r2, #132	@ 0x84
 8006402:	2101      	movs	r1, #1
 8006404:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2288      	movs	r2, #136	@ 0x88
 800640a:	2124      	movs	r1, #36	@ 0x24
 800640c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2101      	movs	r1, #1
 8006422:	438a      	bics	r2, r1
 8006424:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	4a0b      	ldr	r2, [pc, #44]	@ (8006458 <HAL_UARTEx_DisableFifoMode+0x70>)
 800642a:	4013      	ands	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68fa      	ldr	r2, [r7, #12]
 800643a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2288      	movs	r2, #136	@ 0x88
 8006440:	2120      	movs	r1, #32
 8006442:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2284      	movs	r2, #132	@ 0x84
 8006448:	2100      	movs	r1, #0
 800644a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	0018      	movs	r0, r3
 8006450:	46bd      	mov	sp, r7
 8006452:	b004      	add	sp, #16
 8006454:	bd80      	pop	{r7, pc}
 8006456:	46c0      	nop			@ (mov r8, r8)
 8006458:	dfffffff 	.word	0xdfffffff

0800645c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2284      	movs	r2, #132	@ 0x84
 800646a:	5c9b      	ldrb	r3, [r3, r2]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d101      	bne.n	8006474 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006470:	2302      	movs	r3, #2
 8006472:	e02e      	b.n	80064d2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2284      	movs	r2, #132	@ 0x84
 8006478:	2101      	movs	r1, #1
 800647a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2288      	movs	r2, #136	@ 0x88
 8006480:	2124      	movs	r1, #36	@ 0x24
 8006482:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2101      	movs	r1, #1
 8006498:	438a      	bics	r2, r1
 800649a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	00db      	lsls	r3, r3, #3
 80064a4:	08d9      	lsrs	r1, r3, #3
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	430a      	orrs	r2, r1
 80064ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	0018      	movs	r0, r3
 80064b4:	f000 f854 	bl	8006560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2288      	movs	r2, #136	@ 0x88
 80064c4:	2120      	movs	r1, #32
 80064c6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2284      	movs	r2, #132	@ 0x84
 80064cc:	2100      	movs	r1, #0
 80064ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	0018      	movs	r0, r3
 80064d4:	46bd      	mov	sp, r7
 80064d6:	b004      	add	sp, #16
 80064d8:	bd80      	pop	{r7, pc}
	...

080064dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2284      	movs	r2, #132	@ 0x84
 80064ea:	5c9b      	ldrb	r3, [r3, r2]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d101      	bne.n	80064f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80064f0:	2302      	movs	r3, #2
 80064f2:	e02f      	b.n	8006554 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2284      	movs	r2, #132	@ 0x84
 80064f8:	2101      	movs	r1, #1
 80064fa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2288      	movs	r2, #136	@ 0x88
 8006500:	2124      	movs	r1, #36	@ 0x24
 8006502:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2101      	movs	r1, #1
 8006518:	438a      	bics	r2, r1
 800651a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	4a0e      	ldr	r2, [pc, #56]	@ (800655c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006524:	4013      	ands	r3, r2
 8006526:	0019      	movs	r1, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	0018      	movs	r0, r3
 8006536:	f000 f813 	bl	8006560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2288      	movs	r2, #136	@ 0x88
 8006546:	2120      	movs	r1, #32
 8006548:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2284      	movs	r2, #132	@ 0x84
 800654e:	2100      	movs	r1, #0
 8006550:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006552:	2300      	movs	r3, #0
}
 8006554:	0018      	movs	r0, r3
 8006556:	46bd      	mov	sp, r7
 8006558:	b004      	add	sp, #16
 800655a:	bd80      	pop	{r7, pc}
 800655c:	f1ffffff 	.word	0xf1ffffff

08006560 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800656c:	2b00      	cmp	r3, #0
 800656e:	d108      	bne.n	8006582 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	226a      	movs	r2, #106	@ 0x6a
 8006574:	2101      	movs	r1, #1
 8006576:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2268      	movs	r2, #104	@ 0x68
 800657c:	2101      	movs	r1, #1
 800657e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006580:	e043      	b.n	800660a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006582:	260f      	movs	r6, #15
 8006584:	19bb      	adds	r3, r7, r6
 8006586:	2208      	movs	r2, #8
 8006588:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800658a:	200e      	movs	r0, #14
 800658c:	183b      	adds	r3, r7, r0
 800658e:	2208      	movs	r2, #8
 8006590:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	0e5b      	lsrs	r3, r3, #25
 800659a:	b2da      	uxtb	r2, r3
 800659c:	240d      	movs	r4, #13
 800659e:	193b      	adds	r3, r7, r4
 80065a0:	2107      	movs	r1, #7
 80065a2:	400a      	ands	r2, r1
 80065a4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	0f5b      	lsrs	r3, r3, #29
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	250c      	movs	r5, #12
 80065b2:	197b      	adds	r3, r7, r5
 80065b4:	2107      	movs	r1, #7
 80065b6:	400a      	ands	r2, r1
 80065b8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80065ba:	183b      	adds	r3, r7, r0
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	197a      	adds	r2, r7, r5
 80065c0:	7812      	ldrb	r2, [r2, #0]
 80065c2:	4914      	ldr	r1, [pc, #80]	@ (8006614 <UARTEx_SetNbDataToProcess+0xb4>)
 80065c4:	5c8a      	ldrb	r2, [r1, r2]
 80065c6:	435a      	muls	r2, r3
 80065c8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80065ca:	197b      	adds	r3, r7, r5
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	4a12      	ldr	r2, [pc, #72]	@ (8006618 <UARTEx_SetNbDataToProcess+0xb8>)
 80065d0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80065d2:	0019      	movs	r1, r3
 80065d4:	f7f9 fe34 	bl	8000240 <__divsi3>
 80065d8:	0003      	movs	r3, r0
 80065da:	b299      	uxth	r1, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	226a      	movs	r2, #106	@ 0x6a
 80065e0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80065e2:	19bb      	adds	r3, r7, r6
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	193a      	adds	r2, r7, r4
 80065e8:	7812      	ldrb	r2, [r2, #0]
 80065ea:	490a      	ldr	r1, [pc, #40]	@ (8006614 <UARTEx_SetNbDataToProcess+0xb4>)
 80065ec:	5c8a      	ldrb	r2, [r1, r2]
 80065ee:	435a      	muls	r2, r3
 80065f0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80065f2:	193b      	adds	r3, r7, r4
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	4a08      	ldr	r2, [pc, #32]	@ (8006618 <UARTEx_SetNbDataToProcess+0xb8>)
 80065f8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80065fa:	0019      	movs	r1, r3
 80065fc:	f7f9 fe20 	bl	8000240 <__divsi3>
 8006600:	0003      	movs	r3, r0
 8006602:	b299      	uxth	r1, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2268      	movs	r2, #104	@ 0x68
 8006608:	5299      	strh	r1, [r3, r2]
}
 800660a:	46c0      	nop			@ (mov r8, r8)
 800660c:	46bd      	mov	sp, r7
 800660e:	b005      	add	sp, #20
 8006610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006612:	46c0      	nop			@ (mov r8, r8)
 8006614:	080081c8 	.word	0x080081c8
 8006618:	080081d0 	.word	0x080081d0

0800661c <_strtol_l.constprop.0>:
 800661c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800661e:	b085      	sub	sp, #20
 8006620:	0017      	movs	r7, r2
 8006622:	001e      	movs	r6, r3
 8006624:	9003      	str	r0, [sp, #12]
 8006626:	9101      	str	r1, [sp, #4]
 8006628:	2b24      	cmp	r3, #36	@ 0x24
 800662a:	d844      	bhi.n	80066b6 <_strtol_l.constprop.0+0x9a>
 800662c:	000c      	movs	r4, r1
 800662e:	2b01      	cmp	r3, #1
 8006630:	d041      	beq.n	80066b6 <_strtol_l.constprop.0+0x9a>
 8006632:	4b3d      	ldr	r3, [pc, #244]	@ (8006728 <_strtol_l.constprop.0+0x10c>)
 8006634:	2208      	movs	r2, #8
 8006636:	469c      	mov	ip, r3
 8006638:	0023      	movs	r3, r4
 800663a:	4661      	mov	r1, ip
 800663c:	781d      	ldrb	r5, [r3, #0]
 800663e:	3401      	adds	r4, #1
 8006640:	5d48      	ldrb	r0, [r1, r5]
 8006642:	0001      	movs	r1, r0
 8006644:	4011      	ands	r1, r2
 8006646:	4210      	tst	r0, r2
 8006648:	d1f6      	bne.n	8006638 <_strtol_l.constprop.0+0x1c>
 800664a:	2d2d      	cmp	r5, #45	@ 0x2d
 800664c:	d13a      	bne.n	80066c4 <_strtol_l.constprop.0+0xa8>
 800664e:	7825      	ldrb	r5, [r4, #0]
 8006650:	1c9c      	adds	r4, r3, #2
 8006652:	2301      	movs	r3, #1
 8006654:	9300      	str	r3, [sp, #0]
 8006656:	2210      	movs	r2, #16
 8006658:	0033      	movs	r3, r6
 800665a:	4393      	bics	r3, r2
 800665c:	d109      	bne.n	8006672 <_strtol_l.constprop.0+0x56>
 800665e:	2d30      	cmp	r5, #48	@ 0x30
 8006660:	d136      	bne.n	80066d0 <_strtol_l.constprop.0+0xb4>
 8006662:	2120      	movs	r1, #32
 8006664:	7823      	ldrb	r3, [r4, #0]
 8006666:	438b      	bics	r3, r1
 8006668:	2b58      	cmp	r3, #88	@ 0x58
 800666a:	d131      	bne.n	80066d0 <_strtol_l.constprop.0+0xb4>
 800666c:	0016      	movs	r6, r2
 800666e:	7865      	ldrb	r5, [r4, #1]
 8006670:	3402      	adds	r4, #2
 8006672:	4a2e      	ldr	r2, [pc, #184]	@ (800672c <_strtol_l.constprop.0+0x110>)
 8006674:	9b00      	ldr	r3, [sp, #0]
 8006676:	4694      	mov	ip, r2
 8006678:	4463      	add	r3, ip
 800667a:	0031      	movs	r1, r6
 800667c:	0018      	movs	r0, r3
 800667e:	9302      	str	r3, [sp, #8]
 8006680:	f7f9 fdda 	bl	8000238 <__aeabi_uidivmod>
 8006684:	2200      	movs	r2, #0
 8006686:	4684      	mov	ip, r0
 8006688:	0010      	movs	r0, r2
 800668a:	002b      	movs	r3, r5
 800668c:	3b30      	subs	r3, #48	@ 0x30
 800668e:	2b09      	cmp	r3, #9
 8006690:	d825      	bhi.n	80066de <_strtol_l.constprop.0+0xc2>
 8006692:	001d      	movs	r5, r3
 8006694:	42ae      	cmp	r6, r5
 8006696:	dd31      	ble.n	80066fc <_strtol_l.constprop.0+0xe0>
 8006698:	1c53      	adds	r3, r2, #1
 800669a:	d009      	beq.n	80066b0 <_strtol_l.constprop.0+0x94>
 800669c:	2201      	movs	r2, #1
 800669e:	4252      	negs	r2, r2
 80066a0:	4584      	cmp	ip, r0
 80066a2:	d305      	bcc.n	80066b0 <_strtol_l.constprop.0+0x94>
 80066a4:	d101      	bne.n	80066aa <_strtol_l.constprop.0+0x8e>
 80066a6:	42a9      	cmp	r1, r5
 80066a8:	db25      	blt.n	80066f6 <_strtol_l.constprop.0+0xda>
 80066aa:	2201      	movs	r2, #1
 80066ac:	4370      	muls	r0, r6
 80066ae:	1828      	adds	r0, r5, r0
 80066b0:	7825      	ldrb	r5, [r4, #0]
 80066b2:	3401      	adds	r4, #1
 80066b4:	e7e9      	b.n	800668a <_strtol_l.constprop.0+0x6e>
 80066b6:	f000 f9dd 	bl	8006a74 <__errno>
 80066ba:	2316      	movs	r3, #22
 80066bc:	6003      	str	r3, [r0, #0]
 80066be:	2000      	movs	r0, #0
 80066c0:	b005      	add	sp, #20
 80066c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066c4:	9100      	str	r1, [sp, #0]
 80066c6:	2d2b      	cmp	r5, #43	@ 0x2b
 80066c8:	d1c5      	bne.n	8006656 <_strtol_l.constprop.0+0x3a>
 80066ca:	7825      	ldrb	r5, [r4, #0]
 80066cc:	1c9c      	adds	r4, r3, #2
 80066ce:	e7c2      	b.n	8006656 <_strtol_l.constprop.0+0x3a>
 80066d0:	2e00      	cmp	r6, #0
 80066d2:	d1ce      	bne.n	8006672 <_strtol_l.constprop.0+0x56>
 80066d4:	3608      	adds	r6, #8
 80066d6:	2d30      	cmp	r5, #48	@ 0x30
 80066d8:	d0cb      	beq.n	8006672 <_strtol_l.constprop.0+0x56>
 80066da:	3602      	adds	r6, #2
 80066dc:	e7c9      	b.n	8006672 <_strtol_l.constprop.0+0x56>
 80066de:	002b      	movs	r3, r5
 80066e0:	3b41      	subs	r3, #65	@ 0x41
 80066e2:	2b19      	cmp	r3, #25
 80066e4:	d801      	bhi.n	80066ea <_strtol_l.constprop.0+0xce>
 80066e6:	3d37      	subs	r5, #55	@ 0x37
 80066e8:	e7d4      	b.n	8006694 <_strtol_l.constprop.0+0x78>
 80066ea:	002b      	movs	r3, r5
 80066ec:	3b61      	subs	r3, #97	@ 0x61
 80066ee:	2b19      	cmp	r3, #25
 80066f0:	d804      	bhi.n	80066fc <_strtol_l.constprop.0+0xe0>
 80066f2:	3d57      	subs	r5, #87	@ 0x57
 80066f4:	e7ce      	b.n	8006694 <_strtol_l.constprop.0+0x78>
 80066f6:	2201      	movs	r2, #1
 80066f8:	4252      	negs	r2, r2
 80066fa:	e7d9      	b.n	80066b0 <_strtol_l.constprop.0+0x94>
 80066fc:	1c53      	adds	r3, r2, #1
 80066fe:	d108      	bne.n	8006712 <_strtol_l.constprop.0+0xf6>
 8006700:	2322      	movs	r3, #34	@ 0x22
 8006702:	9a03      	ldr	r2, [sp, #12]
 8006704:	9802      	ldr	r0, [sp, #8]
 8006706:	6013      	str	r3, [r2, #0]
 8006708:	2f00      	cmp	r7, #0
 800670a:	d0d9      	beq.n	80066c0 <_strtol_l.constprop.0+0xa4>
 800670c:	1e63      	subs	r3, r4, #1
 800670e:	9301      	str	r3, [sp, #4]
 8006710:	e007      	b.n	8006722 <_strtol_l.constprop.0+0x106>
 8006712:	9b00      	ldr	r3, [sp, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d000      	beq.n	800671a <_strtol_l.constprop.0+0xfe>
 8006718:	4240      	negs	r0, r0
 800671a:	2f00      	cmp	r7, #0
 800671c:	d0d0      	beq.n	80066c0 <_strtol_l.constprop.0+0xa4>
 800671e:	2a00      	cmp	r2, #0
 8006720:	d1f4      	bne.n	800670c <_strtol_l.constprop.0+0xf0>
 8006722:	9b01      	ldr	r3, [sp, #4]
 8006724:	603b      	str	r3, [r7, #0]
 8006726:	e7cb      	b.n	80066c0 <_strtol_l.constprop.0+0xa4>
 8006728:	080081d9 	.word	0x080081d9
 800672c:	7fffffff 	.word	0x7fffffff

08006730 <strtol>:
 8006730:	b510      	push	{r4, lr}
 8006732:	4c04      	ldr	r4, [pc, #16]	@ (8006744 <strtol+0x14>)
 8006734:	0013      	movs	r3, r2
 8006736:	000a      	movs	r2, r1
 8006738:	0001      	movs	r1, r0
 800673a:	6820      	ldr	r0, [r4, #0]
 800673c:	f7ff ff6e 	bl	800661c <_strtol_l.constprop.0>
 8006740:	bd10      	pop	{r4, pc}
 8006742:	46c0      	nop			@ (mov r8, r8)
 8006744:	20000018 	.word	0x20000018

08006748 <std>:
 8006748:	2300      	movs	r3, #0
 800674a:	b510      	push	{r4, lr}
 800674c:	0004      	movs	r4, r0
 800674e:	6003      	str	r3, [r0, #0]
 8006750:	6043      	str	r3, [r0, #4]
 8006752:	6083      	str	r3, [r0, #8]
 8006754:	8181      	strh	r1, [r0, #12]
 8006756:	6643      	str	r3, [r0, #100]	@ 0x64
 8006758:	81c2      	strh	r2, [r0, #14]
 800675a:	6103      	str	r3, [r0, #16]
 800675c:	6143      	str	r3, [r0, #20]
 800675e:	6183      	str	r3, [r0, #24]
 8006760:	0019      	movs	r1, r3
 8006762:	2208      	movs	r2, #8
 8006764:	305c      	adds	r0, #92	@ 0x5c
 8006766:	f000 f92f 	bl	80069c8 <memset>
 800676a:	4b0b      	ldr	r3, [pc, #44]	@ (8006798 <std+0x50>)
 800676c:	6224      	str	r4, [r4, #32]
 800676e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006770:	4b0a      	ldr	r3, [pc, #40]	@ (800679c <std+0x54>)
 8006772:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006774:	4b0a      	ldr	r3, [pc, #40]	@ (80067a0 <std+0x58>)
 8006776:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006778:	4b0a      	ldr	r3, [pc, #40]	@ (80067a4 <std+0x5c>)
 800677a:	6323      	str	r3, [r4, #48]	@ 0x30
 800677c:	4b0a      	ldr	r3, [pc, #40]	@ (80067a8 <std+0x60>)
 800677e:	429c      	cmp	r4, r3
 8006780:	d005      	beq.n	800678e <std+0x46>
 8006782:	4b0a      	ldr	r3, [pc, #40]	@ (80067ac <std+0x64>)
 8006784:	429c      	cmp	r4, r3
 8006786:	d002      	beq.n	800678e <std+0x46>
 8006788:	4b09      	ldr	r3, [pc, #36]	@ (80067b0 <std+0x68>)
 800678a:	429c      	cmp	r4, r3
 800678c:	d103      	bne.n	8006796 <std+0x4e>
 800678e:	0020      	movs	r0, r4
 8006790:	3058      	adds	r0, #88	@ 0x58
 8006792:	f000 f999 	bl	8006ac8 <__retarget_lock_init_recursive>
 8006796:	bd10      	pop	{r4, pc}
 8006798:	08006931 	.word	0x08006931
 800679c:	08006959 	.word	0x08006959
 80067a0:	08006991 	.word	0x08006991
 80067a4:	080069bd 	.word	0x080069bd
 80067a8:	20000304 	.word	0x20000304
 80067ac:	2000036c 	.word	0x2000036c
 80067b0:	200003d4 	.word	0x200003d4

080067b4 <stdio_exit_handler>:
 80067b4:	b510      	push	{r4, lr}
 80067b6:	4a03      	ldr	r2, [pc, #12]	@ (80067c4 <stdio_exit_handler+0x10>)
 80067b8:	4903      	ldr	r1, [pc, #12]	@ (80067c8 <stdio_exit_handler+0x14>)
 80067ba:	4804      	ldr	r0, [pc, #16]	@ (80067cc <stdio_exit_handler+0x18>)
 80067bc:	f000 f86c 	bl	8006898 <_fwalk_sglue>
 80067c0:	bd10      	pop	{r4, pc}
 80067c2:	46c0      	nop			@ (mov r8, r8)
 80067c4:	2000000c 	.word	0x2000000c
 80067c8:	08007625 	.word	0x08007625
 80067cc:	2000001c 	.word	0x2000001c

080067d0 <cleanup_stdio>:
 80067d0:	6841      	ldr	r1, [r0, #4]
 80067d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006800 <cleanup_stdio+0x30>)
 80067d4:	b510      	push	{r4, lr}
 80067d6:	0004      	movs	r4, r0
 80067d8:	4299      	cmp	r1, r3
 80067da:	d001      	beq.n	80067e0 <cleanup_stdio+0x10>
 80067dc:	f000 ff22 	bl	8007624 <_fflush_r>
 80067e0:	68a1      	ldr	r1, [r4, #8]
 80067e2:	4b08      	ldr	r3, [pc, #32]	@ (8006804 <cleanup_stdio+0x34>)
 80067e4:	4299      	cmp	r1, r3
 80067e6:	d002      	beq.n	80067ee <cleanup_stdio+0x1e>
 80067e8:	0020      	movs	r0, r4
 80067ea:	f000 ff1b 	bl	8007624 <_fflush_r>
 80067ee:	68e1      	ldr	r1, [r4, #12]
 80067f0:	4b05      	ldr	r3, [pc, #20]	@ (8006808 <cleanup_stdio+0x38>)
 80067f2:	4299      	cmp	r1, r3
 80067f4:	d002      	beq.n	80067fc <cleanup_stdio+0x2c>
 80067f6:	0020      	movs	r0, r4
 80067f8:	f000 ff14 	bl	8007624 <_fflush_r>
 80067fc:	bd10      	pop	{r4, pc}
 80067fe:	46c0      	nop			@ (mov r8, r8)
 8006800:	20000304 	.word	0x20000304
 8006804:	2000036c 	.word	0x2000036c
 8006808:	200003d4 	.word	0x200003d4

0800680c <global_stdio_init.part.0>:
 800680c:	b510      	push	{r4, lr}
 800680e:	4b09      	ldr	r3, [pc, #36]	@ (8006834 <global_stdio_init.part.0+0x28>)
 8006810:	4a09      	ldr	r2, [pc, #36]	@ (8006838 <global_stdio_init.part.0+0x2c>)
 8006812:	2104      	movs	r1, #4
 8006814:	601a      	str	r2, [r3, #0]
 8006816:	4809      	ldr	r0, [pc, #36]	@ (800683c <global_stdio_init.part.0+0x30>)
 8006818:	2200      	movs	r2, #0
 800681a:	f7ff ff95 	bl	8006748 <std>
 800681e:	2201      	movs	r2, #1
 8006820:	2109      	movs	r1, #9
 8006822:	4807      	ldr	r0, [pc, #28]	@ (8006840 <global_stdio_init.part.0+0x34>)
 8006824:	f7ff ff90 	bl	8006748 <std>
 8006828:	2202      	movs	r2, #2
 800682a:	2112      	movs	r1, #18
 800682c:	4805      	ldr	r0, [pc, #20]	@ (8006844 <global_stdio_init.part.0+0x38>)
 800682e:	f7ff ff8b 	bl	8006748 <std>
 8006832:	bd10      	pop	{r4, pc}
 8006834:	2000043c 	.word	0x2000043c
 8006838:	080067b5 	.word	0x080067b5
 800683c:	20000304 	.word	0x20000304
 8006840:	2000036c 	.word	0x2000036c
 8006844:	200003d4 	.word	0x200003d4

08006848 <__sfp_lock_acquire>:
 8006848:	b510      	push	{r4, lr}
 800684a:	4802      	ldr	r0, [pc, #8]	@ (8006854 <__sfp_lock_acquire+0xc>)
 800684c:	f000 f93d 	bl	8006aca <__retarget_lock_acquire_recursive>
 8006850:	bd10      	pop	{r4, pc}
 8006852:	46c0      	nop			@ (mov r8, r8)
 8006854:	20000445 	.word	0x20000445

08006858 <__sfp_lock_release>:
 8006858:	b510      	push	{r4, lr}
 800685a:	4802      	ldr	r0, [pc, #8]	@ (8006864 <__sfp_lock_release+0xc>)
 800685c:	f000 f936 	bl	8006acc <__retarget_lock_release_recursive>
 8006860:	bd10      	pop	{r4, pc}
 8006862:	46c0      	nop			@ (mov r8, r8)
 8006864:	20000445 	.word	0x20000445

08006868 <__sinit>:
 8006868:	b510      	push	{r4, lr}
 800686a:	0004      	movs	r4, r0
 800686c:	f7ff ffec 	bl	8006848 <__sfp_lock_acquire>
 8006870:	6a23      	ldr	r3, [r4, #32]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d002      	beq.n	800687c <__sinit+0x14>
 8006876:	f7ff ffef 	bl	8006858 <__sfp_lock_release>
 800687a:	bd10      	pop	{r4, pc}
 800687c:	4b04      	ldr	r3, [pc, #16]	@ (8006890 <__sinit+0x28>)
 800687e:	6223      	str	r3, [r4, #32]
 8006880:	4b04      	ldr	r3, [pc, #16]	@ (8006894 <__sinit+0x2c>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d1f6      	bne.n	8006876 <__sinit+0xe>
 8006888:	f7ff ffc0 	bl	800680c <global_stdio_init.part.0>
 800688c:	e7f3      	b.n	8006876 <__sinit+0xe>
 800688e:	46c0      	nop			@ (mov r8, r8)
 8006890:	080067d1 	.word	0x080067d1
 8006894:	2000043c 	.word	0x2000043c

08006898 <_fwalk_sglue>:
 8006898:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800689a:	0014      	movs	r4, r2
 800689c:	2600      	movs	r6, #0
 800689e:	9000      	str	r0, [sp, #0]
 80068a0:	9101      	str	r1, [sp, #4]
 80068a2:	68a5      	ldr	r5, [r4, #8]
 80068a4:	6867      	ldr	r7, [r4, #4]
 80068a6:	3f01      	subs	r7, #1
 80068a8:	d504      	bpl.n	80068b4 <_fwalk_sglue+0x1c>
 80068aa:	6824      	ldr	r4, [r4, #0]
 80068ac:	2c00      	cmp	r4, #0
 80068ae:	d1f8      	bne.n	80068a2 <_fwalk_sglue+0xa>
 80068b0:	0030      	movs	r0, r6
 80068b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80068b4:	89ab      	ldrh	r3, [r5, #12]
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d908      	bls.n	80068cc <_fwalk_sglue+0x34>
 80068ba:	220e      	movs	r2, #14
 80068bc:	5eab      	ldrsh	r3, [r5, r2]
 80068be:	3301      	adds	r3, #1
 80068c0:	d004      	beq.n	80068cc <_fwalk_sglue+0x34>
 80068c2:	0029      	movs	r1, r5
 80068c4:	9800      	ldr	r0, [sp, #0]
 80068c6:	9b01      	ldr	r3, [sp, #4]
 80068c8:	4798      	blx	r3
 80068ca:	4306      	orrs	r6, r0
 80068cc:	3568      	adds	r5, #104	@ 0x68
 80068ce:	e7ea      	b.n	80068a6 <_fwalk_sglue+0xe>

080068d0 <iprintf>:
 80068d0:	b40f      	push	{r0, r1, r2, r3}
 80068d2:	b507      	push	{r0, r1, r2, lr}
 80068d4:	4905      	ldr	r1, [pc, #20]	@ (80068ec <iprintf+0x1c>)
 80068d6:	ab04      	add	r3, sp, #16
 80068d8:	6808      	ldr	r0, [r1, #0]
 80068da:	cb04      	ldmia	r3!, {r2}
 80068dc:	6881      	ldr	r1, [r0, #8]
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	f000 fb80 	bl	8006fe4 <_vfiprintf_r>
 80068e4:	b003      	add	sp, #12
 80068e6:	bc08      	pop	{r3}
 80068e8:	b004      	add	sp, #16
 80068ea:	4718      	bx	r3
 80068ec:	20000018 	.word	0x20000018

080068f0 <siprintf>:
 80068f0:	b40e      	push	{r1, r2, r3}
 80068f2:	b500      	push	{lr}
 80068f4:	490b      	ldr	r1, [pc, #44]	@ (8006924 <siprintf+0x34>)
 80068f6:	b09c      	sub	sp, #112	@ 0x70
 80068f8:	ab1d      	add	r3, sp, #116	@ 0x74
 80068fa:	9002      	str	r0, [sp, #8]
 80068fc:	9006      	str	r0, [sp, #24]
 80068fe:	9107      	str	r1, [sp, #28]
 8006900:	9104      	str	r1, [sp, #16]
 8006902:	4809      	ldr	r0, [pc, #36]	@ (8006928 <siprintf+0x38>)
 8006904:	4909      	ldr	r1, [pc, #36]	@ (800692c <siprintf+0x3c>)
 8006906:	cb04      	ldmia	r3!, {r2}
 8006908:	9105      	str	r1, [sp, #20]
 800690a:	6800      	ldr	r0, [r0, #0]
 800690c:	a902      	add	r1, sp, #8
 800690e:	9301      	str	r3, [sp, #4]
 8006910:	f000 fa42 	bl	8006d98 <_svfiprintf_r>
 8006914:	2200      	movs	r2, #0
 8006916:	9b02      	ldr	r3, [sp, #8]
 8006918:	701a      	strb	r2, [r3, #0]
 800691a:	b01c      	add	sp, #112	@ 0x70
 800691c:	bc08      	pop	{r3}
 800691e:	b003      	add	sp, #12
 8006920:	4718      	bx	r3
 8006922:	46c0      	nop			@ (mov r8, r8)
 8006924:	7fffffff 	.word	0x7fffffff
 8006928:	20000018 	.word	0x20000018
 800692c:	ffff0208 	.word	0xffff0208

08006930 <__sread>:
 8006930:	b570      	push	{r4, r5, r6, lr}
 8006932:	000c      	movs	r4, r1
 8006934:	250e      	movs	r5, #14
 8006936:	5f49      	ldrsh	r1, [r1, r5]
 8006938:	f000 f874 	bl	8006a24 <_read_r>
 800693c:	2800      	cmp	r0, #0
 800693e:	db03      	blt.n	8006948 <__sread+0x18>
 8006940:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006942:	181b      	adds	r3, r3, r0
 8006944:	6563      	str	r3, [r4, #84]	@ 0x54
 8006946:	bd70      	pop	{r4, r5, r6, pc}
 8006948:	89a3      	ldrh	r3, [r4, #12]
 800694a:	4a02      	ldr	r2, [pc, #8]	@ (8006954 <__sread+0x24>)
 800694c:	4013      	ands	r3, r2
 800694e:	81a3      	strh	r3, [r4, #12]
 8006950:	e7f9      	b.n	8006946 <__sread+0x16>
 8006952:	46c0      	nop			@ (mov r8, r8)
 8006954:	ffffefff 	.word	0xffffefff

08006958 <__swrite>:
 8006958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800695a:	001f      	movs	r7, r3
 800695c:	898b      	ldrh	r3, [r1, #12]
 800695e:	0005      	movs	r5, r0
 8006960:	000c      	movs	r4, r1
 8006962:	0016      	movs	r6, r2
 8006964:	05db      	lsls	r3, r3, #23
 8006966:	d505      	bpl.n	8006974 <__swrite+0x1c>
 8006968:	230e      	movs	r3, #14
 800696a:	5ec9      	ldrsh	r1, [r1, r3]
 800696c:	2200      	movs	r2, #0
 800696e:	2302      	movs	r3, #2
 8006970:	f000 f844 	bl	80069fc <_lseek_r>
 8006974:	89a3      	ldrh	r3, [r4, #12]
 8006976:	4a05      	ldr	r2, [pc, #20]	@ (800698c <__swrite+0x34>)
 8006978:	0028      	movs	r0, r5
 800697a:	4013      	ands	r3, r2
 800697c:	81a3      	strh	r3, [r4, #12]
 800697e:	0032      	movs	r2, r6
 8006980:	230e      	movs	r3, #14
 8006982:	5ee1      	ldrsh	r1, [r4, r3]
 8006984:	003b      	movs	r3, r7
 8006986:	f000 f861 	bl	8006a4c <_write_r>
 800698a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800698c:	ffffefff 	.word	0xffffefff

08006990 <__sseek>:
 8006990:	b570      	push	{r4, r5, r6, lr}
 8006992:	000c      	movs	r4, r1
 8006994:	250e      	movs	r5, #14
 8006996:	5f49      	ldrsh	r1, [r1, r5]
 8006998:	f000 f830 	bl	80069fc <_lseek_r>
 800699c:	89a3      	ldrh	r3, [r4, #12]
 800699e:	1c42      	adds	r2, r0, #1
 80069a0:	d103      	bne.n	80069aa <__sseek+0x1a>
 80069a2:	4a05      	ldr	r2, [pc, #20]	@ (80069b8 <__sseek+0x28>)
 80069a4:	4013      	ands	r3, r2
 80069a6:	81a3      	strh	r3, [r4, #12]
 80069a8:	bd70      	pop	{r4, r5, r6, pc}
 80069aa:	2280      	movs	r2, #128	@ 0x80
 80069ac:	0152      	lsls	r2, r2, #5
 80069ae:	4313      	orrs	r3, r2
 80069b0:	81a3      	strh	r3, [r4, #12]
 80069b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80069b4:	e7f8      	b.n	80069a8 <__sseek+0x18>
 80069b6:	46c0      	nop			@ (mov r8, r8)
 80069b8:	ffffefff 	.word	0xffffefff

080069bc <__sclose>:
 80069bc:	b510      	push	{r4, lr}
 80069be:	230e      	movs	r3, #14
 80069c0:	5ec9      	ldrsh	r1, [r1, r3]
 80069c2:	f000 f809 	bl	80069d8 <_close_r>
 80069c6:	bd10      	pop	{r4, pc}

080069c8 <memset>:
 80069c8:	0003      	movs	r3, r0
 80069ca:	1882      	adds	r2, r0, r2
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d100      	bne.n	80069d2 <memset+0xa>
 80069d0:	4770      	bx	lr
 80069d2:	7019      	strb	r1, [r3, #0]
 80069d4:	3301      	adds	r3, #1
 80069d6:	e7f9      	b.n	80069cc <memset+0x4>

080069d8 <_close_r>:
 80069d8:	2300      	movs	r3, #0
 80069da:	b570      	push	{r4, r5, r6, lr}
 80069dc:	4d06      	ldr	r5, [pc, #24]	@ (80069f8 <_close_r+0x20>)
 80069de:	0004      	movs	r4, r0
 80069e0:	0008      	movs	r0, r1
 80069e2:	602b      	str	r3, [r5, #0]
 80069e4:	f7fc f89c 	bl	8002b20 <_close>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d103      	bne.n	80069f4 <_close_r+0x1c>
 80069ec:	682b      	ldr	r3, [r5, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d000      	beq.n	80069f4 <_close_r+0x1c>
 80069f2:	6023      	str	r3, [r4, #0]
 80069f4:	bd70      	pop	{r4, r5, r6, pc}
 80069f6:	46c0      	nop			@ (mov r8, r8)
 80069f8:	20000440 	.word	0x20000440

080069fc <_lseek_r>:
 80069fc:	b570      	push	{r4, r5, r6, lr}
 80069fe:	0004      	movs	r4, r0
 8006a00:	0008      	movs	r0, r1
 8006a02:	0011      	movs	r1, r2
 8006a04:	001a      	movs	r2, r3
 8006a06:	2300      	movs	r3, #0
 8006a08:	4d05      	ldr	r5, [pc, #20]	@ (8006a20 <_lseek_r+0x24>)
 8006a0a:	602b      	str	r3, [r5, #0]
 8006a0c:	f7fc f8a9 	bl	8002b62 <_lseek>
 8006a10:	1c43      	adds	r3, r0, #1
 8006a12:	d103      	bne.n	8006a1c <_lseek_r+0x20>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d000      	beq.n	8006a1c <_lseek_r+0x20>
 8006a1a:	6023      	str	r3, [r4, #0]
 8006a1c:	bd70      	pop	{r4, r5, r6, pc}
 8006a1e:	46c0      	nop			@ (mov r8, r8)
 8006a20:	20000440 	.word	0x20000440

08006a24 <_read_r>:
 8006a24:	b570      	push	{r4, r5, r6, lr}
 8006a26:	0004      	movs	r4, r0
 8006a28:	0008      	movs	r0, r1
 8006a2a:	0011      	movs	r1, r2
 8006a2c:	001a      	movs	r2, r3
 8006a2e:	2300      	movs	r3, #0
 8006a30:	4d05      	ldr	r5, [pc, #20]	@ (8006a48 <_read_r+0x24>)
 8006a32:	602b      	str	r3, [r5, #0]
 8006a34:	f7fc f83b 	bl	8002aae <_read>
 8006a38:	1c43      	adds	r3, r0, #1
 8006a3a:	d103      	bne.n	8006a44 <_read_r+0x20>
 8006a3c:	682b      	ldr	r3, [r5, #0]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d000      	beq.n	8006a44 <_read_r+0x20>
 8006a42:	6023      	str	r3, [r4, #0]
 8006a44:	bd70      	pop	{r4, r5, r6, pc}
 8006a46:	46c0      	nop			@ (mov r8, r8)
 8006a48:	20000440 	.word	0x20000440

08006a4c <_write_r>:
 8006a4c:	b570      	push	{r4, r5, r6, lr}
 8006a4e:	0004      	movs	r4, r0
 8006a50:	0008      	movs	r0, r1
 8006a52:	0011      	movs	r1, r2
 8006a54:	001a      	movs	r2, r3
 8006a56:	2300      	movs	r3, #0
 8006a58:	4d05      	ldr	r5, [pc, #20]	@ (8006a70 <_write_r+0x24>)
 8006a5a:	602b      	str	r3, [r5, #0]
 8006a5c:	f7fc f844 	bl	8002ae8 <_write>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d103      	bne.n	8006a6c <_write_r+0x20>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d000      	beq.n	8006a6c <_write_r+0x20>
 8006a6a:	6023      	str	r3, [r4, #0]
 8006a6c:	bd70      	pop	{r4, r5, r6, pc}
 8006a6e:	46c0      	nop			@ (mov r8, r8)
 8006a70:	20000440 	.word	0x20000440

08006a74 <__errno>:
 8006a74:	4b01      	ldr	r3, [pc, #4]	@ (8006a7c <__errno+0x8>)
 8006a76:	6818      	ldr	r0, [r3, #0]
 8006a78:	4770      	bx	lr
 8006a7a:	46c0      	nop			@ (mov r8, r8)
 8006a7c:	20000018 	.word	0x20000018

08006a80 <__libc_init_array>:
 8006a80:	b570      	push	{r4, r5, r6, lr}
 8006a82:	2600      	movs	r6, #0
 8006a84:	4c0c      	ldr	r4, [pc, #48]	@ (8006ab8 <__libc_init_array+0x38>)
 8006a86:	4d0d      	ldr	r5, [pc, #52]	@ (8006abc <__libc_init_array+0x3c>)
 8006a88:	1b64      	subs	r4, r4, r5
 8006a8a:	10a4      	asrs	r4, r4, #2
 8006a8c:	42a6      	cmp	r6, r4
 8006a8e:	d109      	bne.n	8006aa4 <__libc_init_array+0x24>
 8006a90:	2600      	movs	r6, #0
 8006a92:	f000 ff8b 	bl	80079ac <_init>
 8006a96:	4c0a      	ldr	r4, [pc, #40]	@ (8006ac0 <__libc_init_array+0x40>)
 8006a98:	4d0a      	ldr	r5, [pc, #40]	@ (8006ac4 <__libc_init_array+0x44>)
 8006a9a:	1b64      	subs	r4, r4, r5
 8006a9c:	10a4      	asrs	r4, r4, #2
 8006a9e:	42a6      	cmp	r6, r4
 8006aa0:	d105      	bne.n	8006aae <__libc_init_array+0x2e>
 8006aa2:	bd70      	pop	{r4, r5, r6, pc}
 8006aa4:	00b3      	lsls	r3, r6, #2
 8006aa6:	58eb      	ldr	r3, [r5, r3]
 8006aa8:	4798      	blx	r3
 8006aaa:	3601      	adds	r6, #1
 8006aac:	e7ee      	b.n	8006a8c <__libc_init_array+0xc>
 8006aae:	00b3      	lsls	r3, r6, #2
 8006ab0:	58eb      	ldr	r3, [r5, r3]
 8006ab2:	4798      	blx	r3
 8006ab4:	3601      	adds	r6, #1
 8006ab6:	e7f2      	b.n	8006a9e <__libc_init_array+0x1e>
 8006ab8:	08008314 	.word	0x08008314
 8006abc:	08008314 	.word	0x08008314
 8006ac0:	08008318 	.word	0x08008318
 8006ac4:	08008314 	.word	0x08008314

08006ac8 <__retarget_lock_init_recursive>:
 8006ac8:	4770      	bx	lr

08006aca <__retarget_lock_acquire_recursive>:
 8006aca:	4770      	bx	lr

08006acc <__retarget_lock_release_recursive>:
 8006acc:	4770      	bx	lr

08006ace <memcpy>:
 8006ace:	2300      	movs	r3, #0
 8006ad0:	b510      	push	{r4, lr}
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d100      	bne.n	8006ad8 <memcpy+0xa>
 8006ad6:	bd10      	pop	{r4, pc}
 8006ad8:	5ccc      	ldrb	r4, [r1, r3]
 8006ada:	54c4      	strb	r4, [r0, r3]
 8006adc:	3301      	adds	r3, #1
 8006ade:	e7f8      	b.n	8006ad2 <memcpy+0x4>

08006ae0 <_free_r>:
 8006ae0:	b570      	push	{r4, r5, r6, lr}
 8006ae2:	0005      	movs	r5, r0
 8006ae4:	1e0c      	subs	r4, r1, #0
 8006ae6:	d010      	beq.n	8006b0a <_free_r+0x2a>
 8006ae8:	3c04      	subs	r4, #4
 8006aea:	6823      	ldr	r3, [r4, #0]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	da00      	bge.n	8006af2 <_free_r+0x12>
 8006af0:	18e4      	adds	r4, r4, r3
 8006af2:	0028      	movs	r0, r5
 8006af4:	f000 f8e0 	bl	8006cb8 <__malloc_lock>
 8006af8:	4a1d      	ldr	r2, [pc, #116]	@ (8006b70 <_free_r+0x90>)
 8006afa:	6813      	ldr	r3, [r2, #0]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d105      	bne.n	8006b0c <_free_r+0x2c>
 8006b00:	6063      	str	r3, [r4, #4]
 8006b02:	6014      	str	r4, [r2, #0]
 8006b04:	0028      	movs	r0, r5
 8006b06:	f000 f8df 	bl	8006cc8 <__malloc_unlock>
 8006b0a:	bd70      	pop	{r4, r5, r6, pc}
 8006b0c:	42a3      	cmp	r3, r4
 8006b0e:	d908      	bls.n	8006b22 <_free_r+0x42>
 8006b10:	6820      	ldr	r0, [r4, #0]
 8006b12:	1821      	adds	r1, r4, r0
 8006b14:	428b      	cmp	r3, r1
 8006b16:	d1f3      	bne.n	8006b00 <_free_r+0x20>
 8006b18:	6819      	ldr	r1, [r3, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	1809      	adds	r1, r1, r0
 8006b1e:	6021      	str	r1, [r4, #0]
 8006b20:	e7ee      	b.n	8006b00 <_free_r+0x20>
 8006b22:	001a      	movs	r2, r3
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d001      	beq.n	8006b2e <_free_r+0x4e>
 8006b2a:	42a3      	cmp	r3, r4
 8006b2c:	d9f9      	bls.n	8006b22 <_free_r+0x42>
 8006b2e:	6811      	ldr	r1, [r2, #0]
 8006b30:	1850      	adds	r0, r2, r1
 8006b32:	42a0      	cmp	r0, r4
 8006b34:	d10b      	bne.n	8006b4e <_free_r+0x6e>
 8006b36:	6820      	ldr	r0, [r4, #0]
 8006b38:	1809      	adds	r1, r1, r0
 8006b3a:	1850      	adds	r0, r2, r1
 8006b3c:	6011      	str	r1, [r2, #0]
 8006b3e:	4283      	cmp	r3, r0
 8006b40:	d1e0      	bne.n	8006b04 <_free_r+0x24>
 8006b42:	6818      	ldr	r0, [r3, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	1841      	adds	r1, r0, r1
 8006b48:	6011      	str	r1, [r2, #0]
 8006b4a:	6053      	str	r3, [r2, #4]
 8006b4c:	e7da      	b.n	8006b04 <_free_r+0x24>
 8006b4e:	42a0      	cmp	r0, r4
 8006b50:	d902      	bls.n	8006b58 <_free_r+0x78>
 8006b52:	230c      	movs	r3, #12
 8006b54:	602b      	str	r3, [r5, #0]
 8006b56:	e7d5      	b.n	8006b04 <_free_r+0x24>
 8006b58:	6820      	ldr	r0, [r4, #0]
 8006b5a:	1821      	adds	r1, r4, r0
 8006b5c:	428b      	cmp	r3, r1
 8006b5e:	d103      	bne.n	8006b68 <_free_r+0x88>
 8006b60:	6819      	ldr	r1, [r3, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	1809      	adds	r1, r1, r0
 8006b66:	6021      	str	r1, [r4, #0]
 8006b68:	6063      	str	r3, [r4, #4]
 8006b6a:	6054      	str	r4, [r2, #4]
 8006b6c:	e7ca      	b.n	8006b04 <_free_r+0x24>
 8006b6e:	46c0      	nop			@ (mov r8, r8)
 8006b70:	2000044c 	.word	0x2000044c

08006b74 <sbrk_aligned>:
 8006b74:	b570      	push	{r4, r5, r6, lr}
 8006b76:	4e0f      	ldr	r6, [pc, #60]	@ (8006bb4 <sbrk_aligned+0x40>)
 8006b78:	000d      	movs	r5, r1
 8006b7a:	6831      	ldr	r1, [r6, #0]
 8006b7c:	0004      	movs	r4, r0
 8006b7e:	2900      	cmp	r1, #0
 8006b80:	d102      	bne.n	8006b88 <sbrk_aligned+0x14>
 8006b82:	f000 fe2f 	bl	80077e4 <_sbrk_r>
 8006b86:	6030      	str	r0, [r6, #0]
 8006b88:	0029      	movs	r1, r5
 8006b8a:	0020      	movs	r0, r4
 8006b8c:	f000 fe2a 	bl	80077e4 <_sbrk_r>
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d103      	bne.n	8006b9c <sbrk_aligned+0x28>
 8006b94:	2501      	movs	r5, #1
 8006b96:	426d      	negs	r5, r5
 8006b98:	0028      	movs	r0, r5
 8006b9a:	bd70      	pop	{r4, r5, r6, pc}
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	1cc5      	adds	r5, r0, #3
 8006ba0:	439d      	bics	r5, r3
 8006ba2:	42a8      	cmp	r0, r5
 8006ba4:	d0f8      	beq.n	8006b98 <sbrk_aligned+0x24>
 8006ba6:	1a29      	subs	r1, r5, r0
 8006ba8:	0020      	movs	r0, r4
 8006baa:	f000 fe1b 	bl	80077e4 <_sbrk_r>
 8006bae:	3001      	adds	r0, #1
 8006bb0:	d1f2      	bne.n	8006b98 <sbrk_aligned+0x24>
 8006bb2:	e7ef      	b.n	8006b94 <sbrk_aligned+0x20>
 8006bb4:	20000448 	.word	0x20000448

08006bb8 <_malloc_r>:
 8006bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bba:	2203      	movs	r2, #3
 8006bbc:	1ccb      	adds	r3, r1, #3
 8006bbe:	4393      	bics	r3, r2
 8006bc0:	3308      	adds	r3, #8
 8006bc2:	0005      	movs	r5, r0
 8006bc4:	001f      	movs	r7, r3
 8006bc6:	2b0c      	cmp	r3, #12
 8006bc8:	d234      	bcs.n	8006c34 <_malloc_r+0x7c>
 8006bca:	270c      	movs	r7, #12
 8006bcc:	42b9      	cmp	r1, r7
 8006bce:	d833      	bhi.n	8006c38 <_malloc_r+0x80>
 8006bd0:	0028      	movs	r0, r5
 8006bd2:	f000 f871 	bl	8006cb8 <__malloc_lock>
 8006bd6:	4e37      	ldr	r6, [pc, #220]	@ (8006cb4 <_malloc_r+0xfc>)
 8006bd8:	6833      	ldr	r3, [r6, #0]
 8006bda:	001c      	movs	r4, r3
 8006bdc:	2c00      	cmp	r4, #0
 8006bde:	d12f      	bne.n	8006c40 <_malloc_r+0x88>
 8006be0:	0039      	movs	r1, r7
 8006be2:	0028      	movs	r0, r5
 8006be4:	f7ff ffc6 	bl	8006b74 <sbrk_aligned>
 8006be8:	0004      	movs	r4, r0
 8006bea:	1c43      	adds	r3, r0, #1
 8006bec:	d15f      	bne.n	8006cae <_malloc_r+0xf6>
 8006bee:	6834      	ldr	r4, [r6, #0]
 8006bf0:	9400      	str	r4, [sp, #0]
 8006bf2:	9b00      	ldr	r3, [sp, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d14a      	bne.n	8006c8e <_malloc_r+0xd6>
 8006bf8:	2c00      	cmp	r4, #0
 8006bfa:	d052      	beq.n	8006ca2 <_malloc_r+0xea>
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	0028      	movs	r0, r5
 8006c00:	18e3      	adds	r3, r4, r3
 8006c02:	9900      	ldr	r1, [sp, #0]
 8006c04:	9301      	str	r3, [sp, #4]
 8006c06:	f000 fded 	bl	80077e4 <_sbrk_r>
 8006c0a:	9b01      	ldr	r3, [sp, #4]
 8006c0c:	4283      	cmp	r3, r0
 8006c0e:	d148      	bne.n	8006ca2 <_malloc_r+0xea>
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	0028      	movs	r0, r5
 8006c14:	1aff      	subs	r7, r7, r3
 8006c16:	0039      	movs	r1, r7
 8006c18:	f7ff ffac 	bl	8006b74 <sbrk_aligned>
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	d040      	beq.n	8006ca2 <_malloc_r+0xea>
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	19db      	adds	r3, r3, r7
 8006c24:	6023      	str	r3, [r4, #0]
 8006c26:	6833      	ldr	r3, [r6, #0]
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	2a00      	cmp	r2, #0
 8006c2c:	d133      	bne.n	8006c96 <_malloc_r+0xde>
 8006c2e:	9b00      	ldr	r3, [sp, #0]
 8006c30:	6033      	str	r3, [r6, #0]
 8006c32:	e019      	b.n	8006c68 <_malloc_r+0xb0>
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	dac9      	bge.n	8006bcc <_malloc_r+0x14>
 8006c38:	230c      	movs	r3, #12
 8006c3a:	602b      	str	r3, [r5, #0]
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c40:	6821      	ldr	r1, [r4, #0]
 8006c42:	1bc9      	subs	r1, r1, r7
 8006c44:	d420      	bmi.n	8006c88 <_malloc_r+0xd0>
 8006c46:	290b      	cmp	r1, #11
 8006c48:	d90a      	bls.n	8006c60 <_malloc_r+0xa8>
 8006c4a:	19e2      	adds	r2, r4, r7
 8006c4c:	6027      	str	r7, [r4, #0]
 8006c4e:	42a3      	cmp	r3, r4
 8006c50:	d104      	bne.n	8006c5c <_malloc_r+0xa4>
 8006c52:	6032      	str	r2, [r6, #0]
 8006c54:	6863      	ldr	r3, [r4, #4]
 8006c56:	6011      	str	r1, [r2, #0]
 8006c58:	6053      	str	r3, [r2, #4]
 8006c5a:	e005      	b.n	8006c68 <_malloc_r+0xb0>
 8006c5c:	605a      	str	r2, [r3, #4]
 8006c5e:	e7f9      	b.n	8006c54 <_malloc_r+0x9c>
 8006c60:	6862      	ldr	r2, [r4, #4]
 8006c62:	42a3      	cmp	r3, r4
 8006c64:	d10e      	bne.n	8006c84 <_malloc_r+0xcc>
 8006c66:	6032      	str	r2, [r6, #0]
 8006c68:	0028      	movs	r0, r5
 8006c6a:	f000 f82d 	bl	8006cc8 <__malloc_unlock>
 8006c6e:	0020      	movs	r0, r4
 8006c70:	2207      	movs	r2, #7
 8006c72:	300b      	adds	r0, #11
 8006c74:	1d23      	adds	r3, r4, #4
 8006c76:	4390      	bics	r0, r2
 8006c78:	1ac2      	subs	r2, r0, r3
 8006c7a:	4298      	cmp	r0, r3
 8006c7c:	d0df      	beq.n	8006c3e <_malloc_r+0x86>
 8006c7e:	1a1b      	subs	r3, r3, r0
 8006c80:	50a3      	str	r3, [r4, r2]
 8006c82:	e7dc      	b.n	8006c3e <_malloc_r+0x86>
 8006c84:	605a      	str	r2, [r3, #4]
 8006c86:	e7ef      	b.n	8006c68 <_malloc_r+0xb0>
 8006c88:	0023      	movs	r3, r4
 8006c8a:	6864      	ldr	r4, [r4, #4]
 8006c8c:	e7a6      	b.n	8006bdc <_malloc_r+0x24>
 8006c8e:	9c00      	ldr	r4, [sp, #0]
 8006c90:	6863      	ldr	r3, [r4, #4]
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	e7ad      	b.n	8006bf2 <_malloc_r+0x3a>
 8006c96:	001a      	movs	r2, r3
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	42a3      	cmp	r3, r4
 8006c9c:	d1fb      	bne.n	8006c96 <_malloc_r+0xde>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	e7da      	b.n	8006c58 <_malloc_r+0xa0>
 8006ca2:	230c      	movs	r3, #12
 8006ca4:	0028      	movs	r0, r5
 8006ca6:	602b      	str	r3, [r5, #0]
 8006ca8:	f000 f80e 	bl	8006cc8 <__malloc_unlock>
 8006cac:	e7c6      	b.n	8006c3c <_malloc_r+0x84>
 8006cae:	6007      	str	r7, [r0, #0]
 8006cb0:	e7da      	b.n	8006c68 <_malloc_r+0xb0>
 8006cb2:	46c0      	nop			@ (mov r8, r8)
 8006cb4:	2000044c 	.word	0x2000044c

08006cb8 <__malloc_lock>:
 8006cb8:	b510      	push	{r4, lr}
 8006cba:	4802      	ldr	r0, [pc, #8]	@ (8006cc4 <__malloc_lock+0xc>)
 8006cbc:	f7ff ff05 	bl	8006aca <__retarget_lock_acquire_recursive>
 8006cc0:	bd10      	pop	{r4, pc}
 8006cc2:	46c0      	nop			@ (mov r8, r8)
 8006cc4:	20000444 	.word	0x20000444

08006cc8 <__malloc_unlock>:
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	4802      	ldr	r0, [pc, #8]	@ (8006cd4 <__malloc_unlock+0xc>)
 8006ccc:	f7ff fefe 	bl	8006acc <__retarget_lock_release_recursive>
 8006cd0:	bd10      	pop	{r4, pc}
 8006cd2:	46c0      	nop			@ (mov r8, r8)
 8006cd4:	20000444 	.word	0x20000444

08006cd8 <__ssputs_r>:
 8006cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cda:	688e      	ldr	r6, [r1, #8]
 8006cdc:	b085      	sub	sp, #20
 8006cde:	001f      	movs	r7, r3
 8006ce0:	000c      	movs	r4, r1
 8006ce2:	680b      	ldr	r3, [r1, #0]
 8006ce4:	9002      	str	r0, [sp, #8]
 8006ce6:	9203      	str	r2, [sp, #12]
 8006ce8:	42be      	cmp	r6, r7
 8006cea:	d830      	bhi.n	8006d4e <__ssputs_r+0x76>
 8006cec:	210c      	movs	r1, #12
 8006cee:	5e62      	ldrsh	r2, [r4, r1]
 8006cf0:	2190      	movs	r1, #144	@ 0x90
 8006cf2:	00c9      	lsls	r1, r1, #3
 8006cf4:	420a      	tst	r2, r1
 8006cf6:	d028      	beq.n	8006d4a <__ssputs_r+0x72>
 8006cf8:	2003      	movs	r0, #3
 8006cfa:	6921      	ldr	r1, [r4, #16]
 8006cfc:	1a5b      	subs	r3, r3, r1
 8006cfe:	9301      	str	r3, [sp, #4]
 8006d00:	6963      	ldr	r3, [r4, #20]
 8006d02:	4343      	muls	r3, r0
 8006d04:	9801      	ldr	r0, [sp, #4]
 8006d06:	0fdd      	lsrs	r5, r3, #31
 8006d08:	18ed      	adds	r5, r5, r3
 8006d0a:	1c7b      	adds	r3, r7, #1
 8006d0c:	181b      	adds	r3, r3, r0
 8006d0e:	106d      	asrs	r5, r5, #1
 8006d10:	42ab      	cmp	r3, r5
 8006d12:	d900      	bls.n	8006d16 <__ssputs_r+0x3e>
 8006d14:	001d      	movs	r5, r3
 8006d16:	0552      	lsls	r2, r2, #21
 8006d18:	d528      	bpl.n	8006d6c <__ssputs_r+0x94>
 8006d1a:	0029      	movs	r1, r5
 8006d1c:	9802      	ldr	r0, [sp, #8]
 8006d1e:	f7ff ff4b 	bl	8006bb8 <_malloc_r>
 8006d22:	1e06      	subs	r6, r0, #0
 8006d24:	d02c      	beq.n	8006d80 <__ssputs_r+0xa8>
 8006d26:	9a01      	ldr	r2, [sp, #4]
 8006d28:	6921      	ldr	r1, [r4, #16]
 8006d2a:	f7ff fed0 	bl	8006ace <memcpy>
 8006d2e:	89a2      	ldrh	r2, [r4, #12]
 8006d30:	4b18      	ldr	r3, [pc, #96]	@ (8006d94 <__ssputs_r+0xbc>)
 8006d32:	401a      	ands	r2, r3
 8006d34:	2380      	movs	r3, #128	@ 0x80
 8006d36:	4313      	orrs	r3, r2
 8006d38:	81a3      	strh	r3, [r4, #12]
 8006d3a:	9b01      	ldr	r3, [sp, #4]
 8006d3c:	6126      	str	r6, [r4, #16]
 8006d3e:	18f6      	adds	r6, r6, r3
 8006d40:	6026      	str	r6, [r4, #0]
 8006d42:	003e      	movs	r6, r7
 8006d44:	6165      	str	r5, [r4, #20]
 8006d46:	1aed      	subs	r5, r5, r3
 8006d48:	60a5      	str	r5, [r4, #8]
 8006d4a:	42be      	cmp	r6, r7
 8006d4c:	d900      	bls.n	8006d50 <__ssputs_r+0x78>
 8006d4e:	003e      	movs	r6, r7
 8006d50:	0032      	movs	r2, r6
 8006d52:	9903      	ldr	r1, [sp, #12]
 8006d54:	6820      	ldr	r0, [r4, #0]
 8006d56:	f000 fd31 	bl	80077bc <memmove>
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	68a3      	ldr	r3, [r4, #8]
 8006d5e:	1b9b      	subs	r3, r3, r6
 8006d60:	60a3      	str	r3, [r4, #8]
 8006d62:	6823      	ldr	r3, [r4, #0]
 8006d64:	199b      	adds	r3, r3, r6
 8006d66:	6023      	str	r3, [r4, #0]
 8006d68:	b005      	add	sp, #20
 8006d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d6c:	002a      	movs	r2, r5
 8006d6e:	9802      	ldr	r0, [sp, #8]
 8006d70:	f000 fd55 	bl	800781e <_realloc_r>
 8006d74:	1e06      	subs	r6, r0, #0
 8006d76:	d1e0      	bne.n	8006d3a <__ssputs_r+0x62>
 8006d78:	6921      	ldr	r1, [r4, #16]
 8006d7a:	9802      	ldr	r0, [sp, #8]
 8006d7c:	f7ff feb0 	bl	8006ae0 <_free_r>
 8006d80:	230c      	movs	r3, #12
 8006d82:	2001      	movs	r0, #1
 8006d84:	9a02      	ldr	r2, [sp, #8]
 8006d86:	4240      	negs	r0, r0
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	89a2      	ldrh	r2, [r4, #12]
 8006d8c:	3334      	adds	r3, #52	@ 0x34
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	81a3      	strh	r3, [r4, #12]
 8006d92:	e7e9      	b.n	8006d68 <__ssputs_r+0x90>
 8006d94:	fffffb7f 	.word	0xfffffb7f

08006d98 <_svfiprintf_r>:
 8006d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d9a:	b0a1      	sub	sp, #132	@ 0x84
 8006d9c:	9003      	str	r0, [sp, #12]
 8006d9e:	001d      	movs	r5, r3
 8006da0:	898b      	ldrh	r3, [r1, #12]
 8006da2:	000f      	movs	r7, r1
 8006da4:	0016      	movs	r6, r2
 8006da6:	061b      	lsls	r3, r3, #24
 8006da8:	d511      	bpl.n	8006dce <_svfiprintf_r+0x36>
 8006daa:	690b      	ldr	r3, [r1, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10e      	bne.n	8006dce <_svfiprintf_r+0x36>
 8006db0:	2140      	movs	r1, #64	@ 0x40
 8006db2:	f7ff ff01 	bl	8006bb8 <_malloc_r>
 8006db6:	6038      	str	r0, [r7, #0]
 8006db8:	6138      	str	r0, [r7, #16]
 8006dba:	2800      	cmp	r0, #0
 8006dbc:	d105      	bne.n	8006dca <_svfiprintf_r+0x32>
 8006dbe:	230c      	movs	r3, #12
 8006dc0:	9a03      	ldr	r2, [sp, #12]
 8006dc2:	6013      	str	r3, [r2, #0]
 8006dc4:	2001      	movs	r0, #1
 8006dc6:	4240      	negs	r0, r0
 8006dc8:	e0cf      	b.n	8006f6a <_svfiprintf_r+0x1d2>
 8006dca:	2340      	movs	r3, #64	@ 0x40
 8006dcc:	617b      	str	r3, [r7, #20]
 8006dce:	2300      	movs	r3, #0
 8006dd0:	ac08      	add	r4, sp, #32
 8006dd2:	6163      	str	r3, [r4, #20]
 8006dd4:	3320      	adds	r3, #32
 8006dd6:	7663      	strb	r3, [r4, #25]
 8006dd8:	3310      	adds	r3, #16
 8006dda:	76a3      	strb	r3, [r4, #26]
 8006ddc:	9507      	str	r5, [sp, #28]
 8006dde:	0035      	movs	r5, r6
 8006de0:	782b      	ldrb	r3, [r5, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d001      	beq.n	8006dea <_svfiprintf_r+0x52>
 8006de6:	2b25      	cmp	r3, #37	@ 0x25
 8006de8:	d148      	bne.n	8006e7c <_svfiprintf_r+0xe4>
 8006dea:	1bab      	subs	r3, r5, r6
 8006dec:	9305      	str	r3, [sp, #20]
 8006dee:	42b5      	cmp	r5, r6
 8006df0:	d00b      	beq.n	8006e0a <_svfiprintf_r+0x72>
 8006df2:	0032      	movs	r2, r6
 8006df4:	0039      	movs	r1, r7
 8006df6:	9803      	ldr	r0, [sp, #12]
 8006df8:	f7ff ff6e 	bl	8006cd8 <__ssputs_r>
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	d100      	bne.n	8006e02 <_svfiprintf_r+0x6a>
 8006e00:	e0ae      	b.n	8006f60 <_svfiprintf_r+0x1c8>
 8006e02:	6963      	ldr	r3, [r4, #20]
 8006e04:	9a05      	ldr	r2, [sp, #20]
 8006e06:	189b      	adds	r3, r3, r2
 8006e08:	6163      	str	r3, [r4, #20]
 8006e0a:	782b      	ldrb	r3, [r5, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d100      	bne.n	8006e12 <_svfiprintf_r+0x7a>
 8006e10:	e0a6      	b.n	8006f60 <_svfiprintf_r+0x1c8>
 8006e12:	2201      	movs	r2, #1
 8006e14:	2300      	movs	r3, #0
 8006e16:	4252      	negs	r2, r2
 8006e18:	6062      	str	r2, [r4, #4]
 8006e1a:	a904      	add	r1, sp, #16
 8006e1c:	3254      	adds	r2, #84	@ 0x54
 8006e1e:	1852      	adds	r2, r2, r1
 8006e20:	1c6e      	adds	r6, r5, #1
 8006e22:	6023      	str	r3, [r4, #0]
 8006e24:	60e3      	str	r3, [r4, #12]
 8006e26:	60a3      	str	r3, [r4, #8]
 8006e28:	7013      	strb	r3, [r2, #0]
 8006e2a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006e2c:	4b54      	ldr	r3, [pc, #336]	@ (8006f80 <_svfiprintf_r+0x1e8>)
 8006e2e:	2205      	movs	r2, #5
 8006e30:	0018      	movs	r0, r3
 8006e32:	7831      	ldrb	r1, [r6, #0]
 8006e34:	9305      	str	r3, [sp, #20]
 8006e36:	f000 fce7 	bl	8007808 <memchr>
 8006e3a:	1c75      	adds	r5, r6, #1
 8006e3c:	2800      	cmp	r0, #0
 8006e3e:	d11f      	bne.n	8006e80 <_svfiprintf_r+0xe8>
 8006e40:	6822      	ldr	r2, [r4, #0]
 8006e42:	06d3      	lsls	r3, r2, #27
 8006e44:	d504      	bpl.n	8006e50 <_svfiprintf_r+0xb8>
 8006e46:	2353      	movs	r3, #83	@ 0x53
 8006e48:	a904      	add	r1, sp, #16
 8006e4a:	185b      	adds	r3, r3, r1
 8006e4c:	2120      	movs	r1, #32
 8006e4e:	7019      	strb	r1, [r3, #0]
 8006e50:	0713      	lsls	r3, r2, #28
 8006e52:	d504      	bpl.n	8006e5e <_svfiprintf_r+0xc6>
 8006e54:	2353      	movs	r3, #83	@ 0x53
 8006e56:	a904      	add	r1, sp, #16
 8006e58:	185b      	adds	r3, r3, r1
 8006e5a:	212b      	movs	r1, #43	@ 0x2b
 8006e5c:	7019      	strb	r1, [r3, #0]
 8006e5e:	7833      	ldrb	r3, [r6, #0]
 8006e60:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e62:	d016      	beq.n	8006e92 <_svfiprintf_r+0xfa>
 8006e64:	0035      	movs	r5, r6
 8006e66:	2100      	movs	r1, #0
 8006e68:	200a      	movs	r0, #10
 8006e6a:	68e3      	ldr	r3, [r4, #12]
 8006e6c:	782a      	ldrb	r2, [r5, #0]
 8006e6e:	1c6e      	adds	r6, r5, #1
 8006e70:	3a30      	subs	r2, #48	@ 0x30
 8006e72:	2a09      	cmp	r2, #9
 8006e74:	d950      	bls.n	8006f18 <_svfiprintf_r+0x180>
 8006e76:	2900      	cmp	r1, #0
 8006e78:	d111      	bne.n	8006e9e <_svfiprintf_r+0x106>
 8006e7a:	e017      	b.n	8006eac <_svfiprintf_r+0x114>
 8006e7c:	3501      	adds	r5, #1
 8006e7e:	e7af      	b.n	8006de0 <_svfiprintf_r+0x48>
 8006e80:	9b05      	ldr	r3, [sp, #20]
 8006e82:	6822      	ldr	r2, [r4, #0]
 8006e84:	1ac0      	subs	r0, r0, r3
 8006e86:	2301      	movs	r3, #1
 8006e88:	4083      	lsls	r3, r0
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	002e      	movs	r6, r5
 8006e8e:	6023      	str	r3, [r4, #0]
 8006e90:	e7cc      	b.n	8006e2c <_svfiprintf_r+0x94>
 8006e92:	9b07      	ldr	r3, [sp, #28]
 8006e94:	1d19      	adds	r1, r3, #4
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	9107      	str	r1, [sp, #28]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	db01      	blt.n	8006ea2 <_svfiprintf_r+0x10a>
 8006e9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ea0:	e004      	b.n	8006eac <_svfiprintf_r+0x114>
 8006ea2:	425b      	negs	r3, r3
 8006ea4:	60e3      	str	r3, [r4, #12]
 8006ea6:	2302      	movs	r3, #2
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	6023      	str	r3, [r4, #0]
 8006eac:	782b      	ldrb	r3, [r5, #0]
 8006eae:	2b2e      	cmp	r3, #46	@ 0x2e
 8006eb0:	d10c      	bne.n	8006ecc <_svfiprintf_r+0x134>
 8006eb2:	786b      	ldrb	r3, [r5, #1]
 8006eb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006eb6:	d134      	bne.n	8006f22 <_svfiprintf_r+0x18a>
 8006eb8:	9b07      	ldr	r3, [sp, #28]
 8006eba:	3502      	adds	r5, #2
 8006ebc:	1d1a      	adds	r2, r3, #4
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	9207      	str	r2, [sp, #28]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	da01      	bge.n	8006eca <_svfiprintf_r+0x132>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	425b      	negs	r3, r3
 8006eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ecc:	4e2d      	ldr	r6, [pc, #180]	@ (8006f84 <_svfiprintf_r+0x1ec>)
 8006ece:	2203      	movs	r2, #3
 8006ed0:	0030      	movs	r0, r6
 8006ed2:	7829      	ldrb	r1, [r5, #0]
 8006ed4:	f000 fc98 	bl	8007808 <memchr>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	d006      	beq.n	8006eea <_svfiprintf_r+0x152>
 8006edc:	2340      	movs	r3, #64	@ 0x40
 8006ede:	1b80      	subs	r0, r0, r6
 8006ee0:	4083      	lsls	r3, r0
 8006ee2:	6822      	ldr	r2, [r4, #0]
 8006ee4:	3501      	adds	r5, #1
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	6023      	str	r3, [r4, #0]
 8006eea:	7829      	ldrb	r1, [r5, #0]
 8006eec:	2206      	movs	r2, #6
 8006eee:	4826      	ldr	r0, [pc, #152]	@ (8006f88 <_svfiprintf_r+0x1f0>)
 8006ef0:	1c6e      	adds	r6, r5, #1
 8006ef2:	7621      	strb	r1, [r4, #24]
 8006ef4:	f000 fc88 	bl	8007808 <memchr>
 8006ef8:	2800      	cmp	r0, #0
 8006efa:	d038      	beq.n	8006f6e <_svfiprintf_r+0x1d6>
 8006efc:	4b23      	ldr	r3, [pc, #140]	@ (8006f8c <_svfiprintf_r+0x1f4>)
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d122      	bne.n	8006f48 <_svfiprintf_r+0x1b0>
 8006f02:	2207      	movs	r2, #7
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	3307      	adds	r3, #7
 8006f08:	4393      	bics	r3, r2
 8006f0a:	3308      	adds	r3, #8
 8006f0c:	9307      	str	r3, [sp, #28]
 8006f0e:	6963      	ldr	r3, [r4, #20]
 8006f10:	9a04      	ldr	r2, [sp, #16]
 8006f12:	189b      	adds	r3, r3, r2
 8006f14:	6163      	str	r3, [r4, #20]
 8006f16:	e762      	b.n	8006dde <_svfiprintf_r+0x46>
 8006f18:	4343      	muls	r3, r0
 8006f1a:	0035      	movs	r5, r6
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	189b      	adds	r3, r3, r2
 8006f20:	e7a4      	b.n	8006e6c <_svfiprintf_r+0xd4>
 8006f22:	2300      	movs	r3, #0
 8006f24:	200a      	movs	r0, #10
 8006f26:	0019      	movs	r1, r3
 8006f28:	3501      	adds	r5, #1
 8006f2a:	6063      	str	r3, [r4, #4]
 8006f2c:	782a      	ldrb	r2, [r5, #0]
 8006f2e:	1c6e      	adds	r6, r5, #1
 8006f30:	3a30      	subs	r2, #48	@ 0x30
 8006f32:	2a09      	cmp	r2, #9
 8006f34:	d903      	bls.n	8006f3e <_svfiprintf_r+0x1a6>
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d0c8      	beq.n	8006ecc <_svfiprintf_r+0x134>
 8006f3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f3c:	e7c6      	b.n	8006ecc <_svfiprintf_r+0x134>
 8006f3e:	4341      	muls	r1, r0
 8006f40:	0035      	movs	r5, r6
 8006f42:	2301      	movs	r3, #1
 8006f44:	1889      	adds	r1, r1, r2
 8006f46:	e7f1      	b.n	8006f2c <_svfiprintf_r+0x194>
 8006f48:	aa07      	add	r2, sp, #28
 8006f4a:	9200      	str	r2, [sp, #0]
 8006f4c:	0021      	movs	r1, r4
 8006f4e:	003a      	movs	r2, r7
 8006f50:	4b0f      	ldr	r3, [pc, #60]	@ (8006f90 <_svfiprintf_r+0x1f8>)
 8006f52:	9803      	ldr	r0, [sp, #12]
 8006f54:	e000      	b.n	8006f58 <_svfiprintf_r+0x1c0>
 8006f56:	bf00      	nop
 8006f58:	9004      	str	r0, [sp, #16]
 8006f5a:	9b04      	ldr	r3, [sp, #16]
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	d1d6      	bne.n	8006f0e <_svfiprintf_r+0x176>
 8006f60:	89bb      	ldrh	r3, [r7, #12]
 8006f62:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006f64:	065b      	lsls	r3, r3, #25
 8006f66:	d500      	bpl.n	8006f6a <_svfiprintf_r+0x1d2>
 8006f68:	e72c      	b.n	8006dc4 <_svfiprintf_r+0x2c>
 8006f6a:	b021      	add	sp, #132	@ 0x84
 8006f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f6e:	aa07      	add	r2, sp, #28
 8006f70:	9200      	str	r2, [sp, #0]
 8006f72:	0021      	movs	r1, r4
 8006f74:	003a      	movs	r2, r7
 8006f76:	4b06      	ldr	r3, [pc, #24]	@ (8006f90 <_svfiprintf_r+0x1f8>)
 8006f78:	9803      	ldr	r0, [sp, #12]
 8006f7a:	f000 f9bf 	bl	80072fc <_printf_i>
 8006f7e:	e7eb      	b.n	8006f58 <_svfiprintf_r+0x1c0>
 8006f80:	080082d9 	.word	0x080082d9
 8006f84:	080082df 	.word	0x080082df
 8006f88:	080082e3 	.word	0x080082e3
 8006f8c:	00000000 	.word	0x00000000
 8006f90:	08006cd9 	.word	0x08006cd9

08006f94 <__sfputc_r>:
 8006f94:	6893      	ldr	r3, [r2, #8]
 8006f96:	b510      	push	{r4, lr}
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	6093      	str	r3, [r2, #8]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	da04      	bge.n	8006faa <__sfputc_r+0x16>
 8006fa0:	6994      	ldr	r4, [r2, #24]
 8006fa2:	42a3      	cmp	r3, r4
 8006fa4:	db07      	blt.n	8006fb6 <__sfputc_r+0x22>
 8006fa6:	290a      	cmp	r1, #10
 8006fa8:	d005      	beq.n	8006fb6 <__sfputc_r+0x22>
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	1c58      	adds	r0, r3, #1
 8006fae:	6010      	str	r0, [r2, #0]
 8006fb0:	7019      	strb	r1, [r3, #0]
 8006fb2:	0008      	movs	r0, r1
 8006fb4:	bd10      	pop	{r4, pc}
 8006fb6:	f000 fb60 	bl	800767a <__swbuf_r>
 8006fba:	0001      	movs	r1, r0
 8006fbc:	e7f9      	b.n	8006fb2 <__sfputc_r+0x1e>

08006fbe <__sfputs_r>:
 8006fbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fc0:	0006      	movs	r6, r0
 8006fc2:	000f      	movs	r7, r1
 8006fc4:	0014      	movs	r4, r2
 8006fc6:	18d5      	adds	r5, r2, r3
 8006fc8:	42ac      	cmp	r4, r5
 8006fca:	d101      	bne.n	8006fd0 <__sfputs_r+0x12>
 8006fcc:	2000      	movs	r0, #0
 8006fce:	e007      	b.n	8006fe0 <__sfputs_r+0x22>
 8006fd0:	7821      	ldrb	r1, [r4, #0]
 8006fd2:	003a      	movs	r2, r7
 8006fd4:	0030      	movs	r0, r6
 8006fd6:	f7ff ffdd 	bl	8006f94 <__sfputc_r>
 8006fda:	3401      	adds	r4, #1
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d1f3      	bne.n	8006fc8 <__sfputs_r+0xa>
 8006fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006fe4 <_vfiprintf_r>:
 8006fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fe6:	b0a1      	sub	sp, #132	@ 0x84
 8006fe8:	000f      	movs	r7, r1
 8006fea:	0015      	movs	r5, r2
 8006fec:	001e      	movs	r6, r3
 8006fee:	9003      	str	r0, [sp, #12]
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	d004      	beq.n	8006ffe <_vfiprintf_r+0x1a>
 8006ff4:	6a03      	ldr	r3, [r0, #32]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <_vfiprintf_r+0x1a>
 8006ffa:	f7ff fc35 	bl	8006868 <__sinit>
 8006ffe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007000:	07db      	lsls	r3, r3, #31
 8007002:	d405      	bmi.n	8007010 <_vfiprintf_r+0x2c>
 8007004:	89bb      	ldrh	r3, [r7, #12]
 8007006:	059b      	lsls	r3, r3, #22
 8007008:	d402      	bmi.n	8007010 <_vfiprintf_r+0x2c>
 800700a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800700c:	f7ff fd5d 	bl	8006aca <__retarget_lock_acquire_recursive>
 8007010:	89bb      	ldrh	r3, [r7, #12]
 8007012:	071b      	lsls	r3, r3, #28
 8007014:	d502      	bpl.n	800701c <_vfiprintf_r+0x38>
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d113      	bne.n	8007044 <_vfiprintf_r+0x60>
 800701c:	0039      	movs	r1, r7
 800701e:	9803      	ldr	r0, [sp, #12]
 8007020:	f000 fb6e 	bl	8007700 <__swsetup_r>
 8007024:	2800      	cmp	r0, #0
 8007026:	d00d      	beq.n	8007044 <_vfiprintf_r+0x60>
 8007028:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800702a:	07db      	lsls	r3, r3, #31
 800702c:	d503      	bpl.n	8007036 <_vfiprintf_r+0x52>
 800702e:	2001      	movs	r0, #1
 8007030:	4240      	negs	r0, r0
 8007032:	b021      	add	sp, #132	@ 0x84
 8007034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007036:	89bb      	ldrh	r3, [r7, #12]
 8007038:	059b      	lsls	r3, r3, #22
 800703a:	d4f8      	bmi.n	800702e <_vfiprintf_r+0x4a>
 800703c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800703e:	f7ff fd45 	bl	8006acc <__retarget_lock_release_recursive>
 8007042:	e7f4      	b.n	800702e <_vfiprintf_r+0x4a>
 8007044:	2300      	movs	r3, #0
 8007046:	ac08      	add	r4, sp, #32
 8007048:	6163      	str	r3, [r4, #20]
 800704a:	3320      	adds	r3, #32
 800704c:	7663      	strb	r3, [r4, #25]
 800704e:	3310      	adds	r3, #16
 8007050:	76a3      	strb	r3, [r4, #26]
 8007052:	9607      	str	r6, [sp, #28]
 8007054:	002e      	movs	r6, r5
 8007056:	7833      	ldrb	r3, [r6, #0]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <_vfiprintf_r+0x7c>
 800705c:	2b25      	cmp	r3, #37	@ 0x25
 800705e:	d148      	bne.n	80070f2 <_vfiprintf_r+0x10e>
 8007060:	1b73      	subs	r3, r6, r5
 8007062:	9305      	str	r3, [sp, #20]
 8007064:	42ae      	cmp	r6, r5
 8007066:	d00b      	beq.n	8007080 <_vfiprintf_r+0x9c>
 8007068:	002a      	movs	r2, r5
 800706a:	0039      	movs	r1, r7
 800706c:	9803      	ldr	r0, [sp, #12]
 800706e:	f7ff ffa6 	bl	8006fbe <__sfputs_r>
 8007072:	3001      	adds	r0, #1
 8007074:	d100      	bne.n	8007078 <_vfiprintf_r+0x94>
 8007076:	e0ae      	b.n	80071d6 <_vfiprintf_r+0x1f2>
 8007078:	6963      	ldr	r3, [r4, #20]
 800707a:	9a05      	ldr	r2, [sp, #20]
 800707c:	189b      	adds	r3, r3, r2
 800707e:	6163      	str	r3, [r4, #20]
 8007080:	7833      	ldrb	r3, [r6, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d100      	bne.n	8007088 <_vfiprintf_r+0xa4>
 8007086:	e0a6      	b.n	80071d6 <_vfiprintf_r+0x1f2>
 8007088:	2201      	movs	r2, #1
 800708a:	2300      	movs	r3, #0
 800708c:	4252      	negs	r2, r2
 800708e:	6062      	str	r2, [r4, #4]
 8007090:	a904      	add	r1, sp, #16
 8007092:	3254      	adds	r2, #84	@ 0x54
 8007094:	1852      	adds	r2, r2, r1
 8007096:	1c75      	adds	r5, r6, #1
 8007098:	6023      	str	r3, [r4, #0]
 800709a:	60e3      	str	r3, [r4, #12]
 800709c:	60a3      	str	r3, [r4, #8]
 800709e:	7013      	strb	r3, [r2, #0]
 80070a0:	65a3      	str	r3, [r4, #88]	@ 0x58
 80070a2:	4b59      	ldr	r3, [pc, #356]	@ (8007208 <_vfiprintf_r+0x224>)
 80070a4:	2205      	movs	r2, #5
 80070a6:	0018      	movs	r0, r3
 80070a8:	7829      	ldrb	r1, [r5, #0]
 80070aa:	9305      	str	r3, [sp, #20]
 80070ac:	f000 fbac 	bl	8007808 <memchr>
 80070b0:	1c6e      	adds	r6, r5, #1
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d11f      	bne.n	80070f6 <_vfiprintf_r+0x112>
 80070b6:	6822      	ldr	r2, [r4, #0]
 80070b8:	06d3      	lsls	r3, r2, #27
 80070ba:	d504      	bpl.n	80070c6 <_vfiprintf_r+0xe2>
 80070bc:	2353      	movs	r3, #83	@ 0x53
 80070be:	a904      	add	r1, sp, #16
 80070c0:	185b      	adds	r3, r3, r1
 80070c2:	2120      	movs	r1, #32
 80070c4:	7019      	strb	r1, [r3, #0]
 80070c6:	0713      	lsls	r3, r2, #28
 80070c8:	d504      	bpl.n	80070d4 <_vfiprintf_r+0xf0>
 80070ca:	2353      	movs	r3, #83	@ 0x53
 80070cc:	a904      	add	r1, sp, #16
 80070ce:	185b      	adds	r3, r3, r1
 80070d0:	212b      	movs	r1, #43	@ 0x2b
 80070d2:	7019      	strb	r1, [r3, #0]
 80070d4:	782b      	ldrb	r3, [r5, #0]
 80070d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d8:	d016      	beq.n	8007108 <_vfiprintf_r+0x124>
 80070da:	002e      	movs	r6, r5
 80070dc:	2100      	movs	r1, #0
 80070de:	200a      	movs	r0, #10
 80070e0:	68e3      	ldr	r3, [r4, #12]
 80070e2:	7832      	ldrb	r2, [r6, #0]
 80070e4:	1c75      	adds	r5, r6, #1
 80070e6:	3a30      	subs	r2, #48	@ 0x30
 80070e8:	2a09      	cmp	r2, #9
 80070ea:	d950      	bls.n	800718e <_vfiprintf_r+0x1aa>
 80070ec:	2900      	cmp	r1, #0
 80070ee:	d111      	bne.n	8007114 <_vfiprintf_r+0x130>
 80070f0:	e017      	b.n	8007122 <_vfiprintf_r+0x13e>
 80070f2:	3601      	adds	r6, #1
 80070f4:	e7af      	b.n	8007056 <_vfiprintf_r+0x72>
 80070f6:	9b05      	ldr	r3, [sp, #20]
 80070f8:	6822      	ldr	r2, [r4, #0]
 80070fa:	1ac0      	subs	r0, r0, r3
 80070fc:	2301      	movs	r3, #1
 80070fe:	4083      	lsls	r3, r0
 8007100:	4313      	orrs	r3, r2
 8007102:	0035      	movs	r5, r6
 8007104:	6023      	str	r3, [r4, #0]
 8007106:	e7cc      	b.n	80070a2 <_vfiprintf_r+0xbe>
 8007108:	9b07      	ldr	r3, [sp, #28]
 800710a:	1d19      	adds	r1, r3, #4
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	9107      	str	r1, [sp, #28]
 8007110:	2b00      	cmp	r3, #0
 8007112:	db01      	blt.n	8007118 <_vfiprintf_r+0x134>
 8007114:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007116:	e004      	b.n	8007122 <_vfiprintf_r+0x13e>
 8007118:	425b      	negs	r3, r3
 800711a:	60e3      	str	r3, [r4, #12]
 800711c:	2302      	movs	r3, #2
 800711e:	4313      	orrs	r3, r2
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	7833      	ldrb	r3, [r6, #0]
 8007124:	2b2e      	cmp	r3, #46	@ 0x2e
 8007126:	d10c      	bne.n	8007142 <_vfiprintf_r+0x15e>
 8007128:	7873      	ldrb	r3, [r6, #1]
 800712a:	2b2a      	cmp	r3, #42	@ 0x2a
 800712c:	d134      	bne.n	8007198 <_vfiprintf_r+0x1b4>
 800712e:	9b07      	ldr	r3, [sp, #28]
 8007130:	3602      	adds	r6, #2
 8007132:	1d1a      	adds	r2, r3, #4
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	9207      	str	r2, [sp, #28]
 8007138:	2b00      	cmp	r3, #0
 800713a:	da01      	bge.n	8007140 <_vfiprintf_r+0x15c>
 800713c:	2301      	movs	r3, #1
 800713e:	425b      	negs	r3, r3
 8007140:	9309      	str	r3, [sp, #36]	@ 0x24
 8007142:	4d32      	ldr	r5, [pc, #200]	@ (800720c <_vfiprintf_r+0x228>)
 8007144:	2203      	movs	r2, #3
 8007146:	0028      	movs	r0, r5
 8007148:	7831      	ldrb	r1, [r6, #0]
 800714a:	f000 fb5d 	bl	8007808 <memchr>
 800714e:	2800      	cmp	r0, #0
 8007150:	d006      	beq.n	8007160 <_vfiprintf_r+0x17c>
 8007152:	2340      	movs	r3, #64	@ 0x40
 8007154:	1b40      	subs	r0, r0, r5
 8007156:	4083      	lsls	r3, r0
 8007158:	6822      	ldr	r2, [r4, #0]
 800715a:	3601      	adds	r6, #1
 800715c:	4313      	orrs	r3, r2
 800715e:	6023      	str	r3, [r4, #0]
 8007160:	7831      	ldrb	r1, [r6, #0]
 8007162:	2206      	movs	r2, #6
 8007164:	482a      	ldr	r0, [pc, #168]	@ (8007210 <_vfiprintf_r+0x22c>)
 8007166:	1c75      	adds	r5, r6, #1
 8007168:	7621      	strb	r1, [r4, #24]
 800716a:	f000 fb4d 	bl	8007808 <memchr>
 800716e:	2800      	cmp	r0, #0
 8007170:	d040      	beq.n	80071f4 <_vfiprintf_r+0x210>
 8007172:	4b28      	ldr	r3, [pc, #160]	@ (8007214 <_vfiprintf_r+0x230>)
 8007174:	2b00      	cmp	r3, #0
 8007176:	d122      	bne.n	80071be <_vfiprintf_r+0x1da>
 8007178:	2207      	movs	r2, #7
 800717a:	9b07      	ldr	r3, [sp, #28]
 800717c:	3307      	adds	r3, #7
 800717e:	4393      	bics	r3, r2
 8007180:	3308      	adds	r3, #8
 8007182:	9307      	str	r3, [sp, #28]
 8007184:	6963      	ldr	r3, [r4, #20]
 8007186:	9a04      	ldr	r2, [sp, #16]
 8007188:	189b      	adds	r3, r3, r2
 800718a:	6163      	str	r3, [r4, #20]
 800718c:	e762      	b.n	8007054 <_vfiprintf_r+0x70>
 800718e:	4343      	muls	r3, r0
 8007190:	002e      	movs	r6, r5
 8007192:	2101      	movs	r1, #1
 8007194:	189b      	adds	r3, r3, r2
 8007196:	e7a4      	b.n	80070e2 <_vfiprintf_r+0xfe>
 8007198:	2300      	movs	r3, #0
 800719a:	200a      	movs	r0, #10
 800719c:	0019      	movs	r1, r3
 800719e:	3601      	adds	r6, #1
 80071a0:	6063      	str	r3, [r4, #4]
 80071a2:	7832      	ldrb	r2, [r6, #0]
 80071a4:	1c75      	adds	r5, r6, #1
 80071a6:	3a30      	subs	r2, #48	@ 0x30
 80071a8:	2a09      	cmp	r2, #9
 80071aa:	d903      	bls.n	80071b4 <_vfiprintf_r+0x1d0>
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d0c8      	beq.n	8007142 <_vfiprintf_r+0x15e>
 80071b0:	9109      	str	r1, [sp, #36]	@ 0x24
 80071b2:	e7c6      	b.n	8007142 <_vfiprintf_r+0x15e>
 80071b4:	4341      	muls	r1, r0
 80071b6:	002e      	movs	r6, r5
 80071b8:	2301      	movs	r3, #1
 80071ba:	1889      	adds	r1, r1, r2
 80071bc:	e7f1      	b.n	80071a2 <_vfiprintf_r+0x1be>
 80071be:	aa07      	add	r2, sp, #28
 80071c0:	9200      	str	r2, [sp, #0]
 80071c2:	0021      	movs	r1, r4
 80071c4:	003a      	movs	r2, r7
 80071c6:	4b14      	ldr	r3, [pc, #80]	@ (8007218 <_vfiprintf_r+0x234>)
 80071c8:	9803      	ldr	r0, [sp, #12]
 80071ca:	e000      	b.n	80071ce <_vfiprintf_r+0x1ea>
 80071cc:	bf00      	nop
 80071ce:	9004      	str	r0, [sp, #16]
 80071d0:	9b04      	ldr	r3, [sp, #16]
 80071d2:	3301      	adds	r3, #1
 80071d4:	d1d6      	bne.n	8007184 <_vfiprintf_r+0x1a0>
 80071d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071d8:	07db      	lsls	r3, r3, #31
 80071da:	d405      	bmi.n	80071e8 <_vfiprintf_r+0x204>
 80071dc:	89bb      	ldrh	r3, [r7, #12]
 80071de:	059b      	lsls	r3, r3, #22
 80071e0:	d402      	bmi.n	80071e8 <_vfiprintf_r+0x204>
 80071e2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80071e4:	f7ff fc72 	bl	8006acc <__retarget_lock_release_recursive>
 80071e8:	89bb      	ldrh	r3, [r7, #12]
 80071ea:	065b      	lsls	r3, r3, #25
 80071ec:	d500      	bpl.n	80071f0 <_vfiprintf_r+0x20c>
 80071ee:	e71e      	b.n	800702e <_vfiprintf_r+0x4a>
 80071f0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80071f2:	e71e      	b.n	8007032 <_vfiprintf_r+0x4e>
 80071f4:	aa07      	add	r2, sp, #28
 80071f6:	9200      	str	r2, [sp, #0]
 80071f8:	0021      	movs	r1, r4
 80071fa:	003a      	movs	r2, r7
 80071fc:	4b06      	ldr	r3, [pc, #24]	@ (8007218 <_vfiprintf_r+0x234>)
 80071fe:	9803      	ldr	r0, [sp, #12]
 8007200:	f000 f87c 	bl	80072fc <_printf_i>
 8007204:	e7e3      	b.n	80071ce <_vfiprintf_r+0x1ea>
 8007206:	46c0      	nop			@ (mov r8, r8)
 8007208:	080082d9 	.word	0x080082d9
 800720c:	080082df 	.word	0x080082df
 8007210:	080082e3 	.word	0x080082e3
 8007214:	00000000 	.word	0x00000000
 8007218:	08006fbf 	.word	0x08006fbf

0800721c <_printf_common>:
 800721c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800721e:	0016      	movs	r6, r2
 8007220:	9301      	str	r3, [sp, #4]
 8007222:	688a      	ldr	r2, [r1, #8]
 8007224:	690b      	ldr	r3, [r1, #16]
 8007226:	000c      	movs	r4, r1
 8007228:	9000      	str	r0, [sp, #0]
 800722a:	4293      	cmp	r3, r2
 800722c:	da00      	bge.n	8007230 <_printf_common+0x14>
 800722e:	0013      	movs	r3, r2
 8007230:	0022      	movs	r2, r4
 8007232:	6033      	str	r3, [r6, #0]
 8007234:	3243      	adds	r2, #67	@ 0x43
 8007236:	7812      	ldrb	r2, [r2, #0]
 8007238:	2a00      	cmp	r2, #0
 800723a:	d001      	beq.n	8007240 <_printf_common+0x24>
 800723c:	3301      	adds	r3, #1
 800723e:	6033      	str	r3, [r6, #0]
 8007240:	6823      	ldr	r3, [r4, #0]
 8007242:	069b      	lsls	r3, r3, #26
 8007244:	d502      	bpl.n	800724c <_printf_common+0x30>
 8007246:	6833      	ldr	r3, [r6, #0]
 8007248:	3302      	adds	r3, #2
 800724a:	6033      	str	r3, [r6, #0]
 800724c:	6822      	ldr	r2, [r4, #0]
 800724e:	2306      	movs	r3, #6
 8007250:	0015      	movs	r5, r2
 8007252:	401d      	ands	r5, r3
 8007254:	421a      	tst	r2, r3
 8007256:	d027      	beq.n	80072a8 <_printf_common+0x8c>
 8007258:	0023      	movs	r3, r4
 800725a:	3343      	adds	r3, #67	@ 0x43
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	1e5a      	subs	r2, r3, #1
 8007260:	4193      	sbcs	r3, r2
 8007262:	6822      	ldr	r2, [r4, #0]
 8007264:	0692      	lsls	r2, r2, #26
 8007266:	d430      	bmi.n	80072ca <_printf_common+0xae>
 8007268:	0022      	movs	r2, r4
 800726a:	9901      	ldr	r1, [sp, #4]
 800726c:	9800      	ldr	r0, [sp, #0]
 800726e:	9d08      	ldr	r5, [sp, #32]
 8007270:	3243      	adds	r2, #67	@ 0x43
 8007272:	47a8      	blx	r5
 8007274:	3001      	adds	r0, #1
 8007276:	d025      	beq.n	80072c4 <_printf_common+0xa8>
 8007278:	2206      	movs	r2, #6
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	2500      	movs	r5, #0
 800727e:	4013      	ands	r3, r2
 8007280:	2b04      	cmp	r3, #4
 8007282:	d105      	bne.n	8007290 <_printf_common+0x74>
 8007284:	6833      	ldr	r3, [r6, #0]
 8007286:	68e5      	ldr	r5, [r4, #12]
 8007288:	1aed      	subs	r5, r5, r3
 800728a:	43eb      	mvns	r3, r5
 800728c:	17db      	asrs	r3, r3, #31
 800728e:	401d      	ands	r5, r3
 8007290:	68a3      	ldr	r3, [r4, #8]
 8007292:	6922      	ldr	r2, [r4, #16]
 8007294:	4293      	cmp	r3, r2
 8007296:	dd01      	ble.n	800729c <_printf_common+0x80>
 8007298:	1a9b      	subs	r3, r3, r2
 800729a:	18ed      	adds	r5, r5, r3
 800729c:	2600      	movs	r6, #0
 800729e:	42b5      	cmp	r5, r6
 80072a0:	d120      	bne.n	80072e4 <_printf_common+0xc8>
 80072a2:	2000      	movs	r0, #0
 80072a4:	e010      	b.n	80072c8 <_printf_common+0xac>
 80072a6:	3501      	adds	r5, #1
 80072a8:	68e3      	ldr	r3, [r4, #12]
 80072aa:	6832      	ldr	r2, [r6, #0]
 80072ac:	1a9b      	subs	r3, r3, r2
 80072ae:	42ab      	cmp	r3, r5
 80072b0:	ddd2      	ble.n	8007258 <_printf_common+0x3c>
 80072b2:	0022      	movs	r2, r4
 80072b4:	2301      	movs	r3, #1
 80072b6:	9901      	ldr	r1, [sp, #4]
 80072b8:	9800      	ldr	r0, [sp, #0]
 80072ba:	9f08      	ldr	r7, [sp, #32]
 80072bc:	3219      	adds	r2, #25
 80072be:	47b8      	blx	r7
 80072c0:	3001      	adds	r0, #1
 80072c2:	d1f0      	bne.n	80072a6 <_printf_common+0x8a>
 80072c4:	2001      	movs	r0, #1
 80072c6:	4240      	negs	r0, r0
 80072c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80072ca:	2030      	movs	r0, #48	@ 0x30
 80072cc:	18e1      	adds	r1, r4, r3
 80072ce:	3143      	adds	r1, #67	@ 0x43
 80072d0:	7008      	strb	r0, [r1, #0]
 80072d2:	0021      	movs	r1, r4
 80072d4:	1c5a      	adds	r2, r3, #1
 80072d6:	3145      	adds	r1, #69	@ 0x45
 80072d8:	7809      	ldrb	r1, [r1, #0]
 80072da:	18a2      	adds	r2, r4, r2
 80072dc:	3243      	adds	r2, #67	@ 0x43
 80072de:	3302      	adds	r3, #2
 80072e0:	7011      	strb	r1, [r2, #0]
 80072e2:	e7c1      	b.n	8007268 <_printf_common+0x4c>
 80072e4:	0022      	movs	r2, r4
 80072e6:	2301      	movs	r3, #1
 80072e8:	9901      	ldr	r1, [sp, #4]
 80072ea:	9800      	ldr	r0, [sp, #0]
 80072ec:	9f08      	ldr	r7, [sp, #32]
 80072ee:	321a      	adds	r2, #26
 80072f0:	47b8      	blx	r7
 80072f2:	3001      	adds	r0, #1
 80072f4:	d0e6      	beq.n	80072c4 <_printf_common+0xa8>
 80072f6:	3601      	adds	r6, #1
 80072f8:	e7d1      	b.n	800729e <_printf_common+0x82>
	...

080072fc <_printf_i>:
 80072fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072fe:	b08b      	sub	sp, #44	@ 0x2c
 8007300:	9206      	str	r2, [sp, #24]
 8007302:	000a      	movs	r2, r1
 8007304:	3243      	adds	r2, #67	@ 0x43
 8007306:	9307      	str	r3, [sp, #28]
 8007308:	9005      	str	r0, [sp, #20]
 800730a:	9203      	str	r2, [sp, #12]
 800730c:	7e0a      	ldrb	r2, [r1, #24]
 800730e:	000c      	movs	r4, r1
 8007310:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007312:	2a78      	cmp	r2, #120	@ 0x78
 8007314:	d809      	bhi.n	800732a <_printf_i+0x2e>
 8007316:	2a62      	cmp	r2, #98	@ 0x62
 8007318:	d80b      	bhi.n	8007332 <_printf_i+0x36>
 800731a:	2a00      	cmp	r2, #0
 800731c:	d100      	bne.n	8007320 <_printf_i+0x24>
 800731e:	e0bc      	b.n	800749a <_printf_i+0x19e>
 8007320:	497b      	ldr	r1, [pc, #492]	@ (8007510 <_printf_i+0x214>)
 8007322:	9104      	str	r1, [sp, #16]
 8007324:	2a58      	cmp	r2, #88	@ 0x58
 8007326:	d100      	bne.n	800732a <_printf_i+0x2e>
 8007328:	e090      	b.n	800744c <_printf_i+0x150>
 800732a:	0025      	movs	r5, r4
 800732c:	3542      	adds	r5, #66	@ 0x42
 800732e:	702a      	strb	r2, [r5, #0]
 8007330:	e022      	b.n	8007378 <_printf_i+0x7c>
 8007332:	0010      	movs	r0, r2
 8007334:	3863      	subs	r0, #99	@ 0x63
 8007336:	2815      	cmp	r0, #21
 8007338:	d8f7      	bhi.n	800732a <_printf_i+0x2e>
 800733a:	f7f8 feed 	bl	8000118 <__gnu_thumb1_case_shi>
 800733e:	0016      	.short	0x0016
 8007340:	fff6001f 	.word	0xfff6001f
 8007344:	fff6fff6 	.word	0xfff6fff6
 8007348:	001ffff6 	.word	0x001ffff6
 800734c:	fff6fff6 	.word	0xfff6fff6
 8007350:	fff6fff6 	.word	0xfff6fff6
 8007354:	003600a1 	.word	0x003600a1
 8007358:	fff60080 	.word	0xfff60080
 800735c:	00b2fff6 	.word	0x00b2fff6
 8007360:	0036fff6 	.word	0x0036fff6
 8007364:	fff6fff6 	.word	0xfff6fff6
 8007368:	0084      	.short	0x0084
 800736a:	0025      	movs	r5, r4
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	3542      	adds	r5, #66	@ 0x42
 8007370:	1d11      	adds	r1, r2, #4
 8007372:	6019      	str	r1, [r3, #0]
 8007374:	6813      	ldr	r3, [r2, #0]
 8007376:	702b      	strb	r3, [r5, #0]
 8007378:	2301      	movs	r3, #1
 800737a:	e0a0      	b.n	80074be <_printf_i+0x1c2>
 800737c:	6818      	ldr	r0, [r3, #0]
 800737e:	6809      	ldr	r1, [r1, #0]
 8007380:	1d02      	adds	r2, r0, #4
 8007382:	060d      	lsls	r5, r1, #24
 8007384:	d50b      	bpl.n	800739e <_printf_i+0xa2>
 8007386:	6806      	ldr	r6, [r0, #0]
 8007388:	601a      	str	r2, [r3, #0]
 800738a:	2e00      	cmp	r6, #0
 800738c:	da03      	bge.n	8007396 <_printf_i+0x9a>
 800738e:	232d      	movs	r3, #45	@ 0x2d
 8007390:	9a03      	ldr	r2, [sp, #12]
 8007392:	4276      	negs	r6, r6
 8007394:	7013      	strb	r3, [r2, #0]
 8007396:	4b5e      	ldr	r3, [pc, #376]	@ (8007510 <_printf_i+0x214>)
 8007398:	270a      	movs	r7, #10
 800739a:	9304      	str	r3, [sp, #16]
 800739c:	e018      	b.n	80073d0 <_printf_i+0xd4>
 800739e:	6806      	ldr	r6, [r0, #0]
 80073a0:	601a      	str	r2, [r3, #0]
 80073a2:	0649      	lsls	r1, r1, #25
 80073a4:	d5f1      	bpl.n	800738a <_printf_i+0x8e>
 80073a6:	b236      	sxth	r6, r6
 80073a8:	e7ef      	b.n	800738a <_printf_i+0x8e>
 80073aa:	6808      	ldr	r0, [r1, #0]
 80073ac:	6819      	ldr	r1, [r3, #0]
 80073ae:	c940      	ldmia	r1!, {r6}
 80073b0:	0605      	lsls	r5, r0, #24
 80073b2:	d402      	bmi.n	80073ba <_printf_i+0xbe>
 80073b4:	0640      	lsls	r0, r0, #25
 80073b6:	d500      	bpl.n	80073ba <_printf_i+0xbe>
 80073b8:	b2b6      	uxth	r6, r6
 80073ba:	6019      	str	r1, [r3, #0]
 80073bc:	4b54      	ldr	r3, [pc, #336]	@ (8007510 <_printf_i+0x214>)
 80073be:	270a      	movs	r7, #10
 80073c0:	9304      	str	r3, [sp, #16]
 80073c2:	2a6f      	cmp	r2, #111	@ 0x6f
 80073c4:	d100      	bne.n	80073c8 <_printf_i+0xcc>
 80073c6:	3f02      	subs	r7, #2
 80073c8:	0023      	movs	r3, r4
 80073ca:	2200      	movs	r2, #0
 80073cc:	3343      	adds	r3, #67	@ 0x43
 80073ce:	701a      	strb	r2, [r3, #0]
 80073d0:	6863      	ldr	r3, [r4, #4]
 80073d2:	60a3      	str	r3, [r4, #8]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	db03      	blt.n	80073e0 <_printf_i+0xe4>
 80073d8:	2104      	movs	r1, #4
 80073da:	6822      	ldr	r2, [r4, #0]
 80073dc:	438a      	bics	r2, r1
 80073de:	6022      	str	r2, [r4, #0]
 80073e0:	2e00      	cmp	r6, #0
 80073e2:	d102      	bne.n	80073ea <_printf_i+0xee>
 80073e4:	9d03      	ldr	r5, [sp, #12]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00c      	beq.n	8007404 <_printf_i+0x108>
 80073ea:	9d03      	ldr	r5, [sp, #12]
 80073ec:	0030      	movs	r0, r6
 80073ee:	0039      	movs	r1, r7
 80073f0:	f7f8 ff22 	bl	8000238 <__aeabi_uidivmod>
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	3d01      	subs	r5, #1
 80073f8:	5c5b      	ldrb	r3, [r3, r1]
 80073fa:	702b      	strb	r3, [r5, #0]
 80073fc:	0033      	movs	r3, r6
 80073fe:	0006      	movs	r6, r0
 8007400:	429f      	cmp	r7, r3
 8007402:	d9f3      	bls.n	80073ec <_printf_i+0xf0>
 8007404:	2f08      	cmp	r7, #8
 8007406:	d109      	bne.n	800741c <_printf_i+0x120>
 8007408:	6823      	ldr	r3, [r4, #0]
 800740a:	07db      	lsls	r3, r3, #31
 800740c:	d506      	bpl.n	800741c <_printf_i+0x120>
 800740e:	6862      	ldr	r2, [r4, #4]
 8007410:	6923      	ldr	r3, [r4, #16]
 8007412:	429a      	cmp	r2, r3
 8007414:	dc02      	bgt.n	800741c <_printf_i+0x120>
 8007416:	2330      	movs	r3, #48	@ 0x30
 8007418:	3d01      	subs	r5, #1
 800741a:	702b      	strb	r3, [r5, #0]
 800741c:	9b03      	ldr	r3, [sp, #12]
 800741e:	1b5b      	subs	r3, r3, r5
 8007420:	6123      	str	r3, [r4, #16]
 8007422:	9b07      	ldr	r3, [sp, #28]
 8007424:	0021      	movs	r1, r4
 8007426:	9300      	str	r3, [sp, #0]
 8007428:	9805      	ldr	r0, [sp, #20]
 800742a:	9b06      	ldr	r3, [sp, #24]
 800742c:	aa09      	add	r2, sp, #36	@ 0x24
 800742e:	f7ff fef5 	bl	800721c <_printf_common>
 8007432:	3001      	adds	r0, #1
 8007434:	d148      	bne.n	80074c8 <_printf_i+0x1cc>
 8007436:	2001      	movs	r0, #1
 8007438:	4240      	negs	r0, r0
 800743a:	b00b      	add	sp, #44	@ 0x2c
 800743c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800743e:	2220      	movs	r2, #32
 8007440:	6809      	ldr	r1, [r1, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	6022      	str	r2, [r4, #0]
 8007446:	2278      	movs	r2, #120	@ 0x78
 8007448:	4932      	ldr	r1, [pc, #200]	@ (8007514 <_printf_i+0x218>)
 800744a:	9104      	str	r1, [sp, #16]
 800744c:	0021      	movs	r1, r4
 800744e:	3145      	adds	r1, #69	@ 0x45
 8007450:	700a      	strb	r2, [r1, #0]
 8007452:	6819      	ldr	r1, [r3, #0]
 8007454:	6822      	ldr	r2, [r4, #0]
 8007456:	c940      	ldmia	r1!, {r6}
 8007458:	0610      	lsls	r0, r2, #24
 800745a:	d402      	bmi.n	8007462 <_printf_i+0x166>
 800745c:	0650      	lsls	r0, r2, #25
 800745e:	d500      	bpl.n	8007462 <_printf_i+0x166>
 8007460:	b2b6      	uxth	r6, r6
 8007462:	6019      	str	r1, [r3, #0]
 8007464:	07d3      	lsls	r3, r2, #31
 8007466:	d502      	bpl.n	800746e <_printf_i+0x172>
 8007468:	2320      	movs	r3, #32
 800746a:	4313      	orrs	r3, r2
 800746c:	6023      	str	r3, [r4, #0]
 800746e:	2e00      	cmp	r6, #0
 8007470:	d001      	beq.n	8007476 <_printf_i+0x17a>
 8007472:	2710      	movs	r7, #16
 8007474:	e7a8      	b.n	80073c8 <_printf_i+0xcc>
 8007476:	2220      	movs	r2, #32
 8007478:	6823      	ldr	r3, [r4, #0]
 800747a:	4393      	bics	r3, r2
 800747c:	6023      	str	r3, [r4, #0]
 800747e:	e7f8      	b.n	8007472 <_printf_i+0x176>
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	680d      	ldr	r5, [r1, #0]
 8007484:	1d10      	adds	r0, r2, #4
 8007486:	6949      	ldr	r1, [r1, #20]
 8007488:	6018      	str	r0, [r3, #0]
 800748a:	6813      	ldr	r3, [r2, #0]
 800748c:	062e      	lsls	r6, r5, #24
 800748e:	d501      	bpl.n	8007494 <_printf_i+0x198>
 8007490:	6019      	str	r1, [r3, #0]
 8007492:	e002      	b.n	800749a <_printf_i+0x19e>
 8007494:	066d      	lsls	r5, r5, #25
 8007496:	d5fb      	bpl.n	8007490 <_printf_i+0x194>
 8007498:	8019      	strh	r1, [r3, #0]
 800749a:	2300      	movs	r3, #0
 800749c:	9d03      	ldr	r5, [sp, #12]
 800749e:	6123      	str	r3, [r4, #16]
 80074a0:	e7bf      	b.n	8007422 <_printf_i+0x126>
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	1d11      	adds	r1, r2, #4
 80074a6:	6019      	str	r1, [r3, #0]
 80074a8:	6815      	ldr	r5, [r2, #0]
 80074aa:	2100      	movs	r1, #0
 80074ac:	0028      	movs	r0, r5
 80074ae:	6862      	ldr	r2, [r4, #4]
 80074b0:	f000 f9aa 	bl	8007808 <memchr>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d001      	beq.n	80074bc <_printf_i+0x1c0>
 80074b8:	1b40      	subs	r0, r0, r5
 80074ba:	6060      	str	r0, [r4, #4]
 80074bc:	6863      	ldr	r3, [r4, #4]
 80074be:	6123      	str	r3, [r4, #16]
 80074c0:	2300      	movs	r3, #0
 80074c2:	9a03      	ldr	r2, [sp, #12]
 80074c4:	7013      	strb	r3, [r2, #0]
 80074c6:	e7ac      	b.n	8007422 <_printf_i+0x126>
 80074c8:	002a      	movs	r2, r5
 80074ca:	6923      	ldr	r3, [r4, #16]
 80074cc:	9906      	ldr	r1, [sp, #24]
 80074ce:	9805      	ldr	r0, [sp, #20]
 80074d0:	9d07      	ldr	r5, [sp, #28]
 80074d2:	47a8      	blx	r5
 80074d4:	3001      	adds	r0, #1
 80074d6:	d0ae      	beq.n	8007436 <_printf_i+0x13a>
 80074d8:	6823      	ldr	r3, [r4, #0]
 80074da:	079b      	lsls	r3, r3, #30
 80074dc:	d415      	bmi.n	800750a <_printf_i+0x20e>
 80074de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074e0:	68e0      	ldr	r0, [r4, #12]
 80074e2:	4298      	cmp	r0, r3
 80074e4:	daa9      	bge.n	800743a <_printf_i+0x13e>
 80074e6:	0018      	movs	r0, r3
 80074e8:	e7a7      	b.n	800743a <_printf_i+0x13e>
 80074ea:	0022      	movs	r2, r4
 80074ec:	2301      	movs	r3, #1
 80074ee:	9906      	ldr	r1, [sp, #24]
 80074f0:	9805      	ldr	r0, [sp, #20]
 80074f2:	9e07      	ldr	r6, [sp, #28]
 80074f4:	3219      	adds	r2, #25
 80074f6:	47b0      	blx	r6
 80074f8:	3001      	adds	r0, #1
 80074fa:	d09c      	beq.n	8007436 <_printf_i+0x13a>
 80074fc:	3501      	adds	r5, #1
 80074fe:	68e3      	ldr	r3, [r4, #12]
 8007500:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007502:	1a9b      	subs	r3, r3, r2
 8007504:	42ab      	cmp	r3, r5
 8007506:	dcf0      	bgt.n	80074ea <_printf_i+0x1ee>
 8007508:	e7e9      	b.n	80074de <_printf_i+0x1e2>
 800750a:	2500      	movs	r5, #0
 800750c:	e7f7      	b.n	80074fe <_printf_i+0x202>
 800750e:	46c0      	nop			@ (mov r8, r8)
 8007510:	080082ea 	.word	0x080082ea
 8007514:	080082fb 	.word	0x080082fb

08007518 <__sflush_r>:
 8007518:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800751a:	220c      	movs	r2, #12
 800751c:	5e8b      	ldrsh	r3, [r1, r2]
 800751e:	0005      	movs	r5, r0
 8007520:	000c      	movs	r4, r1
 8007522:	071a      	lsls	r2, r3, #28
 8007524:	d456      	bmi.n	80075d4 <__sflush_r+0xbc>
 8007526:	684a      	ldr	r2, [r1, #4]
 8007528:	2a00      	cmp	r2, #0
 800752a:	dc02      	bgt.n	8007532 <__sflush_r+0x1a>
 800752c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800752e:	2a00      	cmp	r2, #0
 8007530:	dd4e      	ble.n	80075d0 <__sflush_r+0xb8>
 8007532:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007534:	2f00      	cmp	r7, #0
 8007536:	d04b      	beq.n	80075d0 <__sflush_r+0xb8>
 8007538:	2200      	movs	r2, #0
 800753a:	2080      	movs	r0, #128	@ 0x80
 800753c:	682e      	ldr	r6, [r5, #0]
 800753e:	602a      	str	r2, [r5, #0]
 8007540:	001a      	movs	r2, r3
 8007542:	0140      	lsls	r0, r0, #5
 8007544:	6a21      	ldr	r1, [r4, #32]
 8007546:	4002      	ands	r2, r0
 8007548:	4203      	tst	r3, r0
 800754a:	d033      	beq.n	80075b4 <__sflush_r+0x9c>
 800754c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800754e:	89a3      	ldrh	r3, [r4, #12]
 8007550:	075b      	lsls	r3, r3, #29
 8007552:	d506      	bpl.n	8007562 <__sflush_r+0x4a>
 8007554:	6863      	ldr	r3, [r4, #4]
 8007556:	1ad2      	subs	r2, r2, r3
 8007558:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800755a:	2b00      	cmp	r3, #0
 800755c:	d001      	beq.n	8007562 <__sflush_r+0x4a>
 800755e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007560:	1ad2      	subs	r2, r2, r3
 8007562:	2300      	movs	r3, #0
 8007564:	0028      	movs	r0, r5
 8007566:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007568:	6a21      	ldr	r1, [r4, #32]
 800756a:	47b8      	blx	r7
 800756c:	89a2      	ldrh	r2, [r4, #12]
 800756e:	1c43      	adds	r3, r0, #1
 8007570:	d106      	bne.n	8007580 <__sflush_r+0x68>
 8007572:	6829      	ldr	r1, [r5, #0]
 8007574:	291d      	cmp	r1, #29
 8007576:	d846      	bhi.n	8007606 <__sflush_r+0xee>
 8007578:	4b29      	ldr	r3, [pc, #164]	@ (8007620 <__sflush_r+0x108>)
 800757a:	410b      	asrs	r3, r1
 800757c:	07db      	lsls	r3, r3, #31
 800757e:	d442      	bmi.n	8007606 <__sflush_r+0xee>
 8007580:	2300      	movs	r3, #0
 8007582:	6063      	str	r3, [r4, #4]
 8007584:	6923      	ldr	r3, [r4, #16]
 8007586:	6023      	str	r3, [r4, #0]
 8007588:	04d2      	lsls	r2, r2, #19
 800758a:	d505      	bpl.n	8007598 <__sflush_r+0x80>
 800758c:	1c43      	adds	r3, r0, #1
 800758e:	d102      	bne.n	8007596 <__sflush_r+0x7e>
 8007590:	682b      	ldr	r3, [r5, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d100      	bne.n	8007598 <__sflush_r+0x80>
 8007596:	6560      	str	r0, [r4, #84]	@ 0x54
 8007598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800759a:	602e      	str	r6, [r5, #0]
 800759c:	2900      	cmp	r1, #0
 800759e:	d017      	beq.n	80075d0 <__sflush_r+0xb8>
 80075a0:	0023      	movs	r3, r4
 80075a2:	3344      	adds	r3, #68	@ 0x44
 80075a4:	4299      	cmp	r1, r3
 80075a6:	d002      	beq.n	80075ae <__sflush_r+0x96>
 80075a8:	0028      	movs	r0, r5
 80075aa:	f7ff fa99 	bl	8006ae0 <_free_r>
 80075ae:	2300      	movs	r3, #0
 80075b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80075b2:	e00d      	b.n	80075d0 <__sflush_r+0xb8>
 80075b4:	2301      	movs	r3, #1
 80075b6:	0028      	movs	r0, r5
 80075b8:	47b8      	blx	r7
 80075ba:	0002      	movs	r2, r0
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	d1c6      	bne.n	800754e <__sflush_r+0x36>
 80075c0:	682b      	ldr	r3, [r5, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d0c3      	beq.n	800754e <__sflush_r+0x36>
 80075c6:	2b1d      	cmp	r3, #29
 80075c8:	d001      	beq.n	80075ce <__sflush_r+0xb6>
 80075ca:	2b16      	cmp	r3, #22
 80075cc:	d11a      	bne.n	8007604 <__sflush_r+0xec>
 80075ce:	602e      	str	r6, [r5, #0]
 80075d0:	2000      	movs	r0, #0
 80075d2:	e01e      	b.n	8007612 <__sflush_r+0xfa>
 80075d4:	690e      	ldr	r6, [r1, #16]
 80075d6:	2e00      	cmp	r6, #0
 80075d8:	d0fa      	beq.n	80075d0 <__sflush_r+0xb8>
 80075da:	680f      	ldr	r7, [r1, #0]
 80075dc:	600e      	str	r6, [r1, #0]
 80075de:	1bba      	subs	r2, r7, r6
 80075e0:	9201      	str	r2, [sp, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	079b      	lsls	r3, r3, #30
 80075e6:	d100      	bne.n	80075ea <__sflush_r+0xd2>
 80075e8:	694a      	ldr	r2, [r1, #20]
 80075ea:	60a2      	str	r2, [r4, #8]
 80075ec:	9b01      	ldr	r3, [sp, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	ddee      	ble.n	80075d0 <__sflush_r+0xb8>
 80075f2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80075f4:	0032      	movs	r2, r6
 80075f6:	001f      	movs	r7, r3
 80075f8:	0028      	movs	r0, r5
 80075fa:	9b01      	ldr	r3, [sp, #4]
 80075fc:	6a21      	ldr	r1, [r4, #32]
 80075fe:	47b8      	blx	r7
 8007600:	2800      	cmp	r0, #0
 8007602:	dc07      	bgt.n	8007614 <__sflush_r+0xfc>
 8007604:	89a2      	ldrh	r2, [r4, #12]
 8007606:	2340      	movs	r3, #64	@ 0x40
 8007608:	2001      	movs	r0, #1
 800760a:	4313      	orrs	r3, r2
 800760c:	b21b      	sxth	r3, r3
 800760e:	81a3      	strh	r3, [r4, #12]
 8007610:	4240      	negs	r0, r0
 8007612:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007614:	9b01      	ldr	r3, [sp, #4]
 8007616:	1836      	adds	r6, r6, r0
 8007618:	1a1b      	subs	r3, r3, r0
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	e7e6      	b.n	80075ec <__sflush_r+0xd4>
 800761e:	46c0      	nop			@ (mov r8, r8)
 8007620:	dfbffffe 	.word	0xdfbffffe

08007624 <_fflush_r>:
 8007624:	690b      	ldr	r3, [r1, #16]
 8007626:	b570      	push	{r4, r5, r6, lr}
 8007628:	0005      	movs	r5, r0
 800762a:	000c      	movs	r4, r1
 800762c:	2b00      	cmp	r3, #0
 800762e:	d102      	bne.n	8007636 <_fflush_r+0x12>
 8007630:	2500      	movs	r5, #0
 8007632:	0028      	movs	r0, r5
 8007634:	bd70      	pop	{r4, r5, r6, pc}
 8007636:	2800      	cmp	r0, #0
 8007638:	d004      	beq.n	8007644 <_fflush_r+0x20>
 800763a:	6a03      	ldr	r3, [r0, #32]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d101      	bne.n	8007644 <_fflush_r+0x20>
 8007640:	f7ff f912 	bl	8006868 <__sinit>
 8007644:	220c      	movs	r2, #12
 8007646:	5ea3      	ldrsh	r3, [r4, r2]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d0f1      	beq.n	8007630 <_fflush_r+0xc>
 800764c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800764e:	07d2      	lsls	r2, r2, #31
 8007650:	d404      	bmi.n	800765c <_fflush_r+0x38>
 8007652:	059b      	lsls	r3, r3, #22
 8007654:	d402      	bmi.n	800765c <_fflush_r+0x38>
 8007656:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007658:	f7ff fa37 	bl	8006aca <__retarget_lock_acquire_recursive>
 800765c:	0028      	movs	r0, r5
 800765e:	0021      	movs	r1, r4
 8007660:	f7ff ff5a 	bl	8007518 <__sflush_r>
 8007664:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007666:	0005      	movs	r5, r0
 8007668:	07db      	lsls	r3, r3, #31
 800766a:	d4e2      	bmi.n	8007632 <_fflush_r+0xe>
 800766c:	89a3      	ldrh	r3, [r4, #12]
 800766e:	059b      	lsls	r3, r3, #22
 8007670:	d4df      	bmi.n	8007632 <_fflush_r+0xe>
 8007672:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007674:	f7ff fa2a 	bl	8006acc <__retarget_lock_release_recursive>
 8007678:	e7db      	b.n	8007632 <_fflush_r+0xe>

0800767a <__swbuf_r>:
 800767a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767c:	0006      	movs	r6, r0
 800767e:	000d      	movs	r5, r1
 8007680:	0014      	movs	r4, r2
 8007682:	2800      	cmp	r0, #0
 8007684:	d004      	beq.n	8007690 <__swbuf_r+0x16>
 8007686:	6a03      	ldr	r3, [r0, #32]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <__swbuf_r+0x16>
 800768c:	f7ff f8ec 	bl	8006868 <__sinit>
 8007690:	69a3      	ldr	r3, [r4, #24]
 8007692:	60a3      	str	r3, [r4, #8]
 8007694:	89a3      	ldrh	r3, [r4, #12]
 8007696:	071b      	lsls	r3, r3, #28
 8007698:	d502      	bpl.n	80076a0 <__swbuf_r+0x26>
 800769a:	6923      	ldr	r3, [r4, #16]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d109      	bne.n	80076b4 <__swbuf_r+0x3a>
 80076a0:	0021      	movs	r1, r4
 80076a2:	0030      	movs	r0, r6
 80076a4:	f000 f82c 	bl	8007700 <__swsetup_r>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	d003      	beq.n	80076b4 <__swbuf_r+0x3a>
 80076ac:	2501      	movs	r5, #1
 80076ae:	426d      	negs	r5, r5
 80076b0:	0028      	movs	r0, r5
 80076b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076b4:	6923      	ldr	r3, [r4, #16]
 80076b6:	6820      	ldr	r0, [r4, #0]
 80076b8:	b2ef      	uxtb	r7, r5
 80076ba:	1ac0      	subs	r0, r0, r3
 80076bc:	6963      	ldr	r3, [r4, #20]
 80076be:	b2ed      	uxtb	r5, r5
 80076c0:	4283      	cmp	r3, r0
 80076c2:	dc05      	bgt.n	80076d0 <__swbuf_r+0x56>
 80076c4:	0021      	movs	r1, r4
 80076c6:	0030      	movs	r0, r6
 80076c8:	f7ff ffac 	bl	8007624 <_fflush_r>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d1ed      	bne.n	80076ac <__swbuf_r+0x32>
 80076d0:	68a3      	ldr	r3, [r4, #8]
 80076d2:	3001      	adds	r0, #1
 80076d4:	3b01      	subs	r3, #1
 80076d6:	60a3      	str	r3, [r4, #8]
 80076d8:	6823      	ldr	r3, [r4, #0]
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	6022      	str	r2, [r4, #0]
 80076de:	701f      	strb	r7, [r3, #0]
 80076e0:	6963      	ldr	r3, [r4, #20]
 80076e2:	4283      	cmp	r3, r0
 80076e4:	d004      	beq.n	80076f0 <__swbuf_r+0x76>
 80076e6:	89a3      	ldrh	r3, [r4, #12]
 80076e8:	07db      	lsls	r3, r3, #31
 80076ea:	d5e1      	bpl.n	80076b0 <__swbuf_r+0x36>
 80076ec:	2d0a      	cmp	r5, #10
 80076ee:	d1df      	bne.n	80076b0 <__swbuf_r+0x36>
 80076f0:	0021      	movs	r1, r4
 80076f2:	0030      	movs	r0, r6
 80076f4:	f7ff ff96 	bl	8007624 <_fflush_r>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	d0d9      	beq.n	80076b0 <__swbuf_r+0x36>
 80076fc:	e7d6      	b.n	80076ac <__swbuf_r+0x32>
	...

08007700 <__swsetup_r>:
 8007700:	4b2d      	ldr	r3, [pc, #180]	@ (80077b8 <__swsetup_r+0xb8>)
 8007702:	b570      	push	{r4, r5, r6, lr}
 8007704:	0005      	movs	r5, r0
 8007706:	6818      	ldr	r0, [r3, #0]
 8007708:	000c      	movs	r4, r1
 800770a:	2800      	cmp	r0, #0
 800770c:	d004      	beq.n	8007718 <__swsetup_r+0x18>
 800770e:	6a03      	ldr	r3, [r0, #32]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d101      	bne.n	8007718 <__swsetup_r+0x18>
 8007714:	f7ff f8a8 	bl	8006868 <__sinit>
 8007718:	230c      	movs	r3, #12
 800771a:	5ee2      	ldrsh	r2, [r4, r3]
 800771c:	0713      	lsls	r3, r2, #28
 800771e:	d423      	bmi.n	8007768 <__swsetup_r+0x68>
 8007720:	06d3      	lsls	r3, r2, #27
 8007722:	d407      	bmi.n	8007734 <__swsetup_r+0x34>
 8007724:	2309      	movs	r3, #9
 8007726:	602b      	str	r3, [r5, #0]
 8007728:	2340      	movs	r3, #64	@ 0x40
 800772a:	2001      	movs	r0, #1
 800772c:	4313      	orrs	r3, r2
 800772e:	81a3      	strh	r3, [r4, #12]
 8007730:	4240      	negs	r0, r0
 8007732:	e03a      	b.n	80077aa <__swsetup_r+0xaa>
 8007734:	0752      	lsls	r2, r2, #29
 8007736:	d513      	bpl.n	8007760 <__swsetup_r+0x60>
 8007738:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800773a:	2900      	cmp	r1, #0
 800773c:	d008      	beq.n	8007750 <__swsetup_r+0x50>
 800773e:	0023      	movs	r3, r4
 8007740:	3344      	adds	r3, #68	@ 0x44
 8007742:	4299      	cmp	r1, r3
 8007744:	d002      	beq.n	800774c <__swsetup_r+0x4c>
 8007746:	0028      	movs	r0, r5
 8007748:	f7ff f9ca 	bl	8006ae0 <_free_r>
 800774c:	2300      	movs	r3, #0
 800774e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007750:	2224      	movs	r2, #36	@ 0x24
 8007752:	89a3      	ldrh	r3, [r4, #12]
 8007754:	4393      	bics	r3, r2
 8007756:	81a3      	strh	r3, [r4, #12]
 8007758:	2300      	movs	r3, #0
 800775a:	6063      	str	r3, [r4, #4]
 800775c:	6923      	ldr	r3, [r4, #16]
 800775e:	6023      	str	r3, [r4, #0]
 8007760:	2308      	movs	r3, #8
 8007762:	89a2      	ldrh	r2, [r4, #12]
 8007764:	4313      	orrs	r3, r2
 8007766:	81a3      	strh	r3, [r4, #12]
 8007768:	6923      	ldr	r3, [r4, #16]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10b      	bne.n	8007786 <__swsetup_r+0x86>
 800776e:	21a0      	movs	r1, #160	@ 0xa0
 8007770:	2280      	movs	r2, #128	@ 0x80
 8007772:	89a3      	ldrh	r3, [r4, #12]
 8007774:	0089      	lsls	r1, r1, #2
 8007776:	0092      	lsls	r2, r2, #2
 8007778:	400b      	ands	r3, r1
 800777a:	4293      	cmp	r3, r2
 800777c:	d003      	beq.n	8007786 <__swsetup_r+0x86>
 800777e:	0021      	movs	r1, r4
 8007780:	0028      	movs	r0, r5
 8007782:	f000 f8a5 	bl	80078d0 <__smakebuf_r>
 8007786:	230c      	movs	r3, #12
 8007788:	5ee2      	ldrsh	r2, [r4, r3]
 800778a:	2101      	movs	r1, #1
 800778c:	0013      	movs	r3, r2
 800778e:	400b      	ands	r3, r1
 8007790:	420a      	tst	r2, r1
 8007792:	d00b      	beq.n	80077ac <__swsetup_r+0xac>
 8007794:	2300      	movs	r3, #0
 8007796:	60a3      	str	r3, [r4, #8]
 8007798:	6963      	ldr	r3, [r4, #20]
 800779a:	425b      	negs	r3, r3
 800779c:	61a3      	str	r3, [r4, #24]
 800779e:	2000      	movs	r0, #0
 80077a0:	6923      	ldr	r3, [r4, #16]
 80077a2:	4283      	cmp	r3, r0
 80077a4:	d101      	bne.n	80077aa <__swsetup_r+0xaa>
 80077a6:	0613      	lsls	r3, r2, #24
 80077a8:	d4be      	bmi.n	8007728 <__swsetup_r+0x28>
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	0791      	lsls	r1, r2, #30
 80077ae:	d400      	bmi.n	80077b2 <__swsetup_r+0xb2>
 80077b0:	6963      	ldr	r3, [r4, #20]
 80077b2:	60a3      	str	r3, [r4, #8]
 80077b4:	e7f3      	b.n	800779e <__swsetup_r+0x9e>
 80077b6:	46c0      	nop			@ (mov r8, r8)
 80077b8:	20000018 	.word	0x20000018

080077bc <memmove>:
 80077bc:	b510      	push	{r4, lr}
 80077be:	4288      	cmp	r0, r1
 80077c0:	d806      	bhi.n	80077d0 <memmove+0x14>
 80077c2:	2300      	movs	r3, #0
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d008      	beq.n	80077da <memmove+0x1e>
 80077c8:	5ccc      	ldrb	r4, [r1, r3]
 80077ca:	54c4      	strb	r4, [r0, r3]
 80077cc:	3301      	adds	r3, #1
 80077ce:	e7f9      	b.n	80077c4 <memmove+0x8>
 80077d0:	188b      	adds	r3, r1, r2
 80077d2:	4298      	cmp	r0, r3
 80077d4:	d2f5      	bcs.n	80077c2 <memmove+0x6>
 80077d6:	3a01      	subs	r2, #1
 80077d8:	d200      	bcs.n	80077dc <memmove+0x20>
 80077da:	bd10      	pop	{r4, pc}
 80077dc:	5c8b      	ldrb	r3, [r1, r2]
 80077de:	5483      	strb	r3, [r0, r2]
 80077e0:	e7f9      	b.n	80077d6 <memmove+0x1a>
	...

080077e4 <_sbrk_r>:
 80077e4:	2300      	movs	r3, #0
 80077e6:	b570      	push	{r4, r5, r6, lr}
 80077e8:	4d06      	ldr	r5, [pc, #24]	@ (8007804 <_sbrk_r+0x20>)
 80077ea:	0004      	movs	r4, r0
 80077ec:	0008      	movs	r0, r1
 80077ee:	602b      	str	r3, [r5, #0]
 80077f0:	f7fb f9c2 	bl	8002b78 <_sbrk>
 80077f4:	1c43      	adds	r3, r0, #1
 80077f6:	d103      	bne.n	8007800 <_sbrk_r+0x1c>
 80077f8:	682b      	ldr	r3, [r5, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d000      	beq.n	8007800 <_sbrk_r+0x1c>
 80077fe:	6023      	str	r3, [r4, #0]
 8007800:	bd70      	pop	{r4, r5, r6, pc}
 8007802:	46c0      	nop			@ (mov r8, r8)
 8007804:	20000440 	.word	0x20000440

08007808 <memchr>:
 8007808:	b2c9      	uxtb	r1, r1
 800780a:	1882      	adds	r2, r0, r2
 800780c:	4290      	cmp	r0, r2
 800780e:	d101      	bne.n	8007814 <memchr+0xc>
 8007810:	2000      	movs	r0, #0
 8007812:	4770      	bx	lr
 8007814:	7803      	ldrb	r3, [r0, #0]
 8007816:	428b      	cmp	r3, r1
 8007818:	d0fb      	beq.n	8007812 <memchr+0xa>
 800781a:	3001      	adds	r0, #1
 800781c:	e7f6      	b.n	800780c <memchr+0x4>

0800781e <_realloc_r>:
 800781e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007820:	0006      	movs	r6, r0
 8007822:	000c      	movs	r4, r1
 8007824:	0015      	movs	r5, r2
 8007826:	2900      	cmp	r1, #0
 8007828:	d105      	bne.n	8007836 <_realloc_r+0x18>
 800782a:	0011      	movs	r1, r2
 800782c:	f7ff f9c4 	bl	8006bb8 <_malloc_r>
 8007830:	0004      	movs	r4, r0
 8007832:	0020      	movs	r0, r4
 8007834:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007836:	2a00      	cmp	r2, #0
 8007838:	d103      	bne.n	8007842 <_realloc_r+0x24>
 800783a:	f7ff f951 	bl	8006ae0 <_free_r>
 800783e:	2400      	movs	r4, #0
 8007840:	e7f7      	b.n	8007832 <_realloc_r+0x14>
 8007842:	f000 f8ab 	bl	800799c <_malloc_usable_size_r>
 8007846:	0007      	movs	r7, r0
 8007848:	4285      	cmp	r5, r0
 800784a:	d802      	bhi.n	8007852 <_realloc_r+0x34>
 800784c:	0843      	lsrs	r3, r0, #1
 800784e:	42ab      	cmp	r3, r5
 8007850:	d3ef      	bcc.n	8007832 <_realloc_r+0x14>
 8007852:	0029      	movs	r1, r5
 8007854:	0030      	movs	r0, r6
 8007856:	f7ff f9af 	bl	8006bb8 <_malloc_r>
 800785a:	9001      	str	r0, [sp, #4]
 800785c:	2800      	cmp	r0, #0
 800785e:	d0ee      	beq.n	800783e <_realloc_r+0x20>
 8007860:	002a      	movs	r2, r5
 8007862:	42bd      	cmp	r5, r7
 8007864:	d900      	bls.n	8007868 <_realloc_r+0x4a>
 8007866:	003a      	movs	r2, r7
 8007868:	0021      	movs	r1, r4
 800786a:	9801      	ldr	r0, [sp, #4]
 800786c:	f7ff f92f 	bl	8006ace <memcpy>
 8007870:	0021      	movs	r1, r4
 8007872:	0030      	movs	r0, r6
 8007874:	f7ff f934 	bl	8006ae0 <_free_r>
 8007878:	9c01      	ldr	r4, [sp, #4]
 800787a:	e7da      	b.n	8007832 <_realloc_r+0x14>

0800787c <__swhatbuf_r>:
 800787c:	b570      	push	{r4, r5, r6, lr}
 800787e:	000e      	movs	r6, r1
 8007880:	001d      	movs	r5, r3
 8007882:	230e      	movs	r3, #14
 8007884:	5ec9      	ldrsh	r1, [r1, r3]
 8007886:	0014      	movs	r4, r2
 8007888:	b096      	sub	sp, #88	@ 0x58
 800788a:	2900      	cmp	r1, #0
 800788c:	da0c      	bge.n	80078a8 <__swhatbuf_r+0x2c>
 800788e:	89b2      	ldrh	r2, [r6, #12]
 8007890:	2380      	movs	r3, #128	@ 0x80
 8007892:	0011      	movs	r1, r2
 8007894:	4019      	ands	r1, r3
 8007896:	421a      	tst	r2, r3
 8007898:	d114      	bne.n	80078c4 <__swhatbuf_r+0x48>
 800789a:	2380      	movs	r3, #128	@ 0x80
 800789c:	00db      	lsls	r3, r3, #3
 800789e:	2000      	movs	r0, #0
 80078a0:	6029      	str	r1, [r5, #0]
 80078a2:	6023      	str	r3, [r4, #0]
 80078a4:	b016      	add	sp, #88	@ 0x58
 80078a6:	bd70      	pop	{r4, r5, r6, pc}
 80078a8:	466a      	mov	r2, sp
 80078aa:	f000 f853 	bl	8007954 <_fstat_r>
 80078ae:	2800      	cmp	r0, #0
 80078b0:	dbed      	blt.n	800788e <__swhatbuf_r+0x12>
 80078b2:	23f0      	movs	r3, #240	@ 0xf0
 80078b4:	9901      	ldr	r1, [sp, #4]
 80078b6:	021b      	lsls	r3, r3, #8
 80078b8:	4019      	ands	r1, r3
 80078ba:	4b04      	ldr	r3, [pc, #16]	@ (80078cc <__swhatbuf_r+0x50>)
 80078bc:	18c9      	adds	r1, r1, r3
 80078be:	424b      	negs	r3, r1
 80078c0:	4159      	adcs	r1, r3
 80078c2:	e7ea      	b.n	800789a <__swhatbuf_r+0x1e>
 80078c4:	2100      	movs	r1, #0
 80078c6:	2340      	movs	r3, #64	@ 0x40
 80078c8:	e7e9      	b.n	800789e <__swhatbuf_r+0x22>
 80078ca:	46c0      	nop			@ (mov r8, r8)
 80078cc:	ffffe000 	.word	0xffffe000

080078d0 <__smakebuf_r>:
 80078d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078d2:	2602      	movs	r6, #2
 80078d4:	898b      	ldrh	r3, [r1, #12]
 80078d6:	0005      	movs	r5, r0
 80078d8:	000c      	movs	r4, r1
 80078da:	b085      	sub	sp, #20
 80078dc:	4233      	tst	r3, r6
 80078de:	d007      	beq.n	80078f0 <__smakebuf_r+0x20>
 80078e0:	0023      	movs	r3, r4
 80078e2:	3347      	adds	r3, #71	@ 0x47
 80078e4:	6023      	str	r3, [r4, #0]
 80078e6:	6123      	str	r3, [r4, #16]
 80078e8:	2301      	movs	r3, #1
 80078ea:	6163      	str	r3, [r4, #20]
 80078ec:	b005      	add	sp, #20
 80078ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078f0:	ab03      	add	r3, sp, #12
 80078f2:	aa02      	add	r2, sp, #8
 80078f4:	f7ff ffc2 	bl	800787c <__swhatbuf_r>
 80078f8:	9f02      	ldr	r7, [sp, #8]
 80078fa:	9001      	str	r0, [sp, #4]
 80078fc:	0039      	movs	r1, r7
 80078fe:	0028      	movs	r0, r5
 8007900:	f7ff f95a 	bl	8006bb8 <_malloc_r>
 8007904:	2800      	cmp	r0, #0
 8007906:	d108      	bne.n	800791a <__smakebuf_r+0x4a>
 8007908:	220c      	movs	r2, #12
 800790a:	5ea3      	ldrsh	r3, [r4, r2]
 800790c:	059a      	lsls	r2, r3, #22
 800790e:	d4ed      	bmi.n	80078ec <__smakebuf_r+0x1c>
 8007910:	2203      	movs	r2, #3
 8007912:	4393      	bics	r3, r2
 8007914:	431e      	orrs	r6, r3
 8007916:	81a6      	strh	r6, [r4, #12]
 8007918:	e7e2      	b.n	80078e0 <__smakebuf_r+0x10>
 800791a:	2380      	movs	r3, #128	@ 0x80
 800791c:	89a2      	ldrh	r2, [r4, #12]
 800791e:	6020      	str	r0, [r4, #0]
 8007920:	4313      	orrs	r3, r2
 8007922:	81a3      	strh	r3, [r4, #12]
 8007924:	9b03      	ldr	r3, [sp, #12]
 8007926:	6120      	str	r0, [r4, #16]
 8007928:	6167      	str	r7, [r4, #20]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d00c      	beq.n	8007948 <__smakebuf_r+0x78>
 800792e:	0028      	movs	r0, r5
 8007930:	230e      	movs	r3, #14
 8007932:	5ee1      	ldrsh	r1, [r4, r3]
 8007934:	f000 f820 	bl	8007978 <_isatty_r>
 8007938:	2800      	cmp	r0, #0
 800793a:	d005      	beq.n	8007948 <__smakebuf_r+0x78>
 800793c:	2303      	movs	r3, #3
 800793e:	89a2      	ldrh	r2, [r4, #12]
 8007940:	439a      	bics	r2, r3
 8007942:	3b02      	subs	r3, #2
 8007944:	4313      	orrs	r3, r2
 8007946:	81a3      	strh	r3, [r4, #12]
 8007948:	89a3      	ldrh	r3, [r4, #12]
 800794a:	9a01      	ldr	r2, [sp, #4]
 800794c:	4313      	orrs	r3, r2
 800794e:	81a3      	strh	r3, [r4, #12]
 8007950:	e7cc      	b.n	80078ec <__smakebuf_r+0x1c>
	...

08007954 <_fstat_r>:
 8007954:	2300      	movs	r3, #0
 8007956:	b570      	push	{r4, r5, r6, lr}
 8007958:	4d06      	ldr	r5, [pc, #24]	@ (8007974 <_fstat_r+0x20>)
 800795a:	0004      	movs	r4, r0
 800795c:	0008      	movs	r0, r1
 800795e:	0011      	movs	r1, r2
 8007960:	602b      	str	r3, [r5, #0]
 8007962:	f7fb f8e7 	bl	8002b34 <_fstat>
 8007966:	1c43      	adds	r3, r0, #1
 8007968:	d103      	bne.n	8007972 <_fstat_r+0x1e>
 800796a:	682b      	ldr	r3, [r5, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d000      	beq.n	8007972 <_fstat_r+0x1e>
 8007970:	6023      	str	r3, [r4, #0]
 8007972:	bd70      	pop	{r4, r5, r6, pc}
 8007974:	20000440 	.word	0x20000440

08007978 <_isatty_r>:
 8007978:	2300      	movs	r3, #0
 800797a:	b570      	push	{r4, r5, r6, lr}
 800797c:	4d06      	ldr	r5, [pc, #24]	@ (8007998 <_isatty_r+0x20>)
 800797e:	0004      	movs	r4, r0
 8007980:	0008      	movs	r0, r1
 8007982:	602b      	str	r3, [r5, #0]
 8007984:	f7fb f8e4 	bl	8002b50 <_isatty>
 8007988:	1c43      	adds	r3, r0, #1
 800798a:	d103      	bne.n	8007994 <_isatty_r+0x1c>
 800798c:	682b      	ldr	r3, [r5, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d000      	beq.n	8007994 <_isatty_r+0x1c>
 8007992:	6023      	str	r3, [r4, #0]
 8007994:	bd70      	pop	{r4, r5, r6, pc}
 8007996:	46c0      	nop			@ (mov r8, r8)
 8007998:	20000440 	.word	0x20000440

0800799c <_malloc_usable_size_r>:
 800799c:	1f0b      	subs	r3, r1, #4
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	1f18      	subs	r0, r3, #4
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	da01      	bge.n	80079aa <_malloc_usable_size_r+0xe>
 80079a6:	580b      	ldr	r3, [r1, r0]
 80079a8:	18c0      	adds	r0, r0, r3
 80079aa:	4770      	bx	lr

080079ac <_init>:
 80079ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ae:	46c0      	nop			@ (mov r8, r8)
 80079b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b2:	bc08      	pop	{r3}
 80079b4:	469e      	mov	lr, r3
 80079b6:	4770      	bx	lr

080079b8 <_fini>:
 80079b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ba:	46c0      	nop			@ (mov r8, r8)
 80079bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079be:	bc08      	pop	{r3}
 80079c0:	469e      	mov	lr, r3
 80079c2:	4770      	bx	lr
