{
 "Files" : [
  {
   "Path" : "C:/Git/Pmod/example_design/edge_tech/edge_tech/src/timer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Git/Pmod/example_design/edge_tech/edge_tech/src/top.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Git/Pmod/example_design/edge_tech/edge_tech/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}