<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 4092, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 4315, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1169, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1167, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1167, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1027, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1027, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1027, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1067, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1007, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   962, loop and instruction simplification</column>
            <column name="">(2) parallelization,   962, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   962, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   962, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   983, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   991, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="4092" col3="1167" col4="1007" col5="962" col6="991">
                    <row id="7" col0="transpose_2d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config3&gt;" col1="nnet_array.h:16" col2="29" col3="79" col4="42" col5="41" col6="42"/>
                    <row id="6" col0="transpose_2d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_array.h:16" col2="29" col3="79" col4="41" col5="21" col6="22"/>
                    <row id="1" col0="layernormalize&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_layernorm.h:154" col2="4010" col3="995" col4="859" col5="794" col6="798">
                        <row id="2" col0="layernorm_1d&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_layernorm.h:89" col2="3947" col3="856" col3_disp=" 856 (4 calls)" col4="764" col4_disp=" 764 (4 calls)" col5="744" col5_disp="744 (4 calls)" col6="748" col6_disp="748 (4 calls)">
                            <row id="4" col0="init_invert_sqr_table&lt;config2, 16384&gt;" col1="nnet_layernorm.h:32" col2="414" col3="" col4="" col5="" col6=""/>
                            <row id="3" col0="product" col1="nnet_mult.h:70" col2="298" col2_disp=" 298 (2 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

