$date
	Sun Oct 23 07:59:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#873383
b111 !
1"
#873386
b111 &
b111 %
1$
#873387
0"
#873390
b10110 &
b10110 %
#873394
b1011 &
b1011 %
#873398
b100010 &
b100010 %
#873402
b10001 &
b10001 %
#873406
b110100 &
b110100 %
#873410
b11010 &
b11010 %
#873414
b1101 &
b1101 %
#873418
b101000 &
b101000 %
#873422
b10100 &
b10100 %
#873426
b1010 &
b1010 %
#873430
b101 &
b101 %
#873434
b10000 &
b10000 %
#873438
b1000 &
b1000 %
#873442
b100 &
b100 %
#873446
b10 &
b10 %
#873450
b1 &
b1 %
1#
#873454
b0 &
0#
b0 %
0$
#1856894
b1100 &
b1100 %
1$
b1100 !
1"
#1856895
0"
#1856898
b110 &
b110 %
#1856902
b11 &
b11 %
#1856906
b1010 &
b1010 %
#1856910
b101 &
b101 %
#1856914
b10000 &
b10000 %
#1856918
b1000 &
b1000 %
#1856922
b100 &
b100 %
#1856926
b10 &
b10 %
#1856930
b1 &
b1 %
1#
#1856934
b0 &
0#
b0 %
0$
#2876033
b10 !
1"
#2876034
b10 &
b10 %
1$
#2876035
0"
#2876038
b1 &
1#
b1 %
#2876042
b0 &
b0 %
0#
0$
#4500012
