{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526983079400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526983079400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 10:57:59 2018 " "Processing started: Tue May 22 10:57:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526983079400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983079400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase_1 -c Fase_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase_1 -c Fase_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983079400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526983079941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526983079941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_pin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Pin-Shell " "Found design unit 1: Register_Pin-Shell" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983089506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Pin " "Found entity 1: Register_Pin" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983089506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetector-Behavioral " "Found design unit 1: SeqDetector-Behavioral" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983089506 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetector " "Found entity 1: SeqDetector" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983089506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8-Behavioral " "Found design unit 1: Reg8-Behavioral" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Reg8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983089506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526983089506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_Pin " "Elaborating entity \"Register_Pin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526983089543 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done Register_Pin.vhd(7) " "VHDL Signal Declaration warning at Register_Pin.vhd(7): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526983089543 "|Register_Pin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg8 Reg8:reg8 A:behavioral " "Elaborating entity \"Reg8\" using architecture \"A:behavioral\" for hierarchy \"Reg8:reg8\"" {  } { { "Register_Pin.vhd" "reg8" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SeqDetector SeqDetector:seq_detec A:behavioral " "Elaborating entity \"SeqDetector\" using architecture \"A:behavioral\" for hierarchy \"SeqDetector:seq_detec\"" {  } { { "Register_Pin.vhd" "seq_detec" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(36) " "VHDL Process Statement warning at SeqDetector.vhd(36): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_pressed SeqDetector.vhd(23) " "VHDL Process Statement warning at SeqDetector.vhd(23): inferring latch(es) for signal or variable \"s_pressed\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_btn_pressed SeqDetector.vhd(23) " "VHDL Process Statement warning at SeqDetector.vhd(23): inferring latch(es) for signal or variable \"s_btn_pressed\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start SeqDetector.vhd(55) " "VHDL Process Statement warning at SeqDetector.vhd(55): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(62) " "VHDL Process Statement warning at SeqDetector.vhd(62): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(66) " "VHDL Process Statement warning at SeqDetector.vhd(66): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(73) " "VHDL Process Statement warning at SeqDetector.vhd(73): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(77) " "VHDL Process Statement warning at SeqDetector.vhd(77): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(84) " "VHDL Process Statement warning at SeqDetector.vhd(84): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(89) " "VHDL Process Statement warning at SeqDetector.vhd(89): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_btn_pressed SeqDetector.vhd(95) " "VHDL Process Statement warning at SeqDetector.vhd(95): signal \"s_btn_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(100) " "VHDL Process Statement warning at SeqDetector.vhd(100): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_pin SeqDetector.vhd(47) " "VHDL Process Statement warning at SeqDetector.vhd(47): inferring latch(es) for signal or variable \"s_pin\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[0\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[0\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[1\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[1\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[2\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[2\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[3\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[3\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[4\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[4\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[5\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[5\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[6\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[6\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[7\] SeqDetector.vhd(47) " "Inferred latch for \"s_pin\[7\]\" at SeqDetector.vhd(47)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_btn_pressed\[0\] SeqDetector.vhd(23) " "Inferred latch for \"s_btn_pressed\[0\]\" at SeqDetector.vhd(23)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_btn_pressed\[1\] SeqDetector.vhd(23) " "Inferred latch for \"s_btn_pressed\[1\]\" at SeqDetector.vhd(23)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pressed SeqDetector.vhd(23) " "Inferred latch for \"s_pressed\" at SeqDetector.vhd(23)" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983089559 "|Register_Pin|SeqDetector:seq_detec"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SeqDetector:seq_detec\|s_pin\[1\] " "LATCH primitive \"SeqDetector:seq_detec\|s_pin\[1\]\" is permanently disabled" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/SeqDetector.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1526983089730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "entering GND " "Pin \"entering\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|entering"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[0\] GND " "Pin \"pin\[0\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[1\] GND " "Pin \"pin\[1\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[2\] GND " "Pin \"pin\[2\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[3\] GND " "Pin \"pin\[3\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[4\] GND " "Pin \"pin\[4\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[5\] GND " "Pin \"pin\[5\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[6\] GND " "Pin \"pin\[6\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin\[7\] GND " "Pin \"pin\[7\]\" is stuck at GND" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526983089942 "|Register_Pin|pin[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526983089942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526983089942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526983090075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526983090075 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_rec " "No output dependent on input pin \"enable_rec\"" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526983090200 "|Register_Pin|enable_rec"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[0\] " "No output dependent on input pin \"btn\[0\]\"" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526983090200 "|Register_Pin|btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[1\] " "No output dependent on input pin \"btn\[1\]\"" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526983090200 "|Register_Pin|btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[2\] " "No output dependent on input pin \"btn\[2\]\"" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526983090200 "|Register_Pin|btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[3\] " "No output dependent on input pin \"btn\[3\]\"" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526983090200 "|Register_Pin|btn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Register_Pin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase1/Register_Pin.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526983090200 "|Register_Pin|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526983090200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526983090200 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526983090200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526983090200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526983090216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 10:58:10 2018 " "Processing ended: Tue May 22 10:58:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526983090216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526983090216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526983090216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526983090216 ""}
