Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: adder_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adder_display.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adder_display"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : adder_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"F:\Verilog\Project_2_OC\TestProject\lcd_module.v\" into library work
Parsing module <lcd_module>.
Analyzing Verilog file \"F:\Verilog\Project_2_OC\TestProject\adder.v\" into library work
Parsing module <adder>.
Analyzing Verilog file \"F:\Verilog\Project_2_OC\TestProject\adder_display.v\" into library work
Parsing module <adder_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <adder_display>.

Elaborating module <adder>.

Elaborating module <lcd_module>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <adder_display>.
    Related source file is "f:/verilog/project_2_oc/testproject/adder_display.v".
    Found 32-bit register for signal <adder_operand2>.
    Found 1-bit register for signal <display_valid>.
    Found 40-bit register for signal <display_name>.
    Found 32-bit register for signal <display_value>.
    Found 32-bit register for signal <adder_operand1>.
    Found 4x40-bit Read Only RAM for signal <_n0043>
    Found 32-bit 4-to-1 multiplexer for signal <_n0051> created at line 123.
    Summary:
	inferred   1 RAM(s).
	inferred 137 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <adder_display> synthesized.

Synthesizing Unit <adder>.
    Related source file is "f:/verilog/project_2_oc/testproject/adder.v".
    Found 33-bit adder for signal <n0011> created at line 15.
    Found 33-bit adder for signal <n0004> created at line 15.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x40-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 1
 32-bit register                                       : 3
 40-bit register                                       : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <lcd_module.ngc>.
Reading core <lcd_rom.ngc>.
Loading core <lcd_rom> for timing and area information for instance <lcd_rom_module>.
Loading core <lcd_module> for timing and area information for instance <lcd_module>.

Synthesizing (advanced) Unit <adder_display>.
INFO:Xst:3231 - The small RAM <Mram__n0043> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 40-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <display_number<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <adder_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x40-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 33-bit adder carry in                                 : 1
# Registers                                            : 137
 Flip-Flops                                            : 137
# Multiplexers                                         : 32
 1-bit 4-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <display_name_7> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_13> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_15> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_19> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_21> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_23> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_25> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_27> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_28> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_29> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_31> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_34> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_35> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_37> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <display_name_39> (without init value) has a constant value of 0 in block <adder_display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <display_name_2> in Unit <adder_display> is equivalent to the following 8 FFs/Latches, which will be removed : <display_name_3> <display_name_6> <display_name_16> <display_name_17> <display_name_20> <display_name_24> <display_name_33> <display_name_36> 
INFO:Xst:2261 - The FF/Latch <display_name_4> in Unit <adder_display> is equivalent to the following 5 FFs/Latches, which will be removed : <display_name_5> <display_name_9> <display_name_11> <display_name_18> <display_name_32> 
INFO:Xst:2261 - The FF/Latch <display_name_8> in Unit <adder_display> is equivalent to the following 7 FFs/Latches, which will be removed : <display_name_10> <display_name_12> <display_name_14> <display_name_22> <display_name_26> <display_name_30> <display_name_38> 

Optimizing unit <adder_display> ...
INFO:Xst:2261 - The FF/Latch <display_valid> in Unit <adder_display> is equivalent to the following FF/Latch, which will be removed : <display_name_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adder_display, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <lcd_init_module/display_x_l_2> in Unit <lcd_module> is equivalent to the following FF/Latch : <lcd_init_module/display_x_l_2_1> 
INFO:Xst:2260 - The FF/Latch <lcd_init_module/display_y_1> in Unit <lcd_module> is equivalent to the following FF/Latch : <lcd_init_module/display_y_1_1> 
INFO:Xst:2260 - The FF/Latch <lcd_init_module/display_y_3> in Unit <lcd_module> is equivalent to the following FF/Latch : <lcd_init_module/display_y_3_1> 
INFO:Xst:2260 - The FF/Latch <lcd_init_module/display_x_l_2> in Unit <lcd_module> is equivalent to the following FF/Latch : <lcd_init_module/display_x_l_2_1> 
INFO:Xst:2260 - The FF/Latch <lcd_init_module/display_y_1> in Unit <lcd_module> is equivalent to the following FF/Latch : <lcd_init_module/display_y_1_1> 
INFO:Xst:2260 - The FF/Latch <lcd_init_module/display_y_3> in Unit <lcd_module> is equivalent to the following FF/Latch : <lcd_init_module/display_y_3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : adder_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1039
#      GND                         : 3
#      INV                         : 25
#      LUT1                        : 63
#      LUT2                        : 75
#      LUT3                        : 84
#      LUT4                        : 69
#      LUT5                        : 160
#      LUT6                        : 330
#      MUXCY                       : 95
#      MUXF7                       : 32
#      VCC                         : 2
#      XORCY                       : 101
# FlipFlops/Latches                : 364
#      FD                          : 25
#      FDE                         : 64
#      FDR                         : 110
#      FDRE                        : 159
#      FDS                         : 6
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 3
#      IOBUF                       : 2
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             364  out of  184304     0%  
 Number of Slice LUTs:                  806  out of  92152     0%  
    Number used as Logic:               806  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    898
   Number with an unused Flip Flop:     534  out of    898    59%  
   Number with an unused LUT:            92  out of    898    10%  
   Number of fully used LUT-FF pairs:   272  out of    898    30%  
   Number of unique control sets:        50

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    338     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    268     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                              | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                              | 257   |
lcd_module/double_clk              | BUFG                                                                                                                                               | 109   |
lcd_module/lcd_rom_module/N1       | NONE(lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.536ns (Maximum Frequency: 104.866MHz)
   Minimum input arrival time before clock: 4.180ns
   Maximum output required time after clock: 8.866ns
   Maximum combinational path delay: 5.753ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.536ns (frequency: 104.866MHz)
  Total number of paths / destination ports: 9104 / 510
-------------------------------------------------------------------------
Delay:               9.536ns (Levels of Logic = 10)
  Source:            display_value_7 (FF)
  Destination:       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.827  display_value_7 (display_value_7)
     begin scope: 'lcd_module:display_value<7>'
     LUT6:I2->O            2   0.203   0.981  lcd_draw_module/Mmux_draw_char161 (lcd_draw_module/Mmux_draw_char16)
     LUT6:I0->O            1   0.203   0.000  lcd_draw_module/Mmux_draw_char164_G (N248)
     MUXF7:I1->O           2   0.140   0.617  lcd_draw_module/Mmux_draw_char164 (lcd_draw_module/Mmux_draw_char163)
     LUT5:I4->O            6   0.205   0.992  lcd_draw_module/Mmux_draw_char168 (lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>)
     LUT5:I1->O            1   0.203   0.684  lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0 (N10)
     LUT4:I2->O            3   0.203   0.755  lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o (lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o)
     LUT5:I3->O            3   0.203   0.651  lcd_draw_module/Mmux_draw_rom_pc1621 (lcd_draw_module/Mmux_draw_rom_pc162)
     LUT6:I5->O            2   0.205   0.845  lcd_draw_module/Mmux_draw_rom_pc2021 (lcd_draw_module/Mmux_draw_rom_pc202)
     LUT6:I3->O            2   0.205   0.616  Mmux_rom_addr99 (rom_addr<8>)
     begin scope: 'lcd_module/lcd_rom_module:addra<8>'
     RAMB16BWER:ADDRA12        0.350          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.536ns (2.567ns logic, 6.969ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lcd_module/double_clk'
  Clock period: 6.664ns (frequency: 150.068MHz)
  Total number of paths / destination ports: 5808 / 238
-------------------------------------------------------------------------
Delay:               6.664ns (Levels of Logic = 6)
  Source:            lcd_module/lcd_draw_module/td_count_y_4 (FF)
  Destination:       lcd_module/lcd_draw_module/draw_block_number_1 (FF)
  Source Clock:      lcd_module/double_clk rising
  Destination Clock: lcd_module/double_clk rising

  Data Path: lcd_module/lcd_draw_module/td_count_y_4 to lcd_module/lcd_draw_module/draw_block_number_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.147  lcd_draw_module/td_count_y_4 (lcd_draw_module/td_count_y<4>)
     LUT6:I1->O           14   0.203   0.958  lcd_draw_module/td_count_y[8]_PWR_3_o_equal_35_o<8>11 (lcd_draw_module/td_count_y[8]_PWR_3_o_equal_35_o<8>1)
     LUT4:I3->O           10   0.205   1.221  lcd_draw_module/td_count_y[8]_PWR_3_o_equal_35_o<8>2 (lcd_draw_module/td_count_y[8]_PWR_3_o_equal_35_o)
     LUT6:I0->O            1   0.203   0.000  lcd_draw_module/Mmux_draw_block_end14_G (N276)
     MUXF7:I1->O          11   0.140   0.883  lcd_draw_module/Mmux_draw_block_end14 (lcd_draw_module/draw_block_end)
     LUT6:I5->O            6   0.205   0.745  lcd_draw_module/Mcount_draw_block_number_val (lcd_draw_module/Mcount_draw_block_number_val)
     LUT4:I3->O            1   0.205   0.000  lcd_draw_module/draw_block_number_4_rstpot (lcd_draw_module/draw_block_number_4_rstpot)
     FD:D                      0.102          lcd_draw_module/draw_block_number_4
    ----------------------------------------
    Total                      6.664ns (1.710ns logic, 4.954ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 197 / 197
-------------------------------------------------------------------------
Offset:              4.180ns (Levels of Logic = 2)
  Source:            resetn (PAD)
  Destination:       adder_operand2_0 (FF)
  Destination Clock: clk rising

  Data Path: resetn to adder_operand2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  resetn_IBUF (resetn_IBUF)
     INV:I->O             64   0.206   1.639  resetn_inv1_INV_0 (resetn_inv)
     FDRE:R                    0.430          adder_operand2_0
    ----------------------------------------
    Total                      4.180ns (1.858ns logic, 2.322ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lcd_module/double_clk'
  Total number of paths / destination ports: 332 / 18
-------------------------------------------------------------------------
Offset:              8.866ns (Levels of Logic = 7)
  Source:            lcd_module/lcd_init_module/init_rom_pc_8 (FF)
  Destination:       lcd_data_io<15> (PAD)
  Source Clock:      lcd_module/double_clk rising

  Data Path: lcd_module/lcd_init_module/init_rom_pc_8 to lcd_data_io<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  lcd_init_module/init_rom_pc_8 (lcd_init_module/init_rom_pc<8>)
     LUT5:I0->O            2   0.203   0.617  lcd_init_module/init_rom_pc[10]_init_rs_part_AND_24_o11 (lcd_init_module/init_rom_pc[10]_init_rs_part_AND_24_o1)
     LUT5:I4->O           12   0.205   0.909  lcd_init_module/init_rom_pc[10]_init_rs_part_AND_25_o11 (lcd_init_module/init_rom_pc[10]_init_rs_part_AND_25_o1)
     LUT3:I2->O            8   0.205   1.147  lcd_init_module/init_rom_pc[10]_PWR_2_o_equal_3_o<10>1 (lcd_init_module/init_rom_pc[10]_PWR_2_o_equal_3_o)
     LUT6:I1->O            1   0.203   0.580  Mmux_lcd_data_io161 (Mmux_lcd_data_io16)
     LUT3:I2->O            1   0.205   0.579  Mmux_lcd_data_io162 (lcd_data_io<9>)
     end scope: 'lcd_module:lcd_data_io<9>'
     OBUF:I->O                 2.571          lcd_data_io_9_OBUF (lcd_data_io<9>)
    ----------------------------------------
    Total                      8.866ns (4.039ns logic, 4.827ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 146 / 24
-------------------------------------------------------------------------
Offset:              7.528ns (Levels of Logic = 5)
  Source:            lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       lcd_data_io<7> (PAD)
  Source Clock:      clk rising

  Data Path: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to lcd_data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA14    3   1.850   0.755  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (douta<15>)
     end scope: 'lcd_module/lcd_rom_module:douta<15>'
     LUT3:I1->O            1   0.203   0.580  Mmux_lcd_data_io141 (Mmux_lcd_data_io14)
     LUT6:I5->O            1   0.205   0.580  Mmux_lcd_data_io142 (Mmux_lcd_data_io141)
     LUT3:I2->O            1   0.205   0.579  Mmux_lcd_data_io143 (lcd_data_io<7>)
     end scope: 'lcd_module:lcd_data_io<7>'
     OBUF:I->O                 2.571          lcd_data_io_7_OBUF (lcd_data_io<7>)
    ----------------------------------------
    Total                      7.528ns (5.034ns logic, 2.494ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.753ns (Levels of Logic = 34)
  Source:            sw_cin (PAD)
  Destination:       led_cout (PAD)

  Data Path: sw_cin to led_cout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_cin_IBUF (sw_cin_IBUF)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<0> (adder_module/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<1> (adder_module/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<2> (adder_module/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<3> (adder_module/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<4> (adder_module/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<5> (adder_module/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<6> (adder_module/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<7> (adder_module/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<8> (adder_module/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<9> (adder_module/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<10> (adder_module/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<11> (adder_module/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<12> (adder_module/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<13> (adder_module/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<14> (adder_module/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<15> (adder_module/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<16> (adder_module/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<17> (adder_module/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<18> (adder_module/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<19> (adder_module/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<20> (adder_module/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<21> (adder_module/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<22> (adder_module/Madd_n0004_Madd_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<23> (adder_module/Madd_n0004_Madd_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<24> (adder_module/Madd_n0004_Madd_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<25> (adder_module/Madd_n0004_Madd_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<26> (adder_module/Madd_n0004_Madd_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<27> (adder_module/Madd_n0004_Madd_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<28> (adder_module/Madd_n0004_Madd_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<29> (adder_module/Madd_n0004_Madd_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  adder_module/Madd_n0004_Madd_cy<30> (adder_module/Madd_n0004_Madd_cy<30>)
     MUXCY:CI->O           1   0.213   0.579  adder_module/Madd_n0004_Madd_cy<31> (adder_module/Madd_n0004_Madd_cy<31>)
     OBUF:I->O                 2.571          led_cout_OBUF (led_cout)
    ----------------------------------------
    Total                      5.753ns (4.595ns logic, 1.158ns route)
                                       (79.9% logic, 20.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    9.536|         |         |         |
lcd_module/double_clk|   12.228|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock lcd_module/double_clk
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    7.409|         |         |         |
lcd_module/double_clk|    6.664|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.51 secs
 
--> 

Total memory usage is 251052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   12 (   0 filtered)

