Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Nov 28 16:38:10 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     263         
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (661)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 165 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (661)
--------------------------------------------------
 There are 661 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  676          inf        0.000                      0                  676           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           676 Endpoints
Min Delay           676 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/level_3_timer_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 1.587ns (18.484%)  route 6.999ns (81.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.710     8.586    main_state_switcher_1/P15
    SLICE_X59Y51         FDCE                                         f  main_state_switcher_1/level_3_timer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/level_3_timer_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 1.587ns (18.484%)  route 6.999ns (81.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.710     8.586    main_state_switcher_1/P15
    SLICE_X59Y51         FDCE                                         f  main_state_switcher_1/level_3_timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/level_3_timer_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 1.587ns (18.484%)  route 6.999ns (81.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.710     8.586    main_state_switcher_1/P15
    SLICE_X59Y51         FDCE                                         f  main_state_switcher_1/level_3_timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/level_3_timer_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 1.587ns (18.484%)  route 6.999ns (81.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.710     8.586    main_state_switcher_1/P15
    SLICE_X59Y51         FDCE                                         f  main_state_switcher_1/level_3_timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.542     8.418    main_state_switcher_1/P15
    SLICE_X64Y51         FDPE                                         f  main_state_switcher_1/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[1]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.542     8.418    main_state_switcher_1/P15
    SLICE_X64Y51         FDCE                                         f  main_state_switcher_1/state_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.542     8.418    main_state_switcher_1/P15
    SLICE_X64Y51         FDCE                                         f  main_state_switcher_1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.542     8.418    main_state_switcher_1/P15
    SLICE_X64Y51         FDCE                                         f  main_state_switcher_1/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/level_3_timer_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 1.587ns (19.020%)  route 6.757ns (80.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.468     8.344    main_state_switcher_1/P15
    SLICE_X59Y50         FDCE                                         f  main_state_switcher_1/level_3_timer_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/level_3_timer_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 1.587ns (19.020%)  route 6.757ns (80.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           1.289     2.752    main_state_switcher_1/P15_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     2.876 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=236, routed)         5.468     8.344    main_state_switcher_1/P15
    SLICE_X59Y50         FDCE                                         f  main_state_switcher_1/level_3_timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.158ns (54.825%)  route 0.130ns (45.175%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[1]/G
    SLICE_X62Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[1]/Q
                         net (fo=6, routed)           0.130     0.288    main_state_switcher_1/next_state[1]
    SLICE_X63Y52         FDCE                                         r  main_state_switcher_1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.158ns (53.089%)  route 0.140ns (46.911%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[1]/G
    SLICE_X62Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[1]/Q
                         net (fo=6, routed)           0.140     0.298    main_state_switcher_1/next_state[1]
    SLICE_X64Y51         FDCE                                         r  main_state_switcher_1/state_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.178ns (56.487%)  route 0.137ns (43.513%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[0]/G
    SLICE_X64Y52         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_state_switcher_1/next_state_reg[0]/Q
                         net (fo=5, routed)           0.137     0.315    main_state_switcher_1/next_state[0]
    SLICE_X64Y51         FDPE                                         r  main_state_switcher_1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/state_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.682%)  route 0.144ns (43.318%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE                         0.000     0.000 r  main_state_switcher_1/state_reg[10]/C
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/state_reg[10]/Q
                         net (fo=8, routed)           0.144     0.285    main_state_switcher_1/Q[10]
    SLICE_X62Y52         LUT5 (Prop_lut5_I4_O)        0.048     0.333 r  main_state_switcher_1/next_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.333    main_state_switcher_1/next_state1_out[10]
    SLICE_X62Y52         LDCE                                         r  main_state_switcher_1/next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.158ns (47.212%)  route 0.177ns (52.788%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[5]/G
    SLICE_X62Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[5]/Q
                         net (fo=4, routed)           0.177     0.335    main_state_switcher_1/next_state[5]
    SLICE_X63Y54         FDCE                                         r  main_state_switcher_1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.178ns (52.933%)  route 0.158ns (47.067%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[3]/G
    SLICE_X64Y52         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_state_switcher_1/next_state_reg[3]/Q
                         net (fo=6, routed)           0.158     0.336    main_state_switcher_1/next_state[3]
    SLICE_X64Y53         FDCE                                         r  main_state_switcher_1/state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_2/button_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_2/button_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE                         0.000     0.000 r  debounce_2/button_out_reg/C
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_2/button_out_reg/Q
                         net (fo=8, routed)           0.170     0.311    debounce_2/K6_OBUF
    SLICE_X63Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.356 r  debounce_2/button_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.356    debounce_2/button_out_i_1__0_n_0
    SLICE_X63Y43         FDCE                                         r  debounce_2/button_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_5/button_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_5/button_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDCE                         0.000     0.000 r  debounce_5/button_out_reg/C
    SLICE_X65Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_5/button_out_reg/Q
                         net (fo=4, routed)           0.170     0.311    debounce_5/K3_OBUF
    SLICE_X65Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.356 r  debounce_5/button_out_i_1__3/O
                         net (fo=1, routed)           0.000     0.356    debounce_5/button_out_i_1__3_n_0
    SLICE_X65Y40         FDCE                                         r  debounce_5/button_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_touch_length_checker_1/whether_short_touch_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_touch_length_checker_1/whether_short_touch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.619%)  route 0.174ns (48.381%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDCE                         0.000     0.000 r  button_touch_length_checker_1/whether_short_touch_reg/C
    SLICE_X58Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_touch_length_checker_1/whether_short_touch_reg/Q
                         net (fo=11, routed)          0.174     0.315    button_touch_length_checker_1/power_menu_button_short
    SLICE_X58Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.360 r  button_touch_length_checker_1/whether_short_touch_i_1/O
                         net (fo=1, routed)           0.000     0.360    button_touch_length_checker_1/whether_short_touch_i_1_n_0
    SLICE_X58Y45         FDCE                                         r  button_touch_length_checker_1/whether_short_touch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/level_3_timer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_reg[0]/C
    SLICE_X59Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  main_state_switcher_1/level_3_timer_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    main_state_switcher_1/level_3_timer[0]
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  main_state_switcher_1/level_3_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    main_state_switcher_1/level_3_timer_next[0]
    SLICE_X59Y45         FDCE                                         r  main_state_switcher_1/level_3_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------





