<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/student/gateware_projects/gateware/work/libero/synthesis/synlog/DEFAULT_5FA9D321C0A50A8B39677C_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</data>
<data>133.1 MHz</data>
<data>2521.4 MHz</data>
<data>7.115</data>
</row>
<row>
<data>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</data>
<data>133.1 MHz</data>
<data>110.8 MHz</data>
<data>-0.757</data>
</row>
<row>
<data>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2</data>
<data>133.1 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</data>
<data>53.3 MHz</data>
<data>114.6 MHz</data>
<data>10.051</data>
</row>
<row>
<data>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0</data>
<data>5.2 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</data>
<data>125.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>XCVR_0A_REFCLK_P</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>osc_rc160mhz</data>
<data>170.4 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>247.7 MHz</data>
<data>5.963</data>
</row>
</report_table>
