#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/hc/Desktop/riscv/src/Common.hpp
util.hpp
/home/hc/Desktop/riscv/src/util.hpp
Instruction.hpp
/home/hc/Desktop/riscv/src/Instruction.hpp
memory.hpp
/home/hc/Desktop/riscv/src/memory.hpp
register.hpp
/home/hc/Desktop/riscv/src/register.hpp
InstructionFetch.hpp
/home/hc/Desktop/riscv/src/InstructionFetch.hpp
InstructionDecode.hpp
/home/hc/Desktop/riscv/src/InstructionDecode.hpp
Execution.hpp
/home/hc/Desktop/riscv/src/Execution.hpp
MemoryAccess.hpp
/home/hc/Desktop/riscv/src/MemoryAccess.hpp
WriteBack.hpp
/home/hc/Desktop/riscv/src/WriteBack.hpp
RISCV.hpp
/home/hc/Desktop/riscv/src/RISCV.hpp
Stage.hpp
/home/hc/Desktop/riscv/src/Stage.hpp
iostream
-

/home/hc/Desktop/riscv/src/Execution.hpp
cassert
-
Instruction.hpp
/home/hc/Desktop/riscv/src/Instruction.hpp
memory.hpp
/home/hc/Desktop/riscv/src/memory.hpp
register.hpp
/home/hc/Desktop/riscv/src/register.hpp
MemoryAccess.hpp
/home/hc/Desktop/riscv/src/MemoryAccess.hpp
prediction.hpp
/home/hc/Desktop/riscv/src/prediction.hpp
Stage.hpp
/home/hc/Desktop/riscv/src/Stage.hpp

/home/hc/Desktop/riscv/src/Instruction.hpp
cstdint
-
iostream
-
cassert
-
string
-
bitset
-

/home/hc/Desktop/riscv/src/InstructionDecode.hpp
Instruction.hpp
/home/hc/Desktop/riscv/src/Instruction.hpp
memory.hpp
/home/hc/Desktop/riscv/src/memory.hpp
register.hpp
/home/hc/Desktop/riscv/src/register.hpp
Execution.hpp
/home/hc/Desktop/riscv/src/Execution.hpp
Common.hpp
/home/hc/Desktop/riscv/src/Common.hpp
prediction.hpp
/home/hc/Desktop/riscv/src/prediction.hpp
Stage.hpp
/home/hc/Desktop/riscv/src/Stage.hpp

/home/hc/Desktop/riscv/src/InstructionFetch.hpp
InstructionDecode.hpp
/home/hc/Desktop/riscv/src/InstructionDecode.hpp
iostream
-
prediction.hpp
/home/hc/Desktop/riscv/src/prediction.hpp
Stage.hpp
/home/hc/Desktop/riscv/src/Stage.hpp

/home/hc/Desktop/riscv/src/MemoryAccess.hpp
Instruction.hpp
/home/hc/Desktop/riscv/src/Instruction.hpp
memory.hpp
/home/hc/Desktop/riscv/src/memory.hpp
register.hpp
/home/hc/Desktop/riscv/src/register.hpp
WriteBack.hpp
/home/hc/Desktop/riscv/src/WriteBack.hpp
util.hpp
/home/hc/Desktop/riscv/src/util.hpp
Stage.hpp
/home/hc/Desktop/riscv/src/Stage.hpp

/home/hc/Desktop/riscv/src/RISCV.hpp
iostream
-
cassert
-
memory.hpp
/home/hc/Desktop/riscv/src/memory.hpp
register.hpp
/home/hc/Desktop/riscv/src/register.hpp
Instruction.hpp
/home/hc/Desktop/riscv/src/Instruction.hpp
InstructionFetch.hpp
/home/hc/Desktop/riscv/src/InstructionFetch.hpp
InstructionDecode.hpp
/home/hc/Desktop/riscv/src/InstructionDecode.hpp
Execution.hpp
/home/hc/Desktop/riscv/src/Execution.hpp
MemoryAccess.hpp
/home/hc/Desktop/riscv/src/MemoryAccess.hpp
WriteBack.hpp
/home/hc/Desktop/riscv/src/WriteBack.hpp
prediction.hpp
/home/hc/Desktop/riscv/src/prediction.hpp
forward.hpp
/home/hc/Desktop/riscv/src/forward.hpp
Stage.hpp
/home/hc/Desktop/riscv/src/Stage.hpp

/home/hc/Desktop/riscv/src/Stage.hpp
register.hpp
/home/hc/Desktop/riscv/src/register.hpp
memory.hpp
/home/hc/Desktop/riscv/src/memory.hpp
Instruction.hpp
/home/hc/Desktop/riscv/src/Instruction.hpp
prediction.hpp
/home/hc/Desktop/riscv/src/prediction.hpp

/home/hc/Desktop/riscv/src/WriteBack.hpp
Common.hpp
/home/hc/Desktop/riscv/src/Common.hpp
Stage.hpp
/home/hc/Desktop/riscv/src/Stage.hpp

/home/hc/Desktop/riscv/src/forward.hpp
Common.hpp
/home/hc/Desktop/riscv/src/Common.hpp

/home/hc/Desktop/riscv/src/memory.hpp
iostream
-
cstring
-
string
-
cstdio
-
fstream
-
util.hpp
/home/hc/Desktop/riscv/src/util.hpp

/home/hc/Desktop/riscv/src/prediction.hpp
queue
-
unordered_map
-
cassert
-

/home/hc/Desktop/riscv/src/register.hpp
cstdint
-
cassert
-
iostream
-
unordered_set
-
Instruction.hpp
/home/hc/Desktop/riscv/src/Instruction.hpp
prediction.hpp
/home/hc/Desktop/riscv/src/prediction.hpp

/home/hc/Desktop/riscv/src/test1.cpp
Common.hpp
/home/hc/Desktop/riscv/src/Common.hpp
gtest/gtest.h
-
bitset
-

/home/hc/Desktop/riscv/src/util.hpp
cstdint
-

