TimeQuest Timing Analyzer report for aca_nios_intro
Thu Jul 10 21:56:45 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'
 13. Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'
 14. Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'
 15. Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'
 16. Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'
 17. Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'
 18. Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 19. Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 20. Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 21. Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'
 22. Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'
 23. Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 25. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'clock1'
 28. Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'
 44. Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'
 45. Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'
 46. Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'
 47. Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'
 48. Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'
 49. Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 50. Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 51. Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 52. Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'
 53. Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'
 54. Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'
 55. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 56. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 57. Fast Model Minimum Pulse Width: 'clock1'
 58. Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 59. Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; aca_nios_intro                                   ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  20.0%      ;
;     3-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; aca_nios_intro.sdc ; OK     ; Thu Jul 10 21:56:41 2014 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; Clock Name              ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master           ; Source                    ; Targets                     ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; altera_reserved_tck     ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { altera_reserved_tck }     ;
; altpll_0|sd1|pll|clk[0] ; Generated ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[0] } ;
; altpll_0|sd1|pll|clk[1] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[1] } ;
; altpll_0|sd1|pll|clk[2] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[2] } ;
; altpll_1|sd1|pll|clk[0] ; Generated ; 10.416  ; 96.01 MHz  ; 0.000 ; 5.208  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_1_clk_in_clk ; altpll_1|sd1|pll|inclk[0] ; { altpll_1|sd1|pll|clk[0] } ;
; clk_1_clk_in_clk        ; Base      ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_1_clk_in_clk }        ;
; clock1                  ; Base      ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_0 }                   ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+


+---------------------------------------------------------------+
; Slow Model Fmax Summary                                       ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 91.56 MHz  ; 91.56 MHz       ; altpll_0|sd1|pll|clk[2] ;      ;
; 107.37 MHz ; 107.37 MHz      ; altpll_1|sd1|pll|clk[0] ;      ;
; 172.59 MHz ; 172.59 MHz      ; altpll_0|sd1|pll|clk[0] ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -9.117 ; -19934.965    ;
; altpll_0|sd1|pll|clk[0] ; -0.378 ; -7.267        ;
; altpll_1|sd1|pll|clk[0] ; 1.102  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.499 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.704 ; -3219.696     ;
; altpll_0|sd1|pll|clk[0] ; 1.839  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 4.242  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[2] ; 1.328 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 2.372 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 2.827 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -2.165 ; -8646.962     ;
; altpll_0|sd1|pll|clk[0] ; 1.466  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 2.439  ; 0.000         ;
; clock1                  ; 2.475  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.223 ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -9.117 ; nios_sys_dma:dma|control[0]           ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.006      ; 10.968     ;
; -9.116 ; nios_sys_dma:dma|control[0]           ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.006      ; 10.967     ;
; -8.979 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 10.846     ;
; -8.944 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.114      ; 10.817     ;
; -8.939 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 10.805     ;
; -8.932 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.114      ; 10.805     ;
; -8.900 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 10.766     ;
; -8.895 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[18]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.002     ; 10.738     ;
; -8.895 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[24]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.002     ; 10.738     ;
; -8.895 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[25]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.002     ; 10.738     ;
; -8.886 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.095      ; 10.740     ;
; -8.885 ; nios_sys_cpu_0:cpu_0|F_pc[8]          ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 10.752     ;
; -8.878 ; nios_sys_cpu_0:cpu_0|F_pc[16]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.114      ; 10.751     ;
; -8.864 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[29]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.705     ;
; -8.860 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.097      ; 10.716     ;
; -8.860 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[18]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.709     ;
; -8.860 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[24]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.709     ;
; -8.860 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[25]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.709     ;
; -8.855 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[18]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.003     ; 10.697     ;
; -8.855 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[24]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.003     ; 10.697     ;
; -8.855 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[25]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.003     ; 10.697     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[4]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[5]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[6]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[7]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[8]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[11]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[12]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[14]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.852 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_dma:dma|writelength[31]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.692     ;
; -8.851 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.101      ; 10.711     ;
; -8.849 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 10.711     ;
; -8.848 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[18]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.697     ;
; -8.848 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[24]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.697     ;
; -8.848 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[25]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.697     ;
; -8.846 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 10.699     ;
; -8.839 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.101      ; 10.699     ;
; -8.829 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[29]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.676     ;
; -8.825 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 10.687     ;
; -8.824 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[29]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.664     ;
; -8.820 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.096      ; 10.675     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[29]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.664     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[4]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[5]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[6]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[7]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[8]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[11]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[12]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[14]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.817 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_dma:dma|writelength[31]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.663     ;
; -8.816 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[18]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.003     ; 10.658     ;
; -8.816 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[24]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.003     ; 10.658     ;
; -8.816 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[25]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.003     ; 10.658     ;
; -8.814 ; nios_sys_cpu_0:cpu_0|F_pc[21]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.109      ; 10.682     ;
; -8.813 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 10.675     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[4]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[5]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[6]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[7]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[8]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[11]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[12]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[14]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.812 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_dma:dma|writelength[31]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.651     ;
; -8.809 ; nios_sys_cpu_0:cpu_0|F_pc[15]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 10.670     ;
; -8.807 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 10.660     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[4]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[5]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[6]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[7]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[8]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[11]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[12]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[14]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.805 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_dma:dma|writelength[31]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.651     ;
; -8.802 ; nios_sys_cpu_0:cpu_0|F_pc[8]          ; nios_sys_dma:dma|writelength[18]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.002     ; 10.645     ;
; -8.802 ; nios_sys_cpu_0:cpu_0|F_pc[8]          ; nios_sys_dma:dma|writelength[24]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.002     ; 10.645     ;
; -8.802 ; nios_sys_cpu_0:cpu_0|F_pc[8]          ; nios_sys_dma:dma|writelength[25]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.002     ; 10.645     ;
; -8.802 ; nios_sys_cpu_0:cpu_0|F_pc[22]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.109      ; 10.670     ;
; -8.797 ; nios_sys_cpu_0:cpu_0|W_alu_result[24] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.115      ; 10.671     ;
; -8.794 ; nios_sys_cpu_0:cpu_0|F_pc[16]         ; nios_sys_dma:dma|writelength[18]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.643     ;
; -8.794 ; nios_sys_cpu_0:cpu_0|F_pc[16]         ; nios_sys_dma:dma|writelength[24]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.643     ;
; -8.794 ; nios_sys_cpu_0:cpu_0|F_pc[16]         ; nios_sys_dma:dma|writelength[25]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 10.643     ;
; -8.792 ; nios_sys_cpu_0:cpu_0|F_pc[8]          ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.095      ; 10.646     ;
; -8.785 ; nios_sys_cpu_0:cpu_0|F_pc[16]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.101      ; 10.645     ;
; -8.785 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[29]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 10.625     ;
; -8.781 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.096      ; 10.636     ;
; -8.780 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 10.651     ;
; -8.779 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg9 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 10.641     ;
; -8.779 ; nios_sys_cpu_0:cpu_0|W_alu_result[23] ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a13~porta_datain_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.115      ; 10.653     ;
; -8.778 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_datain_reg0   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.096      ; 10.633     ;
; -8.777 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg0 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.091      ; 10.627     ;
; -8.774 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 10.645     ;
; -8.774 ; nios_sys_cpu_0:cpu_0|F_pc[17]         ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg1 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 10.636     ;
; -8.773 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[4]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.612     ;
; -8.773 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[5]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.612     ;
; -8.773 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[6]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.612     ;
; -8.773 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[7]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.612     ;
; -8.773 ; nios_sys_cpu_0:cpu_0|F_pc[14]         ; nios_sys_dma:dma|writelength[8]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 10.612     ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.378 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.831      ;
; -0.378 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.831      ;
; -0.378 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.831      ;
; -0.362 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.819      ;
; -0.362 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.819      ;
; -0.362 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.819      ;
; -0.362 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.819      ;
; -0.345 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.798      ;
; -0.345 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.798      ;
; -0.345 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.798      ;
; -0.329 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.786      ;
; -0.329 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.786      ;
; -0.329 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.786      ;
; -0.329 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.786      ;
; -0.236 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.689      ;
; -0.236 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.689      ;
; -0.236 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.689      ;
; -0.220 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.677      ;
; -0.220 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.677      ;
; -0.220 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.677      ;
; -0.220 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.677      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.201 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.654      ;
; -0.198 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.655      ;
; -0.198 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.655      ;
; -0.198 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.655      ;
; -0.198 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.655      ;
; -0.198 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.655      ;
; -0.198 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.655      ;
; -0.198 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.655      ;
; -0.137 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.590      ;
; -0.137 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.590      ;
; -0.137 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.590      ;
; -0.121 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.578      ;
; -0.121 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.578      ;
; -0.121 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.578      ;
; -0.121 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.578      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.108 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.565      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.557      ;
; -0.095 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.548      ;
; -0.095 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.548      ;
; -0.095 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.548      ;
; -0.090 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.548      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.084 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.541      ;
; -0.083 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.536      ;
; -0.083 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.536      ;
; -0.083 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.536      ;
; -0.079 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.536      ;
; -0.079 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.536      ;
; -0.079 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.536      ;
; -0.079 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.536      ;
; -0.067 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.525      ;
; -0.067 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.525      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.524      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.524      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.524      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.524      ;
; -0.057 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.515      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
; -0.050 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.502      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.102 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.332      ;
; 1.133 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.301      ;
; 1.138 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.295      ;
; 1.138 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.295      ;
; 1.139 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.294      ;
; 1.140 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.293      ;
; 1.155 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.279      ;
; 1.186 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.248      ;
; 1.191 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.242      ;
; 1.191 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.242      ;
; 1.192 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.241      ;
; 1.193 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.240      ;
; 1.245 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.189      ;
; 1.250 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 9.206      ;
; 1.257 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 9.210      ;
; 1.273 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.161      ;
; 1.276 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.158      ;
; 1.281 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.152      ;
; 1.281 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.152      ;
; 1.282 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.151      ;
; 1.282 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 9.185      ;
; 1.283 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.150      ;
; 1.304 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.130      ;
; 1.309 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.124      ;
; 1.309 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.124      ;
; 1.310 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.123      ;
; 1.311 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.122      ;
; 1.312 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[4]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.121      ;
; 1.365 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 9.073      ;
; 1.365 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.069      ;
; 1.365 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[4]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 9.068      ;
; 1.373 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 9.070      ;
; 1.398 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 9.058      ;
; 1.413 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 9.025      ;
; 1.417 ; NDimReg:ndimreg|NDim0[4]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.017      ;
; 1.418 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 9.020      ;
; 1.418 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.016      ;
; 1.420 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 9.036      ;
; 1.426 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 9.041      ;
; 1.426 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 9.017      ;
; 1.431 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 9.003      ;
; 1.433 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_1|CustomReader:c_0|address1[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.021     ; 9.002      ;
; 1.444 ; NDimReg:ndimreg|NDim0[5]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.990      ;
; 1.448 ; NDimReg:ndimreg|NDim0[4]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.986      ;
; 1.451 ; distancecore:distancecore_3|CustomReader:c_0|NDimCount[6]           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.004     ; 9.001      ;
; 1.453 ; NDimReg:ndimreg|NDim0[4]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.980      ;
; 1.453 ; NDimReg:ndimreg|NDim0[4]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.980      ;
; 1.454 ; NDimReg:ndimreg|NDim0[4]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.979      ;
; 1.455 ; NDimReg:ndimreg|NDim0[4]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.978      ;
; 1.455 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[4]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.978      ;
; 1.466 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 8.972      ;
; 1.472 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.981      ;
; 1.475 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_2|CustomReader:c_0|Address1xD[6]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 8.990      ;
; 1.475 ; NDimReg:ndimreg|NDim0[5]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.959      ;
; 1.480 ; NDimReg:ndimreg|NDim0[5]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.953      ;
; 1.480 ; NDimReg:ndimreg|NDim0[5]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.953      ;
; 1.481 ; NDimReg:ndimreg|NDim0[5]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.952      ;
; 1.482 ; NDimReg:ndimreg|NDim0[5]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.951      ;
; 1.483 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[4]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 8.950      ;
; 1.484 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.950      ;
; 1.486 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_1|CustomReader:c_0|address1[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.021     ; 8.949      ;
; 1.487 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_3|CustomReader:c_0|Address1xD[5]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 8.954      ;
; 1.495 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_3|CustomReader:c_0|Address1xD[9]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 8.946      ;
; 1.499 ; distancecore:distancecore_3|CustomReader:c_0|NDimCount[6]           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.004     ; 8.953      ;
; 1.508 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 8.930      ;
; 1.508 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.926      ;
; 1.516 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.920      ;
; 1.516 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[14]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.920      ;
; 1.516 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 8.927      ;
; 1.518 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.918      ;
; 1.523 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|PosCountxD[0]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.921      ;
; 1.524 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|PosCountxD[1]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.920      ;
; 1.525 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.928      ;
; 1.527 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[12]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.909      ;
; 1.530 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 8.939      ;
; 1.536 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 8.902      ;
; 1.536 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.898      ;
; 1.537 ; distancecore:distancecore_3|CustomReader:c_0|NDimCount[15]          ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.907      ;
; 1.546 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 8.897      ;
; 1.556 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 8.882      ;
; 1.566 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 8.903      ;
; 1.569 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.867      ;
; 1.569 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[14]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.867      ;
; 1.571 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.865      ;
; 1.573 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[14]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 8.896      ;
; 1.574 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[13]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 8.895      ;
; 1.574 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 8.895      ;
; 1.574 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.860      ;
; 1.576 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_1|CustomReader:c_0|address1[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.021     ; 8.859      ;
; 1.576 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|PosCountxD[0]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.868      ;
; 1.577 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|PosCountxD[1]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.867      ;
; 1.580 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[12]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.856      ;
; 1.583 ; distancecore:distancecore_3|CustomReader:c_0|NDimCount[7]           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.004     ; 8.869      ;
; 1.584 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.018     ; 8.854      ;
; 1.585 ; distancecore:distancecore_3|CustomReader:c_0|NDimCount[15]          ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.859      ;
; 1.588 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 8.876      ;
; 1.595 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 8.852      ;
; 1.602 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.832      ;
; 1.602 ; distancecore:distancecore_3|CustomReader:c_0|NDimCount[6]           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.848      ;
; 1.602 ; distancecore:distancecore_3|CustomReader:c_0|NDimCount[6]           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[14]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.848      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                       ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                   ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                             ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                       ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[2]                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|readdata[2]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.043      ;
; 0.739 ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.742 ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.747 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.750 ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.765 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.778 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.807 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.868 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.174      ;
; 0.897 ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.203      ;
; 0.905 ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.211      ;
; 0.916 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.222      ;
; 0.941 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.247      ;
; 0.945 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.251      ;
; 1.030 ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.336      ;
; 1.033 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.340      ;
; 1.052 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.359      ;
; 1.053 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.358      ;
; 1.053 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.360      ;
; 1.053 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.360      ;
; 1.057 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.363      ;
; 1.058 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.364      ;
; 1.076 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.382      ;
; 1.093 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.399      ;
; 1.094 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                  ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.400      ;
; 1.100 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.406      ;
; 1.117 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.423      ;
; 1.117 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.423      ;
; 1.126 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.432      ;
; 1.127 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                        ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.434      ;
; 1.149 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.158 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[12]                                                                                                            ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.159 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.159 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.160 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.160 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                            ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.162 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.162 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_055|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_055|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_cmd_xbar_mux_027:cmd_xbar_mux_029|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_027:cmd_xbar_mux_029|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                    ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[3]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[3]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[26]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[26]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[2]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[2]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[25]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[25]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[1]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[1]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[0]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[0]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[8]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[8]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[24]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[24]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                    ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]      ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]      ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState                                         ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState                                      ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState                                         ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                                                  ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                                                  ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                                                  ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[2]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[5]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[6]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[15]                                                            ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[15]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FullReg:fullreg_2|FullxD                                                                                              ; FullReg:fullreg_2|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|request                                                                  ; distancecore:distancecore_2|CustomReader:c_0|request                                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_master_translator:distancecore_2_avalon_master_1_translator|read_accepted                               ; altera_merlin_master_translator:distancecore_2_avalon_master_1_translator|read_accepted                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_master_translator:distancecore_2_avalon_master_translator|read_accepted                                 ; altera_merlin_master_translator:distancecore_2_avalon_master_translator|read_accepted                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[9]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[10]                                                             ; distancecore:distancecore_2|CustomReader:c_0|address1[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[9]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[8]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[7]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[6]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[5]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[4]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[3]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_2|CustomReader:c_0|address1[2]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[1]                             ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[1]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[0]                             ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 3.322      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 3.322      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.704 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.321      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.331      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.081     ; 3.324      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.331      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.320      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.328      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.320      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.328      ;
; -1.703 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 3.323      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.319      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.327      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.319      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.327      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.319      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.085     ; 3.319      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.327      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.326      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.702 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.333      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.336      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.336      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[13]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.325      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.333      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.325      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.106     ; 3.297      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.106     ; 3.297      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.333      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[2]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.296      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.328      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.325      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.336      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.329      ;
; -1.701 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.336      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.096     ; 3.306      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[31]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.103     ; 3.299      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.326      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.088     ; 3.314      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.096     ; 3.306      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.295      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.099     ; 3.303      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.324      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.295      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[4]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.324      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.324      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[3]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.099     ; 3.303      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.079     ; 3.323      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.324      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[0]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.104     ; 3.298      ;
; -1.700 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.326      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.321      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.327      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[20]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.294      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[19]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.294      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[27]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.294      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.080     ; 3.321      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.327      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[16]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.107     ; 3.294      ;
; -1.699 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.326      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.331      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.081     ; 3.319      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[26]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.328      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_25 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.325      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[24]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.331      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.333      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.081     ; 3.319      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.328      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.333      ;
; -1.698 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.328      ;
; -1.697 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[15]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.326      ;
; -1.697 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.332      ;
; -1.697 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[22]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.098     ; 3.301      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.839 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.617      ;
; 1.864 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.568      ;
; 1.864 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.568      ;
; 1.864 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.568      ;
; 1.864 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.024     ; 3.568      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.865 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.584      ;
; 1.867 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.586      ;
; 1.867 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.586      ;
; 1.867 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.586      ;
; 1.867 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.586      ;
; 1.867 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.586      ;
; 1.867 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.586      ;
; 1.871 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.577      ;
; 1.871 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.577      ;
; 1.871 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.577      ;
; 1.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.575      ;
; 1.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.575      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.318 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.132      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[13]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[13]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[4]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[1]                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.135      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[1]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.319 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[0]                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.136      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 3.132      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 3.132      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 3.132      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 3.132      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 3.132      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[13]                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.133      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 3.132      ;
; 2.320 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.134      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 4.242 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 6.222      ;
; 4.242 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 6.222      ;
; 4.249 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|Address1xD[7]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 6.192      ;
; 4.250 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL                                                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 6.215      ;
; 4.250 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 6.215      ;
; 4.250 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITRESET                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 6.215      ;
; 4.250 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|EndTSetOut                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 6.215      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[6]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 6.197      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[2]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 6.198      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 6.208      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 6.200      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[3]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 6.200      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[10]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 6.197      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[13]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 6.197      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[14]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 6.197      ;
; 4.256 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[15]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 6.197      ;
; 4.257 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[3]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.011     ; 6.188      ;
; 4.267 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|read1                                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 6.190      ;
; 4.267 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|read                                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 6.190      ;
; 4.268 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[0]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 6.187      ;
; 4.268 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[1]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 6.187      ;
; 4.282 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[8]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 6.162      ;
; 4.282 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[9]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 6.162      ;
; 4.282 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[10]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 6.162      ;
; 4.282 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[11]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 6.162      ;
; 4.282 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[13]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 6.162      ;
; 4.623 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.026     ; 5.807      ;
; 4.623 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.026     ; 5.807      ;
; 4.623 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.026     ; 5.807      ;
; 4.623 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.026     ; 5.807      ;
; 4.632 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.818      ;
; 4.632 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.818      ;
; 4.632 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.818      ;
; 4.632 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.818      ;
; 4.632 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|read_latency_shift_reg[0]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.818      ;
; 4.632 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.818      ;
; 4.632 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.818      ;
; 4.635 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 5.812      ;
; 4.635 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 5.812      ;
; 4.635 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 5.812      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.821      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.821      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.821      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.821      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.821      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.821      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 5.811      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 5.811      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_050|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.810      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|read_accepted                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.810      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_050|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.810      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_051|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.810      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_051|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.810      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.814      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.814      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.814      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.814      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 5.814      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.806      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.806      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.806      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.806      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.806      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.806      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.821      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 5.812      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 5.812      ;
; 4.636 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 5.812      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.809      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.809      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.822      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.822      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.822      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.822      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.822      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.822      ;
; 4.637 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.822      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.821      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.821      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.821      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.821      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_046|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 5.802      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_046|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 5.802      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.029     ; 5.789      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.029     ; 5.789      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_052|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.023     ; 5.795      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|read_latency_shift_reg[0]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 5.817      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.029     ; 5.789      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 5.798      ;
; 4.638 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.032     ; 5.786      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.328 ; nios_sys_dma:dma|reset_n_OTERM3 ; nios_sys_dma:dma|dma_ctl_readdata[7]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.634      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[16]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[17]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[19]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[20]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[21]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[22]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[23]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 1.994 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[31]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 2.303      ;
; 2.007 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[18]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.314      ;
; 2.007 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[24]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.314      ;
; 2.007 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[25]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 2.314      ;
; 2.426 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.727      ;
; 2.426 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[23]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.727      ;
; 2.426 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[26]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.727      ;
; 2.426 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[27]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.727      ;
; 2.426 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[28]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.727      ;
; 2.426 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[30]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 2.727      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[0]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[10]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[16]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[17]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[19]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[20]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[22]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.432 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[21]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.734      ;
; 2.436 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 2.740      ;
; 2.436 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[0]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 2.740      ;
; 2.436 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|len                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 2.740      ;
; 2.436 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[4]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 2.740      ;
; 2.437 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[10]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.743      ;
; 2.437 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.743      ;
; 2.437 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[9]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.743      ;
; 2.438 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 2.757      ;
; 2.438 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[28]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 2.757      ;
; 2.438 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[26]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 2.757      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[22]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.735      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[21]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.735      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[19]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.744      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[14]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.735      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[13]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.735      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[9]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.735      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[29]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.010     ; 2.735      ;
; 2.439 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[28]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.744      ;
; 2.445 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length_eq_0                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.758      ;
; 2.445 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.758      ;
; 2.445 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.758      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[3]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.754      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.754      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 2.754      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[21]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[20]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[23]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[24]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[17]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[19]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[18]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[15]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[22]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[16]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[14]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.759      ;
; 2.448 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.759      ;
; 2.448 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.759      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 2.769      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 2.769      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[1]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 2.769      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[30]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 2.769      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 2.769      ;
; 2.451 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[3]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 2.769      ;
; 2.454 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.754      ;
; 2.454 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[23]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.754      ;
; 2.454 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[7]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.754      ;
; 2.454 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[15]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.754      ;
; 2.457 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[5]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.762      ;
; 2.457 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[4]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.762      ;
; 2.457 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[17]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.762      ;
; 2.457 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.762      ;
; 2.457 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[25]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.762      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[29]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[0]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[1]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[2]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[3]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[7]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[8]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[9]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[10]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.774      ;
; 2.482 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[0]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.794      ;
; 2.493 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.804      ;
; 2.493 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.804      ;
; 2.493 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.804      ;
; 2.493 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[4]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.804      ;
; 2.493 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[5]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.804      ;
; 2.493 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[6]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.804      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.372 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.678      ;
; 2.372 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[3]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.678      ;
; 2.372 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.678      ;
; 2.372 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.678      ;
; 2.372 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[2]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.678      ;
; 2.824 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.115      ;
; 2.824 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.115      ;
; 2.824 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.115      ;
; 2.824 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.115      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.112 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.409      ;
; 3.117 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.417      ;
; 3.117 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.417      ;
; 3.117 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.417      ;
; 3.117 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.417      ;
; 3.117 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.417      ;
; 3.117 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.StoreDistState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.417      ;
; 3.188 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.480      ;
; 3.188 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.480      ;
; 3.188 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.480      ;
; 3.188 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.480      ;
; 3.188 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.480      ;
; 3.188 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.480      ;
; 3.198 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.490      ;
; 3.198 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.490      ;
; 3.198 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.490      ;
; 3.198 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.490      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.488 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.796      ;
; 3.513 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.810      ;
; 3.513 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.810      ;
; 3.513 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.810      ;
; 3.513 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.810      ;
; 3.513 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.810      ;
; 3.513 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterEn                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.810      ;
; 3.522 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.821      ;
; 3.522 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[1]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.821      ;
; 3.522 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.821      ;
; 3.522 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.821      ;
; 3.522 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.821      ;
; 3.597 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 3.883      ;
; 3.597 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 3.883      ;
; 3.597 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 3.883      ;
; 3.597 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 3.883      ;
; 3.597 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 3.883      ;
; 3.597 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.020     ; 3.883      ;
; 3.603 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.901      ;
; 3.603 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.901      ;
; 3.603 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.901      ;
; 3.603 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.901      ;
; 3.603 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.901      ;
; 3.603 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.901      ;
; 3.603 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.901      ;
; 3.610 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.925      ;
; 3.610 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[3]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.925      ;
; 3.610 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.925      ;
; 3.610 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.925      ;
; 3.610 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[2]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.925      ;
; 3.614 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.919      ;
; 3.614 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.919      ;
; 3.614 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.919      ;
; 3.614 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.919      ;
; 3.625 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.929      ;
; 3.625 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.929      ;
; 3.625 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.929      ;
; 3.625 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.929      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.657 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.968      ;
; 3.926 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 4.226      ;
; 3.926 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 4.226      ;
; 3.926 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 4.226      ;
; 3.926 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[0]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 4.226      ;
; 3.926 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 4.226      ;
; 3.926 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|EndClass                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.029     ; 4.203      ;
; 3.947 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 4.242      ;
; 3.947 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 4.242      ;
; 3.947 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 4.242      ;
; 3.947 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 4.242      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.129      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.129      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.129      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.129      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.129      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.129      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.129      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.827 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.131      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.123      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.123      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.828 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.121      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.135      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.132      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.135      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.135      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[12]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[11]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[9]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[8]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.133      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.135      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.134      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.123      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[5]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.135      ;
; 2.829 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.123      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.475 ; 5.416        ; 2.941          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 38.725 ; 41.666       ; 2.941          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 9.159 ; 9.159 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 9.103 ; 9.103 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 8.624 ; 8.624 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 8.704 ; 8.704 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 8.596 ; 8.596 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 8.584 ; 8.584 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 9.159 ; 9.159 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 8.604 ; 8.604 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 9.121 ; 9.121 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 7.911 ; 7.911 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 7.920 ; 7.920 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 7.959 ; 7.959 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 7.976 ; 7.976 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 8.628 ; 8.628 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 8.033 ; 8.033 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 8.666 ; 8.666 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 8.571 ; 8.571 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 9.197 ; 9.197 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 9.375 ; 9.375 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.396 ; 1.396 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.398 ; 1.398 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.408 ; 1.408 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.425 ; 1.425 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -7.645 ; -7.645 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -8.837 ; -8.837 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -8.358 ; -8.358 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -8.438 ; -8.438 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -8.330 ; -8.330 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -8.318 ; -8.318 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -8.893 ; -8.893 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -8.338 ; -8.338 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -8.855 ; -8.855 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -7.645 ; -7.645 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -7.654 ; -7.654 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -7.693 ; -7.693 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -7.710 ; -7.710 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -8.362 ; -8.362 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -7.767 ; -7.767 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -8.400 ; -8.400 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -8.305 ; -8.305 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -8.360 ; -8.360 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -8.472 ; -8.472 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -1.207 ; -1.207 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -1.169 ; -1.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -1.184 ; -1.184 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -1.185 ; -1.185 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -1.194 ; -1.194 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -1.197 ; -1.197 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -1.171 ; -1.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -1.203 ; -1.203 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -1.181 ; -1.181 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -1.193 ; -1.193 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -1.206 ; -1.206 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -1.198 ; -1.198 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 9.616  ; 9.616  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 8.516  ; 8.516  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 9.616  ; 9.616  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 9.176  ; 9.176  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 6.706  ; 6.706  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.818  ; 7.818  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.551  ; 7.551  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.185  ; 7.185  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.159  ; 7.159  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 7.629  ; 7.629  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 9.176  ; 9.176  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 7.449  ; 7.449  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 8.190  ; 8.190  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.880  ; 5.880  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 8.509  ; 8.509  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 7.414  ; 7.414  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 6.461  ; 6.461  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 8.674  ; 8.674  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 9.039  ; 9.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 7.419  ; 7.419  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 7.683  ; 7.683  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 10.674 ; 10.674 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 6.156  ; 6.156  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 9.125  ; 9.125  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 6.236  ; 6.236  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 6.236  ; 6.236  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.174  ; 6.174  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 5.837  ; 5.837  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139  ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; 1.139  ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 5.713  ; 5.713  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 5.260  ; 5.260  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 5.655  ; 5.655  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 5.237  ; 5.237  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 5.713  ; 5.713  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 5.655  ; 5.655  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 5.291  ; 5.291  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 5.687  ; 5.687  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 5.712  ; 5.712  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134  ; 3.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117  ; 3.117  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134  ; 3.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142  ; 3.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119  ; 3.119  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128  ; 3.128  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159  ; 3.159  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148  ; 3.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.172  ; 3.172  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.135  ; 3.135  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167  ; 3.167  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.135  ; 3.135  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.125  ; 3.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150  ; 3.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129  ; 3.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160  ; 3.160  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153  ; 3.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153  ; 3.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162  ; 3.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.135  ; 3.135  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157  ; 3.157  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.162  ; 3.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171  ; 3.171  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.153  ; 3.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161  ; 3.161  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.172  ; 3.172  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168  ; 3.168  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.162  ; 3.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157  ; 3.157  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159  ; 3.159  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 8.516  ; 8.516  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 8.516  ; 8.516  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 9.616  ; 9.616  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.880  ; 5.880  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 6.706  ; 6.706  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.818  ; 7.818  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.551  ; 7.551  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.185  ; 7.185  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.159  ; 7.159  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 7.629  ; 7.629  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 9.176  ; 9.176  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 7.449  ; 7.449  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 8.190  ; 8.190  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.880  ; 5.880  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 8.509  ; 8.509  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 7.414  ; 7.414  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 6.461  ; 6.461  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 8.674  ; 8.674  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 9.039  ; 9.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 7.419  ; 7.419  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 7.683  ; 7.683  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 10.224 ; 10.224 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 6.156  ; 6.156  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 9.125  ; 9.125  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 5.837  ; 5.837  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 6.236  ; 6.236  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.174  ; 6.174  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 5.837  ; 5.837  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139  ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; 1.139  ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 5.237  ; 5.237  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 5.260  ; 5.260  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 5.655  ; 5.655  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 5.237  ; 5.237  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 5.713  ; 5.713  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 5.655  ; 5.655  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 5.291  ; 5.291  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 5.687  ; 5.687  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 5.712  ; 5.712  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.117  ; 3.117  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134  ; 3.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117  ; 3.117  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134  ; 3.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142  ; 3.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119  ; 3.119  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128  ; 3.128  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159  ; 3.159  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148  ; 3.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.099  ; 3.099  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.109  ; 3.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.141  ; 3.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.126  ; 3.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.109  ; 3.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.099  ; 3.099  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.124  ; 3.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.103  ; 3.103  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.137  ; 3.137  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.106  ; 3.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.137  ; 3.137  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.134  ; 3.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.127  ; 3.127  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.127  ; 3.127  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.136  ; 3.136  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.109  ; 3.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.131  ; 3.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.106  ; 3.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.126  ; 3.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.126  ; 3.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.126  ; 3.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.136  ; 3.136  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.117  ; 3.117  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.145  ; 3.145  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.127  ; 3.127  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.135  ; 3.135  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.146  ; 3.146  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.142  ; 3.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.136  ; 3.136  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.106  ; 3.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.106  ; 3.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.126  ; 3.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.130  ; 3.130  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157  ; 3.157  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159  ; 3.159  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 8.134 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 8.174 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 8.563 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 8.553 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 8.164 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 8.134 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 8.553 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 8.597 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 8.597 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 9.021 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 9.057 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 9.057 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 9.005 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 9.052 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 9.052 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 8.579 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 8.606 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 8.134 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 8.174 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 8.563 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 8.553 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 8.164 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 8.134 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 8.553 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 8.597 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 8.597 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 9.021 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 9.057 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 9.057 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 9.005 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 9.052 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 9.052 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 8.579 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 8.606 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 8.134     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 8.174     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 8.563     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 8.553     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 8.164     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 8.134     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 8.553     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 8.597     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 8.597     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 9.021     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 9.057     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 9.057     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 9.005     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 9.052     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 9.052     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 8.579     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 8.606     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 8.134     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 8.174     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 8.563     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 8.553     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 8.164     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 8.134     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 8.553     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 8.597     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 8.597     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 9.021     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 9.057     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 9.057     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 9.005     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 9.052     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 9.052     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 8.579     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 8.606     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.931 ; -3063.248     ;
; altpll_0|sd1|pll|clk[0] ; 3.505  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.524  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.215 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -0.147 ; -16.927       ;
; altpll_0|sd1|pll|clk[0] ; 3.521  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.746  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[2] ; 0.580 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.885 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 1.597 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.225 ; -4335.354     ;
; altpll_0|sd1|pll|clk[0] ; 1.708  ; 0.000         ;
; clock1                  ; 2.708  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 3.189  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.778 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.931 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.709      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.680      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.677      ;
; -1.879 ; nios_sys_dma:dma|control[0]                                                                                                           ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.005      ; 3.721      ;
; -1.878 ; nios_sys_dma:dma|control[0]                                                                                                           ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.005      ; 3.720      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.853 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.619      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.838 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.615      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.808 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a6~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[6]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.577      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_we_reg        ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.798 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|D_iw[23]                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 3.579      ;
; -1.789 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.554      ;
; -1.789 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.554      ;
; -1.789 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.554      ;
; -1.789 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.554      ;
; -1.789 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.554      ;
; -1.789 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.554      ;
; -1.789 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.554      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.505 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.941      ;
; 3.505 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.941      ;
; 3.505 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.941      ;
; 3.509 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.937      ;
; 3.509 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.937      ;
; 3.509 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.937      ;
; 3.514 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.933      ;
; 3.514 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.933      ;
; 3.514 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.933      ;
; 3.514 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.933      ;
; 3.518 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|address_reg[2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.929      ;
; 3.518 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.929      ;
; 3.518 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.929      ;
; 3.518 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.929      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.524 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.922      ;
; 3.527 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.920      ;
; 3.527 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.920      ;
; 3.527 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.920      ;
; 3.527 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.920      ;
; 3.527 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.920      ;
; 3.527 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.920      ;
; 3.527 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.920      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.537 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.909      ;
; 3.540 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.907      ;
; 3.540 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.907      ;
; 3.540 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.907      ;
; 3.540 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.907      ;
; 3.540 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.907      ;
; 3.540 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.907      ;
; 3.540 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.907      ;
; 3.550 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.899      ;
; 3.550 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.899      ;
; 3.553 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.894      ;
; 3.553 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.894      ;
; 3.553 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.894      ;
; 3.562 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|address_reg[2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.886      ;
; 3.562 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.886      ;
; 3.562 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.886      ;
; 3.562 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.886      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.884      ;
; 3.563 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.886      ;
; 3.563 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.886      ;
; 3.566 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.882      ;
; 3.566 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.882      ;
; 3.566 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.882      ;
; 3.566 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.882      ;
; 3.566 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.882      ;
; 3.566 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.882      ;
; 3.566 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.882      ;
; 3.574 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.876      ;
; 3.574 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.876      ;
; 3.584 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.862      ;
; 3.584 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.862      ;
; 3.584 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.862      ;
; 3.593 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|address_reg[2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.854      ;
; 3.593 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.854      ;
; 3.593 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.854      ;
; 3.593 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.854      ;
; 3.596 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.851      ;
; 3.596 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.851      ;
; 3.596 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.851      ;
; 3.596 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.851      ;
; 3.596 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.851      ;
; 3.596 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.851      ;
; 3.605 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.605 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.605 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.605 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.605 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|address_reg[2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.605 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.605 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.605 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.843      ;
; 3.609 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.837      ;
; 3.609 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.837      ;
; 3.609 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.837      ;
; 3.609 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.837      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.524 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.904      ;
; 7.537 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.891      ;
; 7.537 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.891      ;
; 7.538 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.890      ;
; 7.539 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.889      ;
; 7.539 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.889      ;
; 7.543 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.904      ;
; 7.543 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.904      ;
; 7.543 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.904      ;
; 7.543 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.904      ;
; 7.545 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.902      ;
; 7.545 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.902      ;
; 7.545 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.902      ;
; 7.545 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.902      ;
; 7.548 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.886      ;
; 7.550 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.878      ;
; 7.551 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.877      ;
; 7.552 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 2.877      ;
; 7.552 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.876      ;
; 7.552 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.876      ;
; 7.554 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.880      ;
; 7.554 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.893      ;
; 7.554 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.893      ;
; 7.554 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.893      ;
; 7.554 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.893      ;
; 7.556 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.891      ;
; 7.556 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.891      ;
; 7.556 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.891      ;
; 7.556 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.891      ;
; 7.561 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.889      ;
; 7.561 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[3]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.889      ;
; 7.561 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.889      ;
; 7.561 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.889      ;
; 7.561 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.889      ;
; 7.561 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.873      ;
; 7.562 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.888      ;
; 7.562 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.888      ;
; 7.562 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.888      ;
; 7.562 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.888      ;
; 7.564 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.888      ;
; 7.564 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|T[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.888      ;
; 7.564 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.888      ;
; 7.565 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.019     ; 2.864      ;
; 7.567 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.867      ;
; 7.568 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.889      ;
; 7.572 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] ; distancecore:distancecore_3|CustomReader:c_0|Address1xD[9]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.861      ;
; 7.572 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.878      ;
; 7.572 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[3]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.878      ;
; 7.572 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.878      ;
; 7.572 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.878      ;
; 7.572 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.878      ;
; 7.573 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.877      ;
; 7.573 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.877      ;
; 7.573 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.877      ;
; 7.573 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.877      ;
; 7.574 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[3]          ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.860      ;
; 7.575 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.853      ;
; 7.577 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.875      ;
; 7.577 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|T[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.875      ;
; 7.577 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.875      ;
; 7.578 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.873      ;
; 7.578 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.873      ;
; 7.578 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.873      ;
; 7.579 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_1|CustomReader:c_0|address1[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 2.852      ;
; 7.579 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.878      ;
; 7.581 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.869      ;
; 7.581 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|Q[3]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.869      ;
; 7.581 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]          ; distancecore:distancecore_0|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.869      ;
; 7.585 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|address1[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.848      ;
; 7.587 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[3]          ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.847      ;
; 7.588 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.847      ;
; 7.588 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|T[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.847      ;
; 7.588 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|T[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.847      ;
; 7.588 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.840      ;
; 7.588 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[3]          ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.846      ;
; 7.589 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.839      ;
; 7.589 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[3]          ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.845      ;
; 7.589 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[3]          ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 2.845      ;
; 7.590 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.838      ;
; 7.590 ; NDimReg:ndimreg|NDim0[2]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.838      ;
; 7.591 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.860      ;
; 7.591 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.860      ;
; 7.591 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_3|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.860      ;
; 7.591 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_1|CustomReader:c_0|address1[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.842      ;
; 7.592 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[4]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.836      ;
; 7.592 ; NDimReg:ndimreg|NDim0[0]                                            ; distancecore:distancecore_1|CustomReader:c_0|address1[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 2.839      ;
; 7.592 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.858      ;
; 7.592 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|Q[3]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.858      ;
; 7.592 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_0|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.858      ;
; 7.593 ; NDimReg:ndimreg|NDim0[3]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.835      ;
; 7.594 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.834      ;
; 7.594 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_1|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.841      ;
; 7.594 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_1|CustomReader:c_0|T[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.841      ;
; 7.594 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13]          ; distancecore:distancecore_1|CustomReader:c_0|T[2]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.013     ; 2.841      ;
; 7.595 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|T[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 2.836      ;
; 7.595 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|T[3]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 2.836      ;
; 7.595 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|T[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 2.836      ;
; 7.595 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 2.836      ;
; 7.595 ; NDimReg:ndimreg|NDim0[1]                                            ; distancecore:distancecore_3|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.856      ;
; 7.597 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12]          ; distancecore:distancecore_1|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.829      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                       ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                   ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                             ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                           ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                            ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                       ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[2]                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|readdata[2]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                 ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.255 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.271 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                     ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.423      ;
; 0.296 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.301 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.453      ;
; 0.304 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.456      ;
; 0.313 ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.466      ;
; 0.315 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.467      ;
; 0.318 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.470      ;
; 0.324 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                        ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.478      ;
; 0.326 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.479      ;
; 0.329 ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.336 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.488      ;
; 0.346 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.498      ;
; 0.355 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                            ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                           ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                        ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.512      ;
; 0.360 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[12]                                                                                                            ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                            ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.513      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_055|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_055|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_cmd_xbar_mux_027:cmd_xbar_mux_029|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_027:cmd_xbar_mux_029|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                    ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[3]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[3]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[26]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[26]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[2]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[2]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[25]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[25]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[1]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[1]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[0]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[0]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[8]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[8]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[24]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[24]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                     ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                    ; altera_avalon_sc_fifo:cache_2_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]      ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]      ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_035|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_2_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; EndTSetReg:endtsetreg_2|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState                                         ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState                                      ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState                                         ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                                                  ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[0]                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                                                  ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[2]                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                                                  ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamAddrxD[3]                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[2]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[5]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[6]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[15]                                                            ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[15]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_036|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FullReg:fullreg_2|FullxD                                                                                              ; FullReg:fullreg_2|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_2|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|request                                                                  ; distancecore:distancecore_2|CustomReader:c_0|request                                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:distancecore_2_avalon_master_1_translator|read_accepted                               ; altera_merlin_master_translator:distancecore_2_avalon_master_1_translator|read_accepted                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_054|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:distancecore_2_avalon_master_translator|read_accepted                                 ; altera_merlin_master_translator:distancecore_2_avalon_master_translator|read_accepted                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[9]                                                             ; distancecore:distancecore_2|CustomReader:c_0|NDimCount[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; distancecore:distancecore_2|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[10]                                                             ; distancecore:distancecore_2|CustomReader:c_0|address1[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[9]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[8]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[7]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[6]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[5]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[4]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[3]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_2|CustomReader:c_0|address1[2]                                                              ; distancecore:distancecore_2|CustomReader:c_0|address1[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[1]                             ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[1]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[0]                             ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.849      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.849      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.839      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.847      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.839      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.847      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.840      ;
; -0.147 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.841      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.843      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.838      ;
; -0.146 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.838      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.853      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.853      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.843      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.851      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.837      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.843      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.837      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.837      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.851      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.837      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.845      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.846      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.843      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.853      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.844      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.853      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.145 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.850      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.846      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.845      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 1.834      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.842      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.842      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.841      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.846      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.845      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.847      ;
; -0.144 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.842      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.841      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.841      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.841      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[26]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.848      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_25 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.845      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.841      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.850      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.844      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.844      ;
; -0.143 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.835      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[15]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.845      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.849      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 1.838      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.835      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 1.825      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.833      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.084     ; 1.825      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[4]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[3]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.833      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.083     ; 1.826      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.845      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[0]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.082     ; 1.827      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[24]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.849      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 1.837      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 1.838      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.846      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.850      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.846      ;
; -0.142 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 1.837      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.521 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.925      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.908      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.908      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.908      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.908      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.908      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.908      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.537 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.906      ;
; 3.539 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.891      ;
; 3.539 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.891      ;
; 3.539 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.891      ;
; 3.539 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.891      ;
; 3.540 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.902      ;
; 3.540 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.902      ;
; 3.540 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.902      ;
; 3.541 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.902      ;
; 3.541 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.902      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.745      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.745      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.745      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.745      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.745      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.745      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.745      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[13]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[13]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 1.747      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.748      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.746 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.708      ;
; 7.746 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.708      ;
; 7.750 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL                                                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.704      ;
; 7.750 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.704      ;
; 7.750 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITRESET                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.704      ;
; 7.750 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|EndTSetOut                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.704      ;
; 7.751 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|Address1xD[7]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.682      ;
; 7.753 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.696      ;
; 7.753 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[3]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.696      ;
; 7.753 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[3]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.686      ;
; 7.754 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[6]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.694      ;
; 7.754 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[2]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.692      ;
; 7.754 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[10]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.694      ;
; 7.754 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[13]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.694      ;
; 7.754 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[14]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.694      ;
; 7.754 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|NTrCount[15]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.694      ;
; 7.755 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.699      ;
; 7.759 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|read1                                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.690      ;
; 7.759 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|read                                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.690      ;
; 7.761 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[0]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.688      ;
; 7.761 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|CustomReader:c_0|AddressxD[1]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.688      ;
; 7.767 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[8]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.671      ;
; 7.767 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[9]                                                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.671      ;
; 7.767 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[10]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.671      ;
; 7.767 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[11]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.671      ;
; 7.767 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|CustomReader:c_0|NTrCount[13]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 2.671      ;
; 7.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.642      ;
; 7.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.642      ;
; 7.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.642      ;
; 7.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_042|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.642      ;
; 7.787 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|waitrequest_reset_override                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.658      ;
; 7.787 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.658      ;
; 7.787 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.658      ;
; 7.787 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.658      ;
; 7.787 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_2_avalon_slave_0_translator|read_latency_shift_reg[0]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.658      ;
; 7.787 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:ntrreg_2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.658      ;
; 7.787 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.651      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.651      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.652      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.652      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|wait_latency_counter[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ntrreg_1_avalon_slave_0_translator|read_latency_shift_reg[0]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:ntrreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.790 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.658      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.657      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.657      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.657      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.657      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.657      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.657      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.659      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.659      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.659      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.659      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.659      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.659      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.659      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.655      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.655      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.655      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.655      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.655      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_046|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.648      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_046|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.648      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.635      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.635      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.642      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.642      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 2.635      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_053|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.015     ; 2.642      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.657      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.649      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 2.652      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 2.652      ;
; 7.791 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:emptyreg_3_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 2.652      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.659      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[1]                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.659      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.659      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:fullreg_2_avalon_slave_0_translator|wait_latency_counter[0]                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.659      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.650      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_048|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.650      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_043|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.650      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_050|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.649      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|read_accepted                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.649      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_050|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.649      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_051|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.649      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_051|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.649      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.647      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.647      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.647      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.647      ;
; 7.792 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_045|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.647      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.580 ; nios_sys_dma:dma|reset_n_OTERM3 ; nios_sys_dma:dma|dma_ctl_readdata[7]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.732      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[16]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[17]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[19]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[20]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[21]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[22]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[23]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.772 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[31]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 0.926      ;
; 0.779 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[18]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.932      ;
; 0.779 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[24]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.932      ;
; 0.779 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[25]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 0.932      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.061      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[23]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.061      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[26]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.061      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[27]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.061      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[28]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.061      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[30]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.007     ; 1.061      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[0]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[10]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[16]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[17]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[19]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[20]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[22]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.918 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[21]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.064      ;
; 0.922 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[19]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.075      ;
; 0.922 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[28]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.075      ;
; 0.923 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 1.073      ;
; 0.923 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[0]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 1.073      ;
; 0.923 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|len                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 1.073      ;
; 0.923 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[4]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.002     ; 1.073      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[22]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.012     ; 1.064      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[21]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.012     ; 1.064      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[14]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.012     ; 1.064      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[13]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.012     ; 1.064      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[9]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.012     ; 1.064      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[29]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.012     ; 1.064      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[10]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.924 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[9]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[3]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.083      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.083      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.002      ; 1.083      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.091      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[28]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.091      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[26]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.091      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 1.078      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[23]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 1.078      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[7]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 1.078      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[15]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 1.078      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[21]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[20]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[23]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[24]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[17]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[19]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[18]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[15]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[22]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[16]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[14]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.090      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.094      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.088      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.088      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length_eq_0                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.090      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.090      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.090      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.094      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[1]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.094      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[30]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.094      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.094      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[3]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 1.094      ;
; 0.935 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[5]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.088      ;
; 0.935 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[4]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.088      ;
; 0.935 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[17]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.088      ;
; 0.935 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.088      ;
; 0.935 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[25]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.088      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[29]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[0]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[1]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[2]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[3]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[7]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[8]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[9]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.936 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[10]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 1.084      ;
; 0.946 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[0]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.104      ;
; 0.950 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.107      ;
; 0.950 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.107      ;
; 0.950 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.107      ;
; 0.950 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[4]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.107      ;
; 0.950 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[5]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.107      ;
; 0.950 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[6]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.107      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.885 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[3]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.037      ;
; 0.885 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[2]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.037      ;
; 1.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.197      ;
; 1.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.197      ;
; 1.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.197      ;
; 1.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.197      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.124 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.270      ;
; 1.128 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.275      ;
; 1.128 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.275      ;
; 1.128 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.275      ;
; 1.128 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.275      ;
; 1.128 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.275      ;
; 1.128 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.StoreDistState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.275      ;
; 1.162 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.305      ;
; 1.162 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.305      ;
; 1.162 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.305      ;
; 1.162 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.305      ;
; 1.162 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.305      ;
; 1.162 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.305      ;
; 1.169 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.312      ;
; 1.169 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.312      ;
; 1.169 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.312      ;
; 1.169 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.312      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.224 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.380      ;
; 1.251 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.398      ;
; 1.251 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.398      ;
; 1.251 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.398      ;
; 1.251 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.398      ;
; 1.251 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.398      ;
; 1.251 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterEn                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.398      ;
; 1.254 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.401      ;
; 1.254 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[1]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.401      ;
; 1.254 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.401      ;
; 1.254 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.401      ;
; 1.254 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.401      ;
; 1.294 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 1.294 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 1.294 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 1.294 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 1.294 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 1.294 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 1.294 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.443      ;
; 1.301 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.439      ;
; 1.301 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.439      ;
; 1.301 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.439      ;
; 1.301 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.439      ;
; 1.301 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.439      ;
; 1.301 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.439      ;
; 1.302 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.456      ;
; 1.302 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_3|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.456      ;
; 1.302 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_1|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.456      ;
; 1.302 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                                                           ; distancecore:distancecore_2|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.456      ;
; 1.310 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.463      ;
; 1.310 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.463      ;
; 1.310 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.463      ;
; 1.310 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.463      ;
; 1.332 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.489      ;
; 1.332 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[3]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.489      ;
; 1.332 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.489      ;
; 1.332 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.489      ;
; 1.332 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[2]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.489      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.378 ; distancecore:distancecore_3|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_3|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.535      ;
; 1.381 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.528      ;
; 1.381 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.528      ;
; 1.381 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[1]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.528      ;
; 1.381 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[0]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.528      ;
; 1.381 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.528      ;
; 1.395 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|EndClass                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.023     ; 1.524      ;
; 1.399 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.547      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[12]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[11]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[9]                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[8]                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.747      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[5]                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[4]                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[4]                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.738      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[3]                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.745      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[3]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.746      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[3]                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.738      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[2]                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[2]                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.749      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.738      ;
; 1.597 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.739      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
; 3.036 ; 5.416        ; 2.380          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_2|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_3|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 39.286 ; 41.666       ; 2.380          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.566 ; 4.566 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 4.552 ; 4.552 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 4.382 ; 4.382 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 4.413 ; 4.413 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 4.383 ; 4.383 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 4.347 ; 4.347 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 4.550 ; 4.550 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 4.366 ; 4.366 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 4.566 ; 4.566 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.107 ; 4.107 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.092 ; 4.092 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.114 ; 4.114 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.113 ; 4.113 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.360 ; 4.360 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.157 ; 4.157 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.396 ; 4.396 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.358 ; 4.358 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 4.480 ; 4.480 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 4.533 ; 4.533 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.071 ; 1.071 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.034 ; 1.034 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.027 ; 1.027 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.058 ; 1.058 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.061 ; 1.061 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.036 ; 1.036 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.057 ; 1.057 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.069 ; 1.069 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.061 ; 1.061 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.972 ; -3.972 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -4.432 ; -4.432 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -4.262 ; -4.262 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -4.293 ; -4.293 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -4.263 ; -4.263 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -4.227 ; -4.227 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -4.430 ; -4.430 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -4.246 ; -4.246 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -4.446 ; -4.446 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.987 ; -3.987 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.972 ; -3.972 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.994 ; -3.994 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.993 ; -3.993 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -4.240 ; -4.240 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -4.037 ; -4.037 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -4.276 ; -4.276 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -4.238 ; -4.238 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -4.214 ; -4.214 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -4.249 ; -4.249 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.933 ; -0.933 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.935 ; -0.935 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 3.469  ; 3.469  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 2.915  ; 2.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 3.469  ; 3.469  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 3.173  ; 3.173  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.481  ; 2.481  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.750  ; 2.750  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 2.711  ; 2.711  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.614  ; 2.614  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.581  ; 2.581  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.858  ; 2.858  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 3.173  ; 3.173  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.620  ; 2.620  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 2.814  ; 2.814  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 2.180  ; 2.180  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 2.842  ; 2.842  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 2.584  ; 2.584  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 2.320  ; 2.320  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 2.939  ; 2.939  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 3.039  ; 3.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 2.603  ; 2.603  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 2.794  ; 2.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 3.511  ; 3.511  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 2.228  ; 2.228  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 3.173  ; 3.173  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.241  ; 2.241  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.241  ; 2.241  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.217  ; 2.217  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.117  ; 2.117  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.029  ; 2.029  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 1.869  ; 1.869  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 1.991  ; 1.991  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.026  ; 2.026  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 1.999  ; 1.999  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 1.897  ; 1.897  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.000  ; 2.000  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.029  ; 2.029  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.163  ; 1.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.158  ; 1.158  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.121  ; 1.121  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.151  ; 1.151  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.163  ; 1.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.160  ; 1.160  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 2.915  ; 2.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 2.915  ; 2.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 3.469  ; 3.469  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 2.180  ; 2.180  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.481  ; 2.481  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.750  ; 2.750  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 2.711  ; 2.711  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.614  ; 2.614  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.581  ; 2.581  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.858  ; 2.858  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 3.173  ; 3.173  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.620  ; 2.620  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 2.814  ; 2.814  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 2.180  ; 2.180  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 2.842  ; 2.842  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 2.584  ; 2.584  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 2.320  ; 2.320  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 2.939  ; 2.939  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 3.039  ; 3.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 2.603  ; 2.603  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 2.794  ; 2.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 3.378  ; 3.378  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 2.228  ; 2.228  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 3.173  ; 3.173  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.117  ; 2.117  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.241  ; 2.241  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.217  ; 2.217  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.117  ; 2.117  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 1.869  ; 1.869  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 1.991  ; 1.991  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.026  ; 2.026  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 1.999  ; 1.999  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 1.897  ; 1.897  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.000  ; 2.000  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.029  ; 2.029  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 2.802 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.842 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.957 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 2.947 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.832 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.802 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.947 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 2.979 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.979 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 3.115 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 3.150 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 3.150 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 3.101 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 3.145 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 3.145 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 2.960 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 2.987 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 2.802 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.842 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.957 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 2.947 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.832 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.802 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.947 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 2.979 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.979 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 3.115 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 3.150 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 3.150 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 3.101 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 3.145 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 3.145 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 2.960 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 2.987 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 2.802     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.842     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.957     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 2.947     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.832     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.802     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.947     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 2.979     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.979     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 3.115     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 3.150     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 3.150     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 3.101     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 3.145     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 3.145     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 2.960     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 2.987     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 2.802     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.842     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.957     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 2.947     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.832     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.802     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.947     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 2.979     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.979     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 3.115     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 3.150     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 3.150     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 3.101     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 3.145     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 3.145     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 2.960     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 2.987     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Clock                    ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack         ; -9.117     ; 0.215 ; -1.704    ; 0.580   ; -2.165              ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 97.223              ;
;  altpll_0|sd1|pll|clk[0] ; -0.378     ; 0.215 ; 1.839     ; 1.597   ; 1.466               ;
;  altpll_0|sd1|pll|clk[2] ; -9.117     ; 0.215 ; -1.704    ; 0.580   ; -2.165              ;
;  altpll_1|sd1|pll|clk[0] ; 1.102      ; 0.215 ; 4.242     ; 0.885   ; 2.439               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 20.833              ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 2.475               ;
; Design-wide TNS          ; -19942.232 ; 0.0   ; -3219.696 ; 0.0     ; -8646.962           ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  altpll_0|sd1|pll|clk[0] ; -7.267     ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  altpll_0|sd1|pll|clk[2] ; -19934.965 ; 0.000 ; -3219.696 ; 0.000   ; -8646.962           ;
;  altpll_1|sd1|pll|clk[0] ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
+--------------------------+------------+-------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 9.159 ; 9.159 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 9.103 ; 9.103 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 8.624 ; 8.624 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 8.704 ; 8.704 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 8.596 ; 8.596 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 8.584 ; 8.584 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 9.159 ; 9.159 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 8.604 ; 8.604 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 9.121 ; 9.121 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 7.911 ; 7.911 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 7.920 ; 7.920 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 7.959 ; 7.959 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 7.976 ; 7.976 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 8.628 ; 8.628 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 8.033 ; 8.033 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 8.666 ; 8.666 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 8.571 ; 8.571 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 9.197 ; 9.197 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 9.375 ; 9.375 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.396 ; 1.396 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.398 ; 1.398 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.408 ; 1.408 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.425 ; 1.425 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.972 ; -3.972 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -4.432 ; -4.432 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -4.262 ; -4.262 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -4.293 ; -4.293 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -4.263 ; -4.263 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -4.227 ; -4.227 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -4.430 ; -4.430 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -4.246 ; -4.246 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -4.446 ; -4.446 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.987 ; -3.987 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.972 ; -3.972 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.994 ; -3.994 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.993 ; -3.993 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -4.240 ; -4.240 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -4.037 ; -4.037 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -4.276 ; -4.276 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -4.238 ; -4.238 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -4.214 ; -4.214 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -4.249 ; -4.249 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.933 ; -0.933 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.935 ; -0.935 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 9.616  ; 9.616  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 8.516  ; 8.516  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 9.616  ; 9.616  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 9.176  ; 9.176  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 6.706  ; 6.706  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.818  ; 7.818  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.551  ; 7.551  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.185  ; 7.185  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.159  ; 7.159  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 7.629  ; 7.629  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 9.176  ; 9.176  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 7.449  ; 7.449  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 8.190  ; 8.190  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.880  ; 5.880  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 8.509  ; 8.509  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 7.414  ; 7.414  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 6.461  ; 6.461  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 8.674  ; 8.674  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 9.039  ; 9.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 7.419  ; 7.419  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 7.683  ; 7.683  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 10.674 ; 10.674 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 6.156  ; 6.156  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 9.125  ; 9.125  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 6.236  ; 6.236  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 6.236  ; 6.236  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.174  ; 6.174  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 5.837  ; 5.837  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139  ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; 1.139  ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 5.713  ; 5.713  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 5.260  ; 5.260  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 5.655  ; 5.655  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 5.237  ; 5.237  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 5.713  ; 5.713  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 5.655  ; 5.655  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 5.291  ; 5.291  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 5.687  ; 5.687  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 5.712  ; 5.712  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134  ; 3.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117  ; 3.117  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134  ; 3.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142  ; 3.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119  ; 3.119  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128  ; 3.128  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159  ; 3.159  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148  ; 3.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.172  ; 3.172  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.135  ; 3.135  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167  ; 3.167  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.135  ; 3.135  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.125  ; 3.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150  ; 3.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129  ; 3.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163  ; 3.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160  ; 3.160  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153  ; 3.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153  ; 3.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162  ; 3.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.135  ; 3.135  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157  ; 3.157  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.162  ; 3.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171  ; 3.171  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.153  ; 3.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161  ; 3.161  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.172  ; 3.172  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168  ; 3.168  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.162  ; 3.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152  ; 3.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.156  ; 3.156  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132  ; 3.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157  ; 3.157  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.143  ; 3.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159  ; 3.159  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169  ; 3.169  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 2.915  ; 2.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 2.915  ; 2.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 3.469  ; 3.469  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 2.180  ; 2.180  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.481  ; 2.481  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.750  ; 2.750  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 2.711  ; 2.711  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.614  ; 2.614  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.581  ; 2.581  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.858  ; 2.858  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 3.173  ; 3.173  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.620  ; 2.620  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 2.814  ; 2.814  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 2.180  ; 2.180  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 2.842  ; 2.842  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 2.584  ; 2.584  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 2.320  ; 2.320  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 2.939  ; 2.939  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 3.039  ; 3.039  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 2.603  ; 2.603  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 2.794  ; 2.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 3.378  ; 3.378  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 2.228  ; 2.228  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 3.173  ; 3.173  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.117  ; 2.117  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.241  ; 2.241  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.217  ; 2.217  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.117  ; 2.117  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 1.869  ; 1.869  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 1.991  ; 1.991  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 1.860  ; 1.860  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.026  ; 2.026  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 1.999  ; 1.999  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 1.897  ; 1.897  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.000  ; 2.000  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.029  ; 2.029  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3740     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 357156   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 197      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 495      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 112761   ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3740     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 357156   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 197      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 495      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 112761   ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 251      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 2630     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 1799     ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 251      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 2630     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 1799     ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 88    ; 88   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Jul 10 21:56:39 2014
Info: Command: quartus_sta knn_acc -c aca_nios_intro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'aca_nios_intro.sdc'
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_1_clk_in_clk clk_1_clk_in_clk
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[0]} {altpll_0|sd1|pll|clk[0]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[1]} {altpll_0|sd1|pll|clk[1]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[2]} {altpll_0|sd1|pll|clk[2]}
    Info (332110): create_generated_clock -source {altpll_1|sd1|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {altpll_1|sd1|pll|clk[0]} {altpll_1|sd1|pll|clk[0]}
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.117    -19934.965 altpll_0|sd1|pll|clk[2] 
    Info (332119):    -0.378        -7.267 altpll_0|sd1|pll|clk[0] 
    Info (332119):     1.102         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.499         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.704
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.704     -3219.696 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.839         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     4.242         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.328         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     2.372         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     2.827         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.165     -8646.962 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.466         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.439         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     2.475         0.000 clock1 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.931
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.931     -3063.248 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.505         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.524         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.215         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -0.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.147       -16.927 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.521         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.746         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.580         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.885         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     1.597         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.225     -4335.354 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.708         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.708         0.000 clock1 
    Info (332119):     3.189         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Thu Jul 10 21:56:45 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


