#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc0be500260 .scope module, "TB3" "TB3" 2 1;
 .timescale 0 0;
v0x7fc0be41cb40_0 .var "CLK", 0 0;
v0x7fc0be41cbe0_0 .net "Out", 3 0, v0x7fc0be41c760_0;  1 drivers
v0x7fc0be41cc90_0 .var "X", 0 0;
v0x7fc0be41cd60_0 .var "reset", 0 0;
S_0x7fc0be406970 .scope module, "uP3" "SeqCircuit" 2 6, 3 1 0, S_0x7fc0be500260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "X"
    .port_info 3 /OUTPUT 4 "Out"
P_0x7fc0be403120 .param/l "S0" 0 3 6, C4<00>;
P_0x7fc0be403160 .param/l "S1" 0 3 6, C4<01>;
P_0x7fc0be4031a0 .param/l "S2" 0 3 6, C4<10>;
P_0x7fc0be4031e0 .param/l "S3" 0 3 6, C4<11>;
v0x7fc0be4041f0_0 .net "CLK", 0 0, v0x7fc0be41cb40_0;  1 drivers
v0x7fc0be41c760_0 .var "Out", 3 0;
v0x7fc0be41c810_0 .net "X", 0 0, v0x7fc0be41cc90_0;  1 drivers
v0x7fc0be41c8c0_0 .var "next_state", 1 0;
v0x7fc0be41c970_0 .net "reset", 0 0, v0x7fc0be41cd60_0;  1 drivers
v0x7fc0be41ca50_0 .var "state", 1 0;
E_0x7fc0be404090 .event edge, v0x7fc0be41ca50_0, v0x7fc0be41c810_0;
E_0x7fc0be403f90 .event posedge, v0x7fc0be41c970_0, v0x7fc0be4041f0_0;
    .scope S_0x7fc0be406970;
T_0 ;
    %wait E_0x7fc0be403f90;
    %load/vec4 v0x7fc0be41c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc0be41ca50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc0be41c8c0_0;
    %assign/vec4 v0x7fc0be41ca50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc0be406970;
T_1 ;
    %wait E_0x7fc0be404090;
    %load/vec4 v0x7fc0be41ca50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7fc0be41c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v0x7fc0be41c8c0_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fc0be41c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0x7fc0be41c8c0_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fc0be41c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0x7fc0be41c8c0_0, 0, 2;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7fc0be41c810_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v0x7fc0be41c8c0_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc0be406970;
T_2 ;
    %wait E_0x7fc0be404090;
    %load/vec4 v0x7fc0be41ca50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc0be41c760_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc0be41c760_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc0be41c760_0, 0, 4;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc0be41c760_0, 0, 4;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc0be500260;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cb40_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7fc0be41cb40_0;
    %nor/r;
    %store/vec4 v0x7fc0be41cb40_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0x7fc0be500260;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc0be41cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc0be41cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc0be41cc90_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fc0be500260;
T_5 ;
    %vpi_call 2 42 "$dumpfile", "TB3.dmp" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./TB3.v";
    "./SeqCircuit.v";
