

#ifndef CGEN1C1_H
#define CGEN1C1_H

      
/* ///////////////////////////////////////////////////////
 * This file has been generated by the KS32 code generation module
 * Creation time     : domingo, 15 de janeiro de 2023 19:11:36
 * Modification count: 1214
 * Database name     : C:\PROGRA~1\MBDS_V~1\MBRT\eBSG_EVO_BTMS\database\MasterDB.mdb
 * Baseline Version  : 8.27.01.01
 * CodeGen GenDate   : ter?a-feira, 13 de setembro de 2022 14:08:42
 * /////////////////////////////////////////////////////// */

   
#include "rtdef.h"

/* Begin ProcessImage */
    
         
            
typedef struct
{
   bool boIN_DigitalInputs_IN_DIG_02_000035;
   bool boIN_DigitalInputs_IN_DIG_10_000096;
   bool boIN_DigitalInputs_IN_DIG_17_000016;
   bool boIN_DigitalInputs_IN_DIG_26_000034;
   bool boIN_DigitalInputs_IN_DIG_35_000058;
   bool boIN_DigitalInputs_IN_DIG_36_000060;
   bool boIN_DigitalInputs_IN_DIG_40_000068;
} CGEN_tstINDIG_DevId562_C00_Data_InTsk0;

typedef struct
{
   uint16 u16IN_NVM_Parameter_ModelHoldMinTimeAfterPOR_002693;
} CGEN_tstNVMPAR_DevId581_C00_Data_InTsk0;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C00_Data_InTsk0 CGEN_stNVMPAR_DevId581_C00_Data_InTsk0;
} CGEN_tstNVMPAR_DevId581_C0_InTsk0;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_InTsk0 CGEN_stINDIG_DevId562_C00_Data_InTsk0;
} CGEN_tstINDIG_DevId562_C0_InTsk0;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C0_InTsk0 CGEN_stNVMPAR_DevId581_C0_InTsk0;
} CGEN_tstNVM_DevId579_C0_InTsk0;

typedef struct
{
   CGEN_tstINDIG_DevId562_C0_InTsk0 CGEN_stINDIG_DevId562_C0_InTsk0;
   CGEN_tstNVM_DevId579_C0_InTsk0 CGEN_stNVM_DevId579_C0_InTsk0;
} CGEN_tstInTsk0;

typedef struct
{
   bool boOUT_ModelControl_ModelHold_000001;
} CGEN_tstMTHD_DevId576_C00_Data_OutTsk0;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk0;

typedef struct
{
   CGEN_tstMTHD_DevId576_C00_Data_OutTsk0 CGEN_stMTHD_DevId576_C00_Data_OutTsk0;
} CGEN_tstMTHD_DevId576_C0_OutTsk0;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk0 CGEN_stRAMD_DevId583_C00_Data_OutTsk0;
} CGEN_tstRAMD_DevId583_C0_OutTsk0;

typedef struct
{
   CGEN_tstMTHD_DevId576_C0_OutTsk0 CGEN_stMTHD_DevId576_C0_OutTsk0;
   CGEN_tstRAMD_DevId583_C0_OutTsk0 CGEN_stRAMD_DevId583_C0_OutTsk0;
} CGEN_tstOutTsk0;

         
         
            
typedef struct
{
   uint16 u16IN_DEMDiagnosticEventManager_DeviceState_002238;
} CGEN_tstDEMD_DevId558_C00_Data_InTsk1;

typedef struct
{
   bool boIN_DM1_10_Filter_boFilter1_002234;
} CGEN_tstDTCF_DevId734_C20_Data_InTsk1;

typedef struct
{
   uint16 u16IN_PCAN_DM1_10_MessageState_002228;
   bool boIN_PCAN_DM1_10_AmberWarningLamp_002233;
   uint8 u8IN_PCAN_DM1_10_AmberWarningLampFlash_002232;
   bool boIN_PCAN_DM1_10_MalfunctionIndicatorLamp_002231;
   uint8 u8IN_PCAN_DM1_10_MalfunctionIndicatorLampFlash_002230;
   bool boIN_PCAN_DM1_10_ProtectLamp_002227;
   uint8 u8IN_PCAN_DM1_10_ProtectLampFlash_002226;
   bool boIN_PCAN_DM1_10_RedStopLamp_002225;
   uint8 u8IN_PCAN_DM1_10_RedStopLampFlash_002224;
} CGEN_tstDM1RX_DevId733_C20_Data_InTsk1;

typedef struct
{
   CGEN_tstDTCF_DevId734_C20_Data_InTsk1 CGEN_stDTCF_DevId734_C20_Data_InTsk1;
} CGEN_tstDTCF_DevId734_C2_InTsk1;

typedef struct
{
   CGEN_tstDTCF_DevId734_C2_InTsk1 CGEN_stDTCF_DevId734_C2_InTsk1;
   CGEN_tstDM1RX_DevId733_C20_Data_InTsk1 CGEN_stDM1RX_DevId733_C20_Data_InTsk1;
} CGEN_tstDM1RX_DevId733_C2_InTsk1;

typedef struct
{
   CGEN_tstDEMD_DevId558_C00_Data_InTsk1 CGEN_stDEMD_DevId558_C00_Data_InTsk1;
} CGEN_tstDEMD_DevId558_C0_InTsk1;

typedef struct
{
   CGEN_tstDM1RX_DevId733_C2_InTsk1 CGEN_stDM1RX_DevId733_C2_InTsk1;
} CGEN_tstCANCH_DevId650_C2_InTsk1;

typedef struct
{
   CGEN_tstDEMD_DevId558_C0_InTsk1 CGEN_stDEMD_DevId558_C0_InTsk1;
   CGEN_tstCANCH_DevId650_C2_InTsk1 CGEN_stCANCH_DevId650_C2_InTsk1;
} CGEN_tstInTsk1;

typedef struct
{
   uint8 u8OUT_DEMDiagnosticEventManager_DEMList_DTC_01_002237;
} CGEN_tstDEM_DevId559_C00_Data_OutTsk1;

typedef struct
{
   uint32 u32OUT_DEMDiagnosticEventManager_DateAndTime_002242;
   uint32 u32OUT_DEMDiagnosticEventManager_Distance_002243;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame1_002241;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame10_002270;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame2_002253;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame3_002254;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame4_002255;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame5_002256;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame6_002266;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame7_002267;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame8_002268;
   uint16 u16OUT_DEMDiagnosticEventManager_FreezeFrame9_002269;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition00_002239;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition01_002245;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition02_002246;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition03_002247;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition04_002248;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition05_002249;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition06_002250;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition07_002251;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition08_002252;
   bool boOUT_DEMDiagnosticEventManager_EnableCondition09_002244;
   bool boOUT_DEMDiagnosticEventManager_OperationCycle_002235;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition00_002240;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition01_002258;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition02_002259;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition03_002260;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition04_002261;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition05_002262;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition06_002263;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition07_002264;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition08_002265;
   bool boOUT_DEMDiagnosticEventManager_StorageCondition09_002257;
} CGEN_tstDEMD_DevId558_C00_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000501_MessageEnable_001327;
} CGEN_tstGWTCBD_DevId750_C01_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000502_MessageEnable_001328;
} CGEN_tstGWTCBD_DevId750_C02_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000503_MessageEnable_001329;
} CGEN_tstGWTCBD_DevId750_C03_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000504_MessageEnable_001330;
} CGEN_tstGWTCBD_DevId750_C04_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_00000FF1_MessageEnable_001331;
} CGEN_tstGWTCBD_DevId750_C05_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_18DA17F0_MessageEnable_001332;
} CGEN_tstGWTCBD_DevId750_C06_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_18DA17F1_MessageEnable_001333;
} CGEN_tstGWTCBD_DevId750_C07_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_GW_18DAE1F1_MessageEnable_001334;
} CGEN_tstGWTCBD_DevId750_C08_Data_OutTsk1;

typedef struct
{
   bool boOUT_DCAN_MessageForwardingEnable_001337;
} CGEN_tstCANCH_DevId660_C00_Data_OutTsk1;

typedef struct
{
   bool boOUT_ACAN_GW_18DAF1E1_MessageEnable_002357;
} CGEN_tstGWTCBD_DevId817_C10_Data_OutTsk1;

typedef struct
{
   bool boOUT_ACAN_MessageForwardingEnable_002356;
} CGEN_tstCANCH_DevId617_C10_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_DM1_10_MessageEnable_002229;
} CGEN_tstDM1RX_DevId733_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_GenericDM1TxMessage_DeviceEnable_002236;
} CGEN_tstDM1TXB_DevId735_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_GW_00000FF3_MessageEnable_001348;
} CGEN_tstGWTCBD_DevId818_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_PCAN_MessageForwardingEnable_001347;
} CGEN_tstCANCH_DevId650_C20_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_00000600_MessageEnable_001343;
} CGEN_tstGWTCBD_DevId744_C30_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_00000FF4_MessageEnable_001344;
} CGEN_tstGWTCBD_DevId744_C31_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_18DAF017_MessageEnable_001345;
} CGEN_tstGWTCBD_DevId744_C32_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_GW_18DAF117_MessageEnable_001346;
} CGEN_tstGWTCBD_DevId744_C33_Data_OutTsk1;

typedef struct
{
   bool boOUT_ICAN_MessageForwardingEnable_001342;
} CGEN_tstCANCH_DevId599_C30_Data_OutTsk1;

typedef struct
{
   bool boOUT_FMSCAN_GW_00000FF5_MessageEnable_001339;
} CGEN_tstGWTCBD_DevId729_C40_Data_OutTsk1;

typedef struct
{
   bool boOUT_FMSCAN_MessageForwardingEnable_001336;
} CGEN_tstCANCH_DevId640_C40_Data_OutTsk1;

typedef struct
{
   bool boOUT_DRCAN_GW_00000FF6_MessageEnable_001338;
} CGEN_tstGWTCBD_DevId711_C50_Data_OutTsk1;

typedef struct
{
   bool boOUT_DRCAN_MessageForwardingEnable_001335;
} CGEN_tstCANCH_DevId521_C50_Data_OutTsk1;

typedef struct
{
   bool boOUT_HCAN_GW_00000FF7_MessageEnable_001341;
} CGEN_tstGWTCBD_DevId720_C60_Data_OutTsk1;

typedef struct
{
   bool boOUT_HCAN_MessageForwardingEnable_001340;
} CGEN_tstCANCH_DevId630_C60_Data_OutTsk1;

typedef struct
{
   CGEN_tstDEM_DevId559_C00_Data_OutTsk1 CGEN_stDEM_DevId559_C00_Data_OutTsk1;
} CGEN_tstDEM_DevId559_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId750_C01_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C01_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C02_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C02_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C03_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C03_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C04_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C04_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C05_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C05_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C06_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C06_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C07_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C07_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId750_C08_Data_OutTsk1 CGEN_stGWTCBD_DevId750_C08_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId750_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId817_C10_Data_OutTsk1 CGEN_stGWTCBD_DevId817_C10_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId817_C1_OutTsk1;

typedef struct
{
   CGEN_tstDM1RX_DevId733_C20_Data_OutTsk1 CGEN_stDM1RX_DevId733_C20_Data_OutTsk1;
} CGEN_tstDM1RX_DevId733_C2_OutTsk1;

typedef struct
{
   CGEN_tstDM1TXB_DevId735_C20_Data_OutTsk1 CGEN_stDM1TXB_DevId735_C20_Data_OutTsk1;
} CGEN_tstDM1TXB_DevId735_C2_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId818_C20_Data_OutTsk1 CGEN_stGWTCBD_DevId818_C20_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId818_C2_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId744_C30_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C30_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId744_C31_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C31_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId744_C32_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C32_Data_OutTsk1;
   CGEN_tstGWTCBD_DevId744_C33_Data_OutTsk1 CGEN_stGWTCBD_DevId744_C33_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId744_C3_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId729_C40_Data_OutTsk1 CGEN_stGWTCBD_DevId729_C40_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId729_C4_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId711_C50_Data_OutTsk1 CGEN_stGWTCBD_DevId711_C50_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId711_C5_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId720_C60_Data_OutTsk1 CGEN_stGWTCBD_DevId720_C60_Data_OutTsk1;
} CGEN_tstGWTCBD_DevId720_C6_OutTsk1;

typedef struct
{
   CGEN_tstDEM_DevId559_C0_OutTsk1 CGEN_stDEM_DevId559_C0_OutTsk1;
   CGEN_tstDEMD_DevId558_C00_Data_OutTsk1 CGEN_stDEMD_DevId558_C00_Data_OutTsk1;
} CGEN_tstDEMD_DevId558_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId750_C0_OutTsk1 CGEN_stGWTCBD_DevId750_C0_OutTsk1;
   CGEN_tstCANCH_DevId660_C00_Data_OutTsk1 CGEN_stCANCH_DevId660_C00_Data_OutTsk1;
} CGEN_tstCANCH_DevId660_C0_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId817_C1_OutTsk1 CGEN_stGWTCBD_DevId817_C1_OutTsk1;
   CGEN_tstCANCH_DevId617_C10_Data_OutTsk1 CGEN_stCANCH_DevId617_C10_Data_OutTsk1;
} CGEN_tstCANCH_DevId617_C1_OutTsk1;

typedef struct
{
   CGEN_tstDM1RX_DevId733_C2_OutTsk1 CGEN_stDM1RX_DevId733_C2_OutTsk1;
   CGEN_tstDM1TXB_DevId735_C2_OutTsk1 CGEN_stDM1TXB_DevId735_C2_OutTsk1;
   CGEN_tstGWTCBD_DevId818_C2_OutTsk1 CGEN_stGWTCBD_DevId818_C2_OutTsk1;
   CGEN_tstCANCH_DevId650_C20_Data_OutTsk1 CGEN_stCANCH_DevId650_C20_Data_OutTsk1;
} CGEN_tstCANCH_DevId650_C2_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId744_C3_OutTsk1 CGEN_stGWTCBD_DevId744_C3_OutTsk1;
   CGEN_tstCANCH_DevId599_C30_Data_OutTsk1 CGEN_stCANCH_DevId599_C30_Data_OutTsk1;
} CGEN_tstCANCH_DevId599_C3_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId729_C4_OutTsk1 CGEN_stGWTCBD_DevId729_C4_OutTsk1;
   CGEN_tstCANCH_DevId640_C40_Data_OutTsk1 CGEN_stCANCH_DevId640_C40_Data_OutTsk1;
} CGEN_tstCANCH_DevId640_C4_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId711_C5_OutTsk1 CGEN_stGWTCBD_DevId711_C5_OutTsk1;
   CGEN_tstCANCH_DevId521_C50_Data_OutTsk1 CGEN_stCANCH_DevId521_C50_Data_OutTsk1;
} CGEN_tstCANCH_DevId521_C5_OutTsk1;

typedef struct
{
   CGEN_tstGWTCBD_DevId720_C6_OutTsk1 CGEN_stGWTCBD_DevId720_C6_OutTsk1;
   CGEN_tstCANCH_DevId630_C60_Data_OutTsk1 CGEN_stCANCH_DevId630_C60_Data_OutTsk1;
} CGEN_tstCANCH_DevId630_C6_OutTsk1;

typedef struct
{
   CGEN_tstDEMD_DevId558_C0_OutTsk1 CGEN_stDEMD_DevId558_C0_OutTsk1;
   CGEN_tstCANCH_DevId660_C0_OutTsk1 CGEN_stCANCH_DevId660_C0_OutTsk1;
   CGEN_tstCANCH_DevId617_C1_OutTsk1 CGEN_stCANCH_DevId617_C1_OutTsk1;
   CGEN_tstCANCH_DevId650_C2_OutTsk1 CGEN_stCANCH_DevId650_C2_OutTsk1;
   CGEN_tstCANCH_DevId599_C3_OutTsk1 CGEN_stCANCH_DevId599_C3_OutTsk1;
   CGEN_tstCANCH_DevId640_C4_OutTsk1 CGEN_stCANCH_DevId640_C4_OutTsk1;
   CGEN_tstCANCH_DevId521_C5_OutTsk1 CGEN_stCANCH_DevId521_C5_OutTsk1;
   CGEN_tstCANCH_DevId630_C6_OutTsk1 CGEN_stCANCH_DevId630_C6_OutTsk1;
} CGEN_tstOutTsk1;

         
         
            
typedef struct
{
   uint32 u32IN_AnalogInputsPWR_IN_PWR_000721;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G1_000723;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G2_000725;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G3_000733;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G4_000727;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G5_000729;
   uint16 u16IN_AnalogInputsPWR_IN_PWR_G7_000731;
} CGEN_tstINANA_DevId520_C00_Data_InTsk2;

typedef struct
{
   uint32 u32IN_AnalogInputs_IN_ANA_01_000634;
   uint32 u32IN_AnalogInputs_IN_ANA_02_000625;
   uint32 u32IN_AnalogInputs_IN_ANA_03_000627;
   uint32 u32IN_AnalogInputs_IN_ANA_04_000629;
   uint32 u32IN_AnalogInputs_IN_ANA_05_000631;
   uint32 u32IN_AnalogInputs_IN_ANA_06_000633;
   uint32 u32IN_AnalogInputs_IN_ANA_07_000637;
   uint32 u32IN_AnalogInputs_IN_ANA_08_SEL1_000639;
   uint32 u32IN_AnalogInputs_IN_ANA_08_SEL2_002274;
   uint32 u32IN_AnalogInputs_IN_ANA_09_SEL1_000641;
   uint32 u32IN_AnalogInputs_IN_ANA_09_SEL2_002276;
   uint32 u32IN_AnalogInputs_IN_ANA_10_SEL1_000643;
   uint32 u32IN_AnalogInputs_IN_ANA_10_SEL2_002278;
   uint32 u32IN_AnalogInputs_IN_ANA_11_SEL1_000645;
   uint32 u32IN_AnalogInputs_IN_ANA_11_SEL2_002280;
} CGEN_tstINANA_DevId786_C10_Data_InTsk2;

typedef struct
{
   uint16 u16IN_AnalogSupply_OUT_ANA_PWR_01_000744;
   uint16 u16IN_AnalogSupply_OUT_ANA_PWR_02_000746;
   uint16 u16IN_AnalogSupply_OUT_ANA_PWR_03_000748;
} CGEN_tstINANA_DevId785_C20_Data_InTsk2;

typedef struct
{
   uint32 u32IN_AnalogInputsCoolant_IN_ANA_12_000692;
   uint32 u32IN_AnalogInputsCoolant_IN_ANA_13_000694;
} CGEN_tstINANA_DevId798_C30_Data_InTsk2;

typedef struct
{
   uint32 u32IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_000696;
   uint32 u32IN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_000698;
} CGEN_tstINANA_DevId799_C40_Data_InTsk2;

typedef struct
{
   bool boIN_DigitalInputs_IN_DIG_01_000004;
   bool boIN_DigitalInputs_IN_DIG_02_000035;
   bool boIN_DigitalInputs_IN_DIG_03_000037;
   bool boIN_DigitalInputs_IN_DIG_04_000039;
   bool boIN_DigitalInputs_IN_DIG_05_000087;
   bool boIN_DigitalInputs_IN_DIG_06_000092;
   bool boIN_DigitalInputs_IN_DIG_07_000006;
   bool boIN_DigitalInputs_IN_DIG_08_000007;
   bool boIN_DigitalInputs_IN_DIG_09_000094;
   bool boIN_DigitalInputs_IN_DIG_10_000096;
   bool boIN_DigitalInputs_IN_DIG_11_000098;
   bool boIN_DigitalInputs_IN_DIG_12_000100;
   bool boIN_DigitalInputs_IN_DIG_13_000008;
   bool boIN_DigitalInputs_IN_DIG_14_000010;
   bool boIN_DigitalInputs_IN_DIG_15_000012;
   bool boIN_DigitalInputs_IN_DIG_16_000014;
   bool boIN_DigitalInputs_IN_DIG_17_000016;
   bool boIN_DigitalInputs_IN_DIG_18_000018;
   bool boIN_DigitalInputs_IN_DIG_19_000020;
   bool boIN_DigitalInputs_IN_DIG_20_000022;
   bool boIN_DigitalInputs_IN_DIG_21_000024;
   bool boIN_DigitalInputs_IN_DIG_22_000026;
   bool boIN_DigitalInputs_IN_DIG_23_000028;
   bool boIN_DigitalInputs_IN_DIG_24_000030;
   bool boIN_DigitalInputs_IN_DIG_25_000032;
   bool boIN_DigitalInputs_IN_DIG_26_000034;
   bool boIN_DigitalInputs_IN_DIG_27_000042;
   bool boIN_DigitalInputs_IN_DIG_28_000044;
   bool boIN_DigitalInputs_IN_DIG_29_000046;
   bool boIN_DigitalInputs_IN_DIG_30_000048;
   bool boIN_DigitalInputs_IN_DIG_31_000050;
   bool boIN_DigitalInputs_IN_DIG_32_000052;
   bool boIN_DigitalInputs_IN_DIG_33_000054;
   bool boIN_DigitalInputs_IN_DIG_34_000056;
   bool boIN_DigitalInputs_IN_DIG_35_000058;
   bool boIN_DigitalInputs_IN_DIG_36_000060;
   bool boIN_DigitalInputs_IN_DIG_37_000062;
   bool boIN_DigitalInputs_IN_DIG_38_000064;
   bool boIN_DigitalInputs_IN_DIG_39_000066;
   bool boIN_DigitalInputs_IN_DIG_40_000068;
   bool boIN_DigitalInputs_IN_DIG_41_000070;
   bool boIN_DigitalInputs_IN_DIG_42_000072;
   bool boIN_DigitalInputs_IN_DIG_43_000074;
   bool boIN_DigitalInputs_IN_DIG_44_000076;
   bool boIN_DigitalInputs_IN_DIG_45_000078;
   bool boIN_DigitalInputs_IN_DIG_46_000080;
   bool boIN_DigitalInputs_IN_DIG_48_000082;
   bool boIN_DigitalInputs_IN_DIG_49_000084;
   bool boIN_DigitalInputs_IN_DIG_50_000086;
} CGEN_tstINDIG_DevId562_C00_Data_InTsk2;

typedef struct
{
   uint16 u16IN_DigitalOutputsSTATIC_OUT_01_SENSE_000306;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_002208;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_02_SENSE_000251;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_03_SENSE_000254;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_04_SENSE_000257;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_002210;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_05_SENSE_000260;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_06_SENSE_000263;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_002202;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_07_SENSE_000290;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_002204;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_08_SENSE_000299;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_002206;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_09_SENSE_000267;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_10_SENSE_000270;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_11_SENSE_000273;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_12_SENSE_000285;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_002212;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_13_SENSE_000328;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_002214;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_14_SENSE_000335;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_002216;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_15_SENSE_000345;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_002218;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_16_SENSE_000276;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_17_SENSE_000279;
   uint16 u16IN_DigitalOutputsSTATIC_OUT_19_SENSE_000311;
   bool boIN_DigitalOutputsSTATIC_OUT_01_TD_000314;
   bool boIN_DigitalOutputsSTATIC_OUT_04_TD_000318;
   bool boIN_DigitalOutputsSTATIC_OUT_06_TD_000286;
   bool boIN_DigitalOutputsSTATIC_OUT_07_TD_000293;
   bool boIN_DigitalOutputsSTATIC_OUT_08_TD_000302;
   bool boIN_DigitalOutputsSTATIC_OUT_12_TD_000324;
   bool boIN_DigitalOutputsSTATIC_OUT_13_TD_000331;
   bool boIN_DigitalOutputsSTATIC_OUT_14_TD_000338;
   bool boIN_DigitalOutputsSTATIC_OUT_15_TD_000348;
} CGEN_tstOUTDIG_DevId563_C00_Data_InTsk2;

typedef struct
{
   uint16 u16IN_DigitalOutputPWM_OUT_18_SENSE_002284;
   uint16 u16IN_DigitalOutputPWM_OUT_20_SENSE_000780;
   uint16 u16IN_DigitalOutputPWM_OUT_20_SENSE_PULSE_002220;
   uint16 u16IN_DigitalOutputPWM_OUT_21_SENSE_000788;
   uint16 u16IN_DigitalOutputPWM_OUT_21_SENSE_PULSE_002222;
   uint16 u16IN_DigitalOutputPWM_OUT_22_SENSE_000768;
   uint16 u16IN_DigitalOutputPWM_OUT_23_SENSE_000771;
   uint16 u16IN_DigitalOutputPWM_OUT_24_SENSE_000774;
   uint16 u16IN_DigitalOutputPWM_OUT_25_SENSE_000777;
   uint16 u16IN_DigitalOutputPWM_OUT_26_SENSE_000795;
   uint16 u16IN_DigitalOutputPWM_OUT_27_SENSE_000798;
   bool boIN_DigitalOutputPWM_OUT_20_TD_000783;
   bool boIN_DigitalOutputPWM_OUT_21_TD_000791;
} CGEN_tstOUTDIG_DevId592_C10_Data_InTsk2;

typedef struct
{
   uint16 u16IN_NVM_Parameter_BlinkSourcePeriod_002687;
   uint8 u8IN_NVM_Parameter_TrailerDetectionTime_002695;
} CGEN_tstNVMPAR_DevId581_C00_Data_InTsk2;

typedef struct
{
   uint16 u16IN_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageState_002168;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_08_SWT1_002163;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_09_SWT1_002164;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_10_SWT1_002165;
   bool boIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_11_SWT1_002166;
} CGEN_tstCDYRXB_DevId736_C20_Data_InTsk2;

typedef struct
{
   uint16 u16IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageState_001717;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_20_PWM_Ctrl_001711;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_21_PWM_Ctrl_001710;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_22_PWM_Ctrl_001709;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_23_PWM_Ctrl_001708;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_24_PWM_Ctrl_001707;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_25_PWM_Ctrl_001706;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_26_PWM_Ctrl_001705;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_27_PWM_Ctrl_001704;
} CGEN_tstCDYRXB_DevId736_C21_Data_InTsk2;

typedef struct
{
   uint16 u16IN_PCAN_Rx_Ctrl_Out_Ctrl_MessageState_001715;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_01_Ctrl_001703;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_02_Ctrl_001702;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_001701;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_001700;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_05_Ctrl_001699;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_06_Ctrl_001698;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_07_Ctrl_001697;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_08_Ctrl_001696;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_09_Ctrl_001695;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_10_Ctrl_001694;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_001693;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_001692;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_001691;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_001690;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_001689;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_001688;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_001687;
   uint8 u8IN_PCAN_Rx_Ctrl_Out_Ctrl_Out_18_PWM_Ctrl_002295;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_001685;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_001684;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_02_Ctrl_001683;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_03_Ctrl_001682;
   bool boIN_PCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002686;
} CGEN_tstCDYRXB_DevId736_C22_Data_InTsk2;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C00_Data_InTsk2 CGEN_stNVMPAR_DevId581_C00_Data_InTsk2;
} CGEN_tstNVMPAR_DevId581_C0_InTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C20_Data_InTsk2 CGEN_stCDYRXB_DevId736_C20_Data_InTsk2;
   CGEN_tstCDYRXB_DevId736_C21_Data_InTsk2 CGEN_stCDYRXB_DevId736_C21_Data_InTsk2;
   CGEN_tstCDYRXB_DevId736_C22_Data_InTsk2 CGEN_stCDYRXB_DevId736_C22_Data_InTsk2;
} CGEN_tstCDYRXB_DevId736_C2_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C00_Data_InTsk2 CGEN_stINANA_DevId520_C00_Data_InTsk2;
} CGEN_tstINANA_DevId520_C0_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId786_C10_Data_InTsk2 CGEN_stINANA_DevId786_C10_Data_InTsk2;
} CGEN_tstINANA_DevId786_C1_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId785_C20_Data_InTsk2 CGEN_stINANA_DevId785_C20_Data_InTsk2;
} CGEN_tstINANA_DevId785_C2_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId798_C30_Data_InTsk2 CGEN_stINANA_DevId798_C30_Data_InTsk2;
} CGEN_tstINANA_DevId798_C3_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId799_C40_Data_InTsk2 CGEN_stINANA_DevId799_C40_Data_InTsk2;
} CGEN_tstINANA_DevId799_C4_InTsk2;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_InTsk2 CGEN_stINDIG_DevId562_C00_Data_InTsk2;
} CGEN_tstINDIG_DevId562_C0_InTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C00_Data_InTsk2 CGEN_stOUTDIG_DevId563_C00_Data_InTsk2;
} CGEN_tstOUTDIG_DevId563_C0_InTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId592_C10_Data_InTsk2 CGEN_stOUTDIG_DevId592_C10_Data_InTsk2;
} CGEN_tstOUTDIG_DevId592_C1_InTsk2;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C0_InTsk2 CGEN_stNVMPAR_DevId581_C0_InTsk2;
} CGEN_tstNVM_DevId579_C0_InTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_InTsk2 CGEN_stCDYRXB_DevId736_C2_InTsk2;
} CGEN_tstCANCH_DevId650_C2_InTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C0_InTsk2 CGEN_stINANA_DevId520_C0_InTsk2;
   CGEN_tstINANA_DevId786_C1_InTsk2 CGEN_stINANA_DevId786_C1_InTsk2;
   CGEN_tstINANA_DevId785_C2_InTsk2 CGEN_stINANA_DevId785_C2_InTsk2;
   CGEN_tstINANA_DevId798_C3_InTsk2 CGEN_stINANA_DevId798_C3_InTsk2;
   CGEN_tstINANA_DevId799_C4_InTsk2 CGEN_stINANA_DevId799_C4_InTsk2;
   CGEN_tstINDIG_DevId562_C0_InTsk2 CGEN_stINDIG_DevId562_C0_InTsk2;
   CGEN_tstOUTDIG_DevId563_C0_InTsk2 CGEN_stOUTDIG_DevId563_C0_InTsk2;
   CGEN_tstOUTDIG_DevId592_C1_InTsk2 CGEN_stOUTDIG_DevId592_C1_InTsk2;
   CGEN_tstNVM_DevId579_C0_InTsk2 CGEN_stNVM_DevId579_C0_InTsk2;
   CGEN_tstCANCH_DevId650_C2_InTsk2 CGEN_stCANCH_DevId650_C2_InTsk2;
} CGEN_tstInTsk2;

typedef struct
{
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_08_SWT1_002285;
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_09_SWT1_002286;
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_10_SWT1_002287;
   bool boOUT_DigitalOutputsSTATIC_IN_ANA_11_SWT1_002288;
   bool boOUT_DigitalOutputsSTATIC_OUT_01_000304;
   bool boOUT_DigitalOutputsSTATIC_OUT_01_TD_START_000315;
   bool boOUT_DigitalOutputsSTATIC_OUT_02_000249;
   bool boOUT_DigitalOutputsSTATIC_OUT_03_000252;
   bool boOUT_DigitalOutputsSTATIC_OUT_04_000255;
   bool boOUT_DigitalOutputsSTATIC_OUT_04_TD_START_000320;
   bool boOUT_DigitalOutputsSTATIC_OUT_05_000258;
   bool boOUT_DigitalOutputsSTATIC_OUT_06_000261;
   bool boOUT_DigitalOutputsSTATIC_OUT_06_TD_START_000295;
   bool boOUT_DigitalOutputsSTATIC_OUT_07_000288;
   bool boOUT_DigitalOutputsSTATIC_OUT_07_TD_START_000296;
   bool boOUT_DigitalOutputsSTATIC_OUT_08_000297;
   bool boOUT_DigitalOutputsSTATIC_OUT_08_TD_START_000321;
   bool boOUT_DigitalOutputsSTATIC_OUT_09_000266;
   bool boOUT_DigitalOutputsSTATIC_OUT_10_000268;
   bool boOUT_DigitalOutputsSTATIC_OUT_11_000271;
   bool boOUT_DigitalOutputsSTATIC_OUT_12_000283;
   bool boOUT_DigitalOutputsSTATIC_OUT_12_TD_START_000350;
   bool boOUT_DigitalOutputsSTATIC_OUT_13_000326;
   bool boOUT_DigitalOutputsSTATIC_OUT_13_TD_START_000351;
   bool boOUT_DigitalOutputsSTATIC_OUT_14_000333;
   bool boOUT_DigitalOutputsSTATIC_OUT_14_TD_START_000352;
   bool boOUT_DigitalOutputsSTATIC_OUT_15_000343;
   bool boOUT_DigitalOutputsSTATIC_OUT_15_TD_START_000353;
   bool boOUT_DigitalOutputsSTATIC_OUT_16_000274;
   bool boOUT_DigitalOutputsSTATIC_OUT_17_000277;
   bool boOUT_DigitalOutputsSTATIC_OUT_19_000309;
   bool boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_01_000340;
   bool boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_02_000341;
   bool boOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_03_000342;
} CGEN_tstOUTDIG_DevId563_C00_Data_OutTsk2;

typedef struct
{
   uint8 u8OUT_DigitalOutputPWM_OUT_18_PWM_002282;
   uint8 u8OUT_DigitalOutputPWM_OUT_20_PWM_000799;
   bool boOUT_DigitalOutputPWM_OUT_20_TD_START_000785;
   uint8 u8OUT_DigitalOutputPWM_OUT_21_PWM_000786;
   bool boOUT_DigitalOutputPWM_OUT_21_TD_START_000793;
   uint8 u8OUT_DigitalOutputPWM_OUT_22_PWM_000766;
   uint8 u8OUT_DigitalOutputPWM_OUT_23_PWM_000769;
   uint8 u8OUT_DigitalOutputPWM_OUT_24_PWM_000772;
   uint8 u8OUT_DigitalOutputPWM_OUT_25_PWM_000775;
   uint8 u8OUT_DigitalOutputPWM_OUT_26_PWM_000778;
   uint8 u8OUT_DigitalOutputPWM_OUT_27_PWM_000796;
} CGEN_tstOUTDIG_DevId592_C10_Data_OutTsk2;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk2;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageEnable_002167;
} CGEN_tstCDYRXB_DevId736_C20_Data_OutTsk2;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageEnable_001716;
} CGEN_tstCDYRXB_DevId736_C21_Data_OutTsk2;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_001714;
} CGEN_tstCDYRXB_DevId736_C22_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002189;
   uint16 u16OUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002190;
   bool boOUT_PCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002201;
} CGEN_tstCDYTXB_DevId737_C20_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_002187;
   uint16 u16OUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_DIAG_002188;
   bool boOUT_PCAN_Tx_Out_Out_20_TD_Sts_MessageEnable_002200;
} CGEN_tstCDYTXB_DevId737_C21_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_002185;
   uint16 u16OUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_DIAG_002186;
   bool boOUT_PCAN_Tx_Out_Out_15_TD_Sts_MessageEnable_002199;
} CGEN_tstCDYTXB_DevId737_C22_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_002183;
   uint16 u16OUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_DIAG_002184;
   bool boOUT_PCAN_Tx_Out_Out_14_TD_Sts_MessageEnable_002198;
} CGEN_tstCDYTXB_DevId737_C23_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_002181;
   uint16 u16OUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_DIAG_002182;
   bool boOUT_PCAN_Tx_Out_Out_13_TD_Sts_MessageEnable_002197;
} CGEN_tstCDYTXB_DevId737_C24_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002179;
   uint16 u16OUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002180;
   bool boOUT_PCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002196;
} CGEN_tstCDYTXB_DevId737_C25_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_002177;
   uint16 u16OUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_DIAG_002178;
   bool boOUT_PCAN_Tx_Out_Out_08_TD_Sts_MessageEnable_002195;
} CGEN_tstCDYTXB_DevId737_C26_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_002175;
   uint16 u16OUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_DIAG_002176;
   bool boOUT_PCAN_Tx_Out_Out_07_TD_Sts_MessageEnable_002194;
} CGEN_tstCDYTXB_DevId737_C27_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_002173;
   uint16 u16OUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_DIAG_002174;
   bool boOUT_PCAN_Tx_Out_Out_06_TD_Sts_MessageEnable_002193;
} CGEN_tstCDYTXB_DevId737_C28_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_002171;
   uint16 u16OUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_DIAG_002172;
   bool boOUT_PCAN_Tx_Out_Out_04_TD_Sts_MessageEnable_002192;
} CGEN_tstCDYTXB_DevId737_C29_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_002169;
   uint16 u16OUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_DIAG_002170;
   bool boOUT_PCAN_Tx_Out_Out_01_TD_Sts_MessageEnable_002191;
} CGEN_tstCDYTXB_DevId737_C210_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_Val_002154;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_DIAG_002153;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_MessageEnable_002162;
} CGEN_tstCDYTXB_DevId737_C215_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_Val_002150;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_DIAG_002149;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_MessageEnable_002160;
} CGEN_tstCDYTXB_DevId737_C216_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_Val_002146;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_DIAG_002145;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_MessageEnable_002158;
} CGEN_tstCDYTXB_DevId737_C217_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_Val_002142;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_DIAG_002141;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_MessageEnable_002156;
} CGEN_tstCDYTXB_DevId737_C218_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_Val_001747;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_DIAG_001746;
   bool boOUT_PCAN_Tx_Ana_In_Ana_15_Sts_MessageEnable_001762;
} CGEN_tstCDYTXB_DevId737_C219_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_Val_001745;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_DIAG_001744;
   bool boOUT_PCAN_Tx_Ana_In_Ana_14_Sts_MessageEnable_001761;
} CGEN_tstCDYTXB_DevId737_C220_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_Val_001743;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_DIAG_001742;
   bool boOUT_PCAN_Tx_Ana_In_Ana_13_Sts_MessageEnable_001760;
} CGEN_tstCDYTXB_DevId737_C221_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_001741;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_001740;
   bool boOUT_PCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_001759;
} CGEN_tstCDYTXB_DevId737_C222_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_Val_002152;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_DIAG_002151;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_MessageEnable_002161;
} CGEN_tstCDYTXB_DevId737_C223_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_Val_002148;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_DIAG_002147;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_MessageEnable_002159;
} CGEN_tstCDYTXB_DevId737_C224_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_Val_002144;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_DIAG_002143;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_MessageEnable_002157;
} CGEN_tstCDYTXB_DevId737_C225_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_Val_002140;
   uint16 u16OUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_DIAG_002139;
   bool boOUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_MessageEnable_002155;
} CGEN_tstCDYTXB_DevId737_C226_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_001731;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_001730;
   bool boOUT_PCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_001754;
} CGEN_tstCDYTXB_DevId737_C227_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_001729;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_001728;
   bool boOUT_PCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_001753;
} CGEN_tstCDYTXB_DevId737_C228_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_001727;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_001726;
   bool boOUT_PCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_001752;
} CGEN_tstCDYTXB_DevId737_C229_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_001725;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_001724;
   bool boOUT_PCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_001751;
} CGEN_tstCDYTXB_DevId737_C230_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_001723;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_001722;
   bool boOUT_PCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_001750;
} CGEN_tstCDYTXB_DevId737_C231_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_001721;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_001720;
   bool boOUT_PCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_001749;
} CGEN_tstCDYTXB_DevId737_C232_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_001719;
   uint16 u16OUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_001718;
   bool boOUT_PCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_001748;
} CGEN_tstCDYTXB_DevId737_C233_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_DIAG_001773;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_Val_001774;
   bool boOUT_PCAN_Tx_Pwr_PWR_G7_Sts_MessageEnable_001782;
} CGEN_tstCDYTXB_DevId737_C235_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_001771;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_001772;
   bool boOUT_PCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_001781;
} CGEN_tstCDYTXB_DevId737_C236_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_001769;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_001770;
   bool boOUT_PCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_001780;
} CGEN_tstCDYTXB_DevId737_C237_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_001767;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_001768;
   bool boOUT_PCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_001779;
} CGEN_tstCDYTXB_DevId737_C238_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_001765;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_001766;
   bool boOUT_PCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_001778;
} CGEN_tstCDYTXB_DevId737_C239_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_001763;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_001764;
   bool boOUT_PCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_001777;
} CGEN_tstCDYTXB_DevId737_C240_Data_OutTsk2;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_Val_001776;
   uint16 u16OUT_PCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_001775;
   bool boOUT_PCAN_Tx_Pwr_PWR_Sts_MessageEnable_001783;
} CGEN_tstCDYTXB_DevId737_C241_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_DIAG_001497;
   bool boOUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_Val_001498;
   bool boOUT_PCAN_Tx_Dig_In_Dig_50_Sts_MessageEnable_001539;
} CGEN_tstCDYTXB_DevId737_C242_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_DIAG_001495;
   bool boOUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_Val_001496;
   bool boOUT_PCAN_Tx_Dig_In_Dig_49_Sts_MessageEnable_001538;
} CGEN_tstCDYTXB_DevId737_C243_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_DIAG_001493;
   bool boOUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_Val_001494;
   bool boOUT_PCAN_Tx_Dig_In_Dig_48_Sts_MessageEnable_001537;
} CGEN_tstCDYTXB_DevId737_C244_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_DIAG_001491;
   bool boOUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_Val_001492;
   bool boOUT_PCAN_Tx_Dig_In_Dig_46_Sts_MessageEnable_001536;
} CGEN_tstCDYTXB_DevId737_C245_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_DIAG_001489;
   bool boOUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_Val_001490;
   bool boOUT_PCAN_Tx_Dig_In_Dig_45_Sts_MessageEnable_001535;
} CGEN_tstCDYTXB_DevId737_C246_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_DIAG_001487;
   bool boOUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_Val_001488;
   bool boOUT_PCAN_Tx_Dig_In_Dig_44_Sts_MessageEnable_001534;
} CGEN_tstCDYTXB_DevId737_C247_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_DIAG_001485;
   bool boOUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_Val_001486;
   bool boOUT_PCAN_Tx_Dig_In_Dig_43_Sts_MessageEnable_001533;
} CGEN_tstCDYTXB_DevId737_C248_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_DIAG_001483;
   bool boOUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_Val_001484;
   bool boOUT_PCAN_Tx_Dig_In_Dig_42_Sts_MessageEnable_001532;
} CGEN_tstCDYTXB_DevId737_C249_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_DIAG_001481;
   bool boOUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_Val_001482;
   bool boOUT_PCAN_Tx_Dig_In_Dig_41_Sts_MessageEnable_001531;
} CGEN_tstCDYTXB_DevId737_C250_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_DIAG_001479;
   bool boOUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_Val_001480;
   bool boOUT_PCAN_Tx_Dig_In_Dig_40_Sts_MessageEnable_001530;
} CGEN_tstCDYTXB_DevId737_C251_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_DIAG_001477;
   bool boOUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_Val_001478;
   bool boOUT_PCAN_Tx_Dig_In_Dig_39_Sts_MessageEnable_001529;
} CGEN_tstCDYTXB_DevId737_C252_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_DIAG_001475;
   bool boOUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_Val_001476;
   bool boOUT_PCAN_Tx_Dig_In_Dig_38_Sts_MessageEnable_001528;
} CGEN_tstCDYTXB_DevId737_C253_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_DIAG_001473;
   bool boOUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_Val_001474;
   bool boOUT_PCAN_Tx_Dig_In_Dig_37_Sts_MessageEnable_001527;
} CGEN_tstCDYTXB_DevId737_C254_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_DIAG_001471;
   bool boOUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_Val_001472;
   bool boOUT_PCAN_Tx_Dig_In_Dig_36_Sts_MessageEnable_001526;
} CGEN_tstCDYTXB_DevId737_C255_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_DIAG_001469;
   bool boOUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_Val_001470;
   bool boOUT_PCAN_Tx_Dig_In_Dig_35_Sts_MessageEnable_001525;
} CGEN_tstCDYTXB_DevId737_C256_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_DIAG_001467;
   bool boOUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_Val_001468;
   bool boOUT_PCAN_Tx_Dig_In_Dig_34_Sts_MessageEnable_001524;
} CGEN_tstCDYTXB_DevId737_C257_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_DIAG_001465;
   bool boOUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_Val_001466;
   bool boOUT_PCAN_Tx_Dig_In_Dig_33_Sts_MessageEnable_001523;
} CGEN_tstCDYTXB_DevId737_C258_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_DIAG_001463;
   bool boOUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_Val_001464;
   bool boOUT_PCAN_Tx_Dig_In_Dig_32_Sts_MessageEnable_001522;
} CGEN_tstCDYTXB_DevId737_C259_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_DIAG_001461;
   bool boOUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_Val_001462;
   bool boOUT_PCAN_Tx_Dig_In_Dig_31_Sts_MessageEnable_001521;
} CGEN_tstCDYTXB_DevId737_C260_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_DIAG_001459;
   bool boOUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_Val_001460;
   bool boOUT_PCAN_Tx_Dig_In_Dig_30_Sts_MessageEnable_001520;
} CGEN_tstCDYTXB_DevId737_C261_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_DIAG_001457;
   bool boOUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_Val_001458;
   bool boOUT_PCAN_Tx_Dig_In_Dig_29_Sts_MessageEnable_001519;
} CGEN_tstCDYTXB_DevId737_C262_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_DIAG_001455;
   bool boOUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_Val_001456;
   bool boOUT_PCAN_Tx_Dig_In_Dig_28_Sts_MessageEnable_001518;
} CGEN_tstCDYTXB_DevId737_C263_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_DIAG_001453;
   bool boOUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_Val_001454;
   bool boOUT_PCAN_Tx_Dig_In_Dig_27_Sts_MessageEnable_001517;
} CGEN_tstCDYTXB_DevId737_C264_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_DIAG_001451;
   bool boOUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_Val_001452;
   bool boOUT_PCAN_Tx_Dig_In_Dig_26_Sts_MessageEnable_001516;
} CGEN_tstCDYTXB_DevId737_C265_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_DIAG_001449;
   bool boOUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_Val_001450;
   bool boOUT_PCAN_Tx_Dig_In_Dig_25_Sts_MessageEnable_001514;
} CGEN_tstCDYTXB_DevId737_C266_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_DIAG_001447;
   bool boOUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_Val_001448;
   bool boOUT_PCAN_Tx_Dig_In_Dig_24_Sts_MessageEnable_001515;
} CGEN_tstCDYTXB_DevId737_C267_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_DIAG_001445;
   bool boOUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_Val_001446;
   bool boOUT_PCAN_Tx_Dig_In_Dig_23_Sts_MessageEnable_001800;
} CGEN_tstCDYTXB_DevId737_C268_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_001443;
   bool boOUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_001444;
   bool boOUT_PCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_001799;
} CGEN_tstCDYTXB_DevId737_C269_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_001441;
   bool boOUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_001442;
   bool boOUT_PCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_001513;
} CGEN_tstCDYTXB_DevId737_C270_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_001439;
   bool boOUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_001440;
   bool boOUT_PCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_001512;
} CGEN_tstCDYTXB_DevId737_C271_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_001437;
   bool boOUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_001438;
   bool boOUT_PCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_001511;
} CGEN_tstCDYTXB_DevId737_C272_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_001435;
   bool boOUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_001436;
   bool boOUT_PCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_001510;
} CGEN_tstCDYTXB_DevId737_C273_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_001433;
   bool boOUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_001434;
   bool boOUT_PCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_001509;
} CGEN_tstCDYTXB_DevId737_C274_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_001431;
   bool boOUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_001432;
   bool boOUT_PCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_001508;
} CGEN_tstCDYTXB_DevId737_C275_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_001429;
   bool boOUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_001430;
   bool boOUT_PCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_001507;
} CGEN_tstCDYTXB_DevId737_C276_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_001427;
   bool boOUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_001428;
   bool boOUT_PCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_001506;
} CGEN_tstCDYTXB_DevId737_C277_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_001425;
   bool boOUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_001426;
   bool boOUT_PCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_001505;
} CGEN_tstCDYTXB_DevId737_C278_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_001423;
   bool boOUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_001424;
   bool boOUT_PCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_001798;
} CGEN_tstCDYTXB_DevId737_C279_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_001421;
   bool boOUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_001422;
   bool boOUT_PCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_001504;
} CGEN_tstCDYTXB_DevId737_C280_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_001419;
   bool boOUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_001420;
   bool boOUT_PCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_001797;
} CGEN_tstCDYTXB_DevId737_C281_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_001417;
   bool boOUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_001418;
   bool boOUT_PCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_001796;
} CGEN_tstCDYTXB_DevId737_C282_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_001415;
   bool boOUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_001416;
   bool boOUT_PCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_001795;
} CGEN_tstCDYTXB_DevId737_C283_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_001413;
   bool boOUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_001414;
   bool boOUT_PCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_001794;
} CGEN_tstCDYTXB_DevId737_C284_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_001411;
   bool boOUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_001412;
   bool boOUT_PCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_001503;
} CGEN_tstCDYTXB_DevId737_C285_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_001409;
   bool boOUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_001410;
   bool boOUT_PCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_001793;
} CGEN_tstCDYTXB_DevId737_C286_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_001407;
   bool boOUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_001408;
   bool boOUT_PCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_001502;
} CGEN_tstCDYTXB_DevId737_C287_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_001405;
   bool boOUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_001406;
   bool boOUT_PCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_001501;
} CGEN_tstCDYTXB_DevId737_C288_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_001403;
   bool boOUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_001404;
   bool boOUT_PCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_001500;
} CGEN_tstCDYTXB_DevId737_C289_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_001401;
   bool boOUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_001402;
   bool boOUT_PCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_001499;
} CGEN_tstCDYTXB_DevId737_C290_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_DIAG_001788;
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_Val_001789;
   bool boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_MessageEnable_001792;
} CGEN_tstCDYTXB_DevId737_C291_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_DIAG_001786;
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_Val_001787;
   bool boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_MessageEnable_001791;
} CGEN_tstCDYTXB_DevId737_C292_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_001784;
   uint16 u16OUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_001785;
   bool boOUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_001790;
} CGEN_tstCDYTXB_DevId737_C293_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_27_Sts_Out_DIAG_001641;
   uint16 u16OUT_PCAN_Tx_Out_Out_27_Sts_Out_SENSE_001640;
   bool boOUT_PCAN_Tx_Out_Out_27_Sts_MessageEnable_001675;
   uint8 u8OUT_PCAN_Tx_Out_Out_27_Sts_Out_STATUS_001642;
} CGEN_tstCDYTXB_DevId737_C296_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_26_Sts_Out_DIAG_001638;
   uint16 u16OUT_PCAN_Tx_Out_Out_26_Sts_Out_SENSE_001637;
   bool boOUT_PCAN_Tx_Out_Out_26_Sts_MessageEnable_001674;
   uint8 u8OUT_PCAN_Tx_Out_Out_26_Sts_Out_STATUS_001639;
} CGEN_tstCDYTXB_DevId737_C297_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_25_Sts_Out_DIAG_001635;
   uint16 u16OUT_PCAN_Tx_Out_Out_25_Sts_Out_SENSE_001634;
   bool boOUT_PCAN_Tx_Out_Out_25_Sts_MessageEnable_001673;
   uint8 u8OUT_PCAN_Tx_Out_Out_25_Sts_Out_STATUS_001636;
} CGEN_tstCDYTXB_DevId737_C298_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_24_Sts_Out_DIAG_001632;
   uint16 u16OUT_PCAN_Tx_Out_Out_24_Sts_Out_SENSE_001631;
   bool boOUT_PCAN_Tx_Out_Out_24_Sts_MessageEnable_001672;
   uint8 u8OUT_PCAN_Tx_Out_Out_24_Sts_Out_STATUS_001633;
} CGEN_tstCDYTXB_DevId737_C299_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_23_Sts_Out_DIAG_001629;
   uint16 u16OUT_PCAN_Tx_Out_Out_23_Sts_Out_SENSE_001628;
   bool boOUT_PCAN_Tx_Out_Out_23_Sts_MessageEnable_001671;
   uint8 u8OUT_PCAN_Tx_Out_Out_23_Sts_Out_STATUS_001630;
} CGEN_tstCDYTXB_DevId737_C2100_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_22_Sts_Out_DIAG_001626;
   uint16 u16OUT_PCAN_Tx_Out_Out_22_Sts_Out_SENSE_001625;
   bool boOUT_PCAN_Tx_Out_Out_22_Sts_MessageEnable_001670;
   uint8 u8OUT_PCAN_Tx_Out_Out_22_Sts_Out_STATUS_001627;
} CGEN_tstCDYTXB_DevId737_C2101_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_DIAG_001623;
   uint16 u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_SENSE_001622;
   uint16 u16OUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_001620;
   bool boOUT_PCAN_Tx_Out_Out_21_Sts_MessageEnable_001669;
   uint8 u8OUT_PCAN_Tx_Out_Out_21_Sts_Out_STATUS_001624;
   bool boOUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_001621;
} CGEN_tstCDYTXB_DevId737_C2102_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_DIAG_001618;
   uint16 u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_SENSE_001617;
   uint16 u16OUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_DIAG_001615;
   bool boOUT_PCAN_Tx_Out_Out_20_Sts_MessageEnable_001668;
   uint8 u8OUT_PCAN_Tx_Out_Out_20_Sts_Out_STATUS_001619;
   bool boOUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_001616;
} CGEN_tstCDYTXB_DevId737_C2103_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_19_Sts_Out_DIAG_001613;
   uint16 u16OUT_PCAN_Tx_Out_Out_19_Sts_Out_SENSE_001612;
   bool boOUT_PCAN_Tx_Out_Out_19_Sts_MessageEnable_001667;
   uint8 u8OUT_PCAN_Tx_Out_Out_19_Sts_Out_STATUS_001614;
} CGEN_tstCDYTXB_DevId737_C2104_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_18_Sts_Out_DIAG_001610;
   uint16 u16OUT_PCAN_Tx_Out_Out_18_Sts_Out_SENSE_001609;
   bool boOUT_PCAN_Tx_Out_Out_18_Sts_MessageEnable_001666;
   uint8 u8OUT_PCAN_Tx_Out_Out_18_Sts_Out_STATUS_001611;
} CGEN_tstCDYTXB_DevId737_C2105_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_17_Sts_Out_DIAG_001607;
   uint16 u16OUT_PCAN_Tx_Out_Out_17_Sts_Out_SENSE_001606;
   bool boOUT_PCAN_Tx_Out_Out_17_Sts_MessageEnable_001665;
   uint8 u8OUT_PCAN_Tx_Out_Out_17_Sts_Out_STATUS_001608;
} CGEN_tstCDYTXB_DevId737_C2106_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_16_Sts_Out_DIAG_001604;
   uint16 u16OUT_PCAN_Tx_Out_Out_16_Sts_Out_SENSE_001603;
   bool boOUT_PCAN_Tx_Out_Out_16_Sts_MessageEnable_001664;
   uint8 u8OUT_PCAN_Tx_Out_Out_16_Sts_Out_STATUS_001605;
} CGEN_tstCDYTXB_DevId737_C2107_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_DIAG_001601;
   uint16 u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_SENSE_001600;
   uint16 u16OUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_DIAG_001598;
   bool boOUT_PCAN_Tx_Out_Out_15_Sts_MessageEnable_001663;
   uint8 u8OUT_PCAN_Tx_Out_Out_15_Sts_Out_STATUS_001602;
   bool boOUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_001599;
} CGEN_tstCDYTXB_DevId737_C2108_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_DIAG_001596;
   uint16 u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_SENSE_001595;
   uint16 u16OUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_DIAG_001593;
   bool boOUT_PCAN_Tx_Out_Out_14_Sts_MessageEnable_001662;
   uint8 u8OUT_PCAN_Tx_Out_Out_14_Sts_Out_STATUS_001597;
   bool boOUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_001594;
} CGEN_tstCDYTXB_DevId737_C2109_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_DIAG_001591;
   uint16 u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_SENSE_001590;
   uint16 u16OUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_DIAG_001588;
   bool boOUT_PCAN_Tx_Out_Out_13_Sts_MessageEnable_001661;
   uint8 u8OUT_PCAN_Tx_Out_Out_13_Sts_Out_STATUS_001592;
   bool boOUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_001589;
} CGEN_tstCDYTXB_DevId737_C2110_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_DIAG_001586;
   uint16 u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_SENSE_001585;
   uint16 u16OUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_001583;
   bool boOUT_PCAN_Tx_Out_Out_12_Sts_MessageEnable_001660;
   uint8 u8OUT_PCAN_Tx_Out_Out_12_Sts_Out_STATUS_001587;
   bool boOUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_001584;
} CGEN_tstCDYTXB_DevId737_C2111_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_11_Sts_Out_DIAG_001581;
   uint16 u16OUT_PCAN_Tx_Out_Out_11_Sts_Out_SENSE_001580;
   bool boOUT_PCAN_Tx_Out_Out_11_Sts_MessageEnable_001659;
   uint8 u8OUT_PCAN_Tx_Out_Out_11_Sts_Out_STATUS_001582;
} CGEN_tstCDYTXB_DevId737_C2112_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_10_Sts_Out_DIAG_001578;
   uint16 u16OUT_PCAN_Tx_Out_Out_10_Sts_Out_SENSE_001577;
   bool boOUT_PCAN_Tx_Out_Out_10_Sts_MessageEnable_001658;
   uint8 u8OUT_PCAN_Tx_Out_Out_10_Sts_Out_STATUS_001579;
} CGEN_tstCDYTXB_DevId737_C2113_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_09_Sts_Out_DIAG_001575;
   uint16 u16OUT_PCAN_Tx_Out_Out_09_Sts_Out_SENSE_001574;
   bool boOUT_PCAN_Tx_Out_Out_09_Sts_MessageEnable_001657;
   uint8 u8OUT_PCAN_Tx_Out_Out_09_Sts_Out_STATUS_001576;
} CGEN_tstCDYTXB_DevId737_C2114_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_DIAG_001572;
   uint16 u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_SENSE_001571;
   uint16 u16OUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_DIAG_001569;
   bool boOUT_PCAN_Tx_Out_Out_08_Sts_MessageEnable_001656;
   uint8 u8OUT_PCAN_Tx_Out_Out_08_Sts_Out_STATUS_001573;
   bool boOUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_001570;
} CGEN_tstCDYTXB_DevId737_C2115_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_DIAG_001567;
   uint16 u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_SENSE_001566;
   uint16 u16OUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_DIAG_001564;
   bool boOUT_PCAN_Tx_Out_Out_07_Sts_MessageEnable_001655;
   uint8 u8OUT_PCAN_Tx_Out_Out_07_Sts_Out_STATUS_001568;
   bool boOUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_001565;
} CGEN_tstCDYTXB_DevId737_C2116_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_DIAG_001562;
   uint16 u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_SENSE_001561;
   uint16 u16OUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_DIAG_001559;
   bool boOUT_PCAN_Tx_Out_Out_06_Sts_MessageEnable_001654;
   uint8 u8OUT_PCAN_Tx_Out_Out_06_Sts_Out_STATUS_001563;
   bool boOUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_001560;
} CGEN_tstCDYTXB_DevId737_C2117_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_05_Sts_Out_DIAG_001557;
   uint16 u16OUT_PCAN_Tx_Out_Out_05_Sts_Out_SENSE_001556;
   bool boOUT_PCAN_Tx_Out_Out_05_Sts_MessageEnable_001653;
   uint8 u8OUT_PCAN_Tx_Out_Out_05_Sts_Out_STATUS_001558;
} CGEN_tstCDYTXB_DevId737_C2118_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_DIAG_001554;
   uint16 u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_SENSE_001553;
   uint16 u16OUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_DIAG_001551;
   bool boOUT_PCAN_Tx_Out_Out_04_Sts_MessageEnable_001652;
   uint8 u8OUT_PCAN_Tx_Out_Out_04_Sts_Out_STATUS_001555;
   bool boOUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_001552;
} CGEN_tstCDYTXB_DevId737_C2119_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_03_Sts_Out_DIAG_001549;
   uint16 u16OUT_PCAN_Tx_Out_Out_03_Sts_Out_SENSE_001548;
   bool boOUT_PCAN_Tx_Out_Out_03_Sts_MessageEnable_001651;
   uint8 u8OUT_PCAN_Tx_Out_Out_03_Sts_Out_STATUS_001550;
} CGEN_tstCDYTXB_DevId737_C2120_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_02_Sts_Out_DIAG_001546;
   uint16 u16OUT_PCAN_Tx_Out_Out_02_Sts_Out_SENSE_001545;
   bool boOUT_PCAN_Tx_Out_Out_02_Sts_MessageEnable_001650;
   uint8 u8OUT_PCAN_Tx_Out_Out_02_Sts_Out_STATUS_001547;
} CGEN_tstCDYTXB_DevId737_C2121_Data_OutTsk2;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_DIAG_001543;
   uint16 u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_SENSE_001542;
   uint16 u16OUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_DIAG_001541;
   bool boOUT_PCAN_Tx_Out_Out_01_Sts_MessageEnable_001649;
   uint8 u8OUT_PCAN_Tx_Out_Out_01_Sts_Out_STATUS_001544;
   bool boOUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_001540;
} CGEN_tstCDYTXB_DevId737_C2122_Data_OutTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C20_Data_OutTsk2 CGEN_stCDYRXB_DevId736_C20_Data_OutTsk2;
   CGEN_tstCDYRXB_DevId736_C21_Data_OutTsk2 CGEN_stCDYRXB_DevId736_C21_Data_OutTsk2;
   CGEN_tstCDYRXB_DevId736_C22_Data_OutTsk2 CGEN_stCDYRXB_DevId736_C22_Data_OutTsk2;
} CGEN_tstCDYRXB_DevId736_C2_OutTsk2;

typedef struct
{
   CGEN_tstCDYTXB_DevId737_C20_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C20_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C21_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C21_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C22_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C22_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C23_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C23_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C24_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C24_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C25_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C25_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C26_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C26_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C27_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C27_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C28_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C28_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C29_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C29_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C210_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C210_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C215_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C215_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C216_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C216_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C217_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C217_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C218_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C218_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C219_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C219_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C220_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C220_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C221_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C221_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C222_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C222_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C223_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C223_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C224_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C224_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C225_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C225_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C226_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C226_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C227_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C227_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C228_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C228_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C229_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C229_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C230_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C230_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C231_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C231_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C232_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C232_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C233_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C233_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C235_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C235_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C236_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C236_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C237_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C237_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C238_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C238_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C239_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C239_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C240_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C240_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C241_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C241_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C242_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C242_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C243_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C243_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C244_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C244_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C245_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C245_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C246_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C246_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C247_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C247_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C248_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C248_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C249_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C249_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C250_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C250_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C251_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C251_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C252_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C252_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C253_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C253_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C254_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C254_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C255_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C255_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C256_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C256_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C257_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C257_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C258_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C258_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C259_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C259_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C260_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C260_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C261_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C261_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C262_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C262_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C263_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C263_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C264_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C264_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C265_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C265_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C266_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C266_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C267_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C267_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C268_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C268_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C269_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C269_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C270_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C270_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C271_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C271_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C272_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C272_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C273_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C273_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C274_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C274_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C275_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C275_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C276_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C276_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C277_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C277_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C278_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C278_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C279_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C279_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C280_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C280_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C281_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C281_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C282_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C282_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C283_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C283_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C284_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C284_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C285_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C285_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C286_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C286_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C287_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C287_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C288_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C288_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C289_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C289_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C290_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C290_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C291_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C291_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C292_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C292_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C293_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C293_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C296_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C296_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C297_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C297_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C298_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C298_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C299_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C299_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2100_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2100_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2101_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2101_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2102_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2102_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2103_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2103_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2104_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2104_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2105_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2105_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2106_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2106_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2107_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2107_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2108_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2108_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2109_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2109_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2110_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2110_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2111_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2111_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2112_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2112_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2113_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2113_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2114_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2114_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2115_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2115_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2116_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2116_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2117_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2117_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2118_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2118_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2119_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2119_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2120_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2120_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2121_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2121_Data_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2122_Data_OutTsk2 CGEN_stCDYTXB_DevId737_C2122_Data_OutTsk2;
} CGEN_tstCDYTXB_DevId737_C2_OutTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C00_Data_OutTsk2 CGEN_stOUTDIG_DevId563_C00_Data_OutTsk2;
} CGEN_tstOUTDIG_DevId563_C0_OutTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId592_C10_Data_OutTsk2 CGEN_stOUTDIG_DevId592_C10_Data_OutTsk2;
} CGEN_tstOUTDIG_DevId592_C1_OutTsk2;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk2 CGEN_stRAMD_DevId583_C00_Data_OutTsk2;
} CGEN_tstRAMD_DevId583_C0_OutTsk2;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_OutTsk2 CGEN_stCDYRXB_DevId736_C2_OutTsk2;
   CGEN_tstCDYTXB_DevId737_C2_OutTsk2 CGEN_stCDYTXB_DevId737_C2_OutTsk2;
} CGEN_tstCANCH_DevId650_C2_OutTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C0_OutTsk2 CGEN_stOUTDIG_DevId563_C0_OutTsk2;
   CGEN_tstOUTDIG_DevId592_C1_OutTsk2 CGEN_stOUTDIG_DevId592_C1_OutTsk2;
   CGEN_tstRAMD_DevId583_C0_OutTsk2 CGEN_stRAMD_DevId583_C0_OutTsk2;
   CGEN_tstCANCH_DevId650_C2_OutTsk2 CGEN_stCANCH_DevId650_C2_OutTsk2;
} CGEN_tstOutTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_DIAG_000722;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G1_DIAG_000724;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G2_DIAG_000726;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G3_DIAG_000734;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G4_DIAG_000728;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G5_DIAG_000730;
   uint16 u16DIAG_AnalogInputsPWR_IN_PWR_G7_DIAG_000732;
} CGEN_tstINANA_DevId520_C00_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputs_IN_ANA_01_DIAG_000635;
   uint16 u16DIAG_AnalogInputs_IN_ANA_02_DIAG_000626;
   uint16 u16DIAG_AnalogInputs_IN_ANA_03_DIAG_000628;
   uint16 u16DIAG_AnalogInputs_IN_ANA_04_DIAG_000630;
   uint16 u16DIAG_AnalogInputs_IN_ANA_05_DIAG_000632;
   uint16 u16DIAG_AnalogInputs_IN_ANA_06_DIAG_000636;
   uint16 u16DIAG_AnalogInputs_IN_ANA_07_DIAG_000638;
   uint16 u16DIAG_AnalogInputs_IN_ANA_08_SEL1_DIAG_000640;
   uint16 u16DIAG_AnalogInputs_IN_ANA_08_SEL2_DIAG_002275;
   uint16 u16DIAG_AnalogInputs_IN_ANA_09_SEL1_DIAG_000642;
   uint16 u16DIAG_AnalogInputs_IN_ANA_09_SEL2_DIAG_002277;
   uint16 u16DIAG_AnalogInputs_IN_ANA_10_SEL1_DIAG_000644;
   uint16 u16DIAG_AnalogInputs_IN_ANA_10_SEL2_DIAG_002279;
   uint16 u16DIAG_AnalogInputs_IN_ANA_11_SEL1_DIAG_000646;
   uint16 u16DIAG_AnalogInputs_IN_ANA_11_SEL2_DIAG_002281;
} CGEN_tstINANA_DevId786_C10_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogSupply_OUT_ANA_PWR_01_DIAG_000745;
   uint16 u16DIAG_AnalogSupply_OUT_ANA_PWR_02_DIAG_000747;
   uint16 u16DIAG_AnalogSupply_OUT_ANA_PWR_03_DIAG_000749;
} CGEN_tstINANA_DevId785_C20_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputsCoolant_IN_ANA_12_DIAG_000693;
   uint16 u16DIAG_AnalogInputsCoolant_IN_ANA_13_DIAG_000695;
} CGEN_tstINANA_DevId798_C30_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_DIAG_000697;
   uint16 u16DIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_DIAG_000699;
} CGEN_tstINANA_DevId799_C40_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_DigitalInputs_IN_DIG_01_DIAG_000005;
   uint16 u16DIAG_DigitalInputs_IN_DIG_02_DIAG_000036;
   uint16 u16DIAG_DigitalInputs_IN_DIG_03_DIAG_000038;
   uint16 u16DIAG_DigitalInputs_IN_DIG_04_DIAG_000040;
   uint16 u16DIAG_DigitalInputs_IN_DIG_05_DIAG_000088;
   uint16 u16DIAG_DigitalInputs_IN_DIG_06_DIAG_000093;
   uint16 u16DIAG_DigitalInputs_IN_DIG_07_DIAG_000089;
   uint16 u16DIAG_DigitalInputs_IN_DIG_08_DIAG_000090;
   uint16 u16DIAG_DigitalInputs_IN_DIG_09_DIAG_000095;
   uint16 u16DIAG_DigitalInputs_IN_DIG_10_DIAG_000097;
   uint16 u16DIAG_DigitalInputs_IN_DIG_11_DIAG_000099;
   uint16 u16DIAG_DigitalInputs_IN_DIG_12_DIAG_000101;
   uint16 u16DIAG_DigitalInputs_IN_DIG_13_DIAG_000009;
   uint16 u16DIAG_DigitalInputs_IN_DIG_14_DIAG_000011;
   uint16 u16DIAG_DigitalInputs_IN_DIG_15_DIAG_000013;
   uint16 u16DIAG_DigitalInputs_IN_DIG_16_DIAG_000015;
   uint16 u16DIAG_DigitalInputs_IN_DIG_17_DIAG_000017;
   uint16 u16DIAG_DigitalInputs_IN_DIG_18_DIAG_000019;
   uint16 u16DIAG_DigitalInputs_IN_DIG_19_DIAG_000021;
   uint16 u16DIAG_DigitalInputs_IN_DIG_20_DIAG_000023;
   uint16 u16DIAG_DigitalInputs_IN_DIG_21_DIAG_000025;
   uint16 u16DIAG_DigitalInputs_IN_DIG_22_DIAG_000027;
   uint16 u16DIAG_DigitalInputs_IN_DIG_23_DIAG_000029;
   uint16 u16DIAG_DigitalInputs_IN_DIG_24_DIAG_000031;
   uint16 u16DIAG_DigitalInputs_IN_DIG_25_DIAG_000033;
   uint16 u16DIAG_DigitalInputs_IN_DIG_26_DIAG_000041;
   uint16 u16DIAG_DigitalInputs_IN_DIG_27_DIAG_000043;
   uint16 u16DIAG_DigitalInputs_IN_DIG_28_DIAG_000045;
   uint16 u16DIAG_DigitalInputs_IN_DIG_29_DIAG_000047;
   uint16 u16DIAG_DigitalInputs_IN_DIG_30_DIAG_000049;
   uint16 u16DIAG_DigitalInputs_IN_DIG_31_DIAG_000051;
   uint16 u16DIAG_DigitalInputs_IN_DIG_32_DIAG_000053;
   uint16 u16DIAG_DigitalInputs_IN_DIG_33_DIAG_000055;
   uint16 u16DIAG_DigitalInputs_IN_DIG_34_DIAG_000057;
   uint16 u16DIAG_DigitalInputs_IN_DIG_35_DIAG_000059;
   uint16 u16DIAG_DigitalInputs_IN_DIG_36_DIAG_000061;
   uint16 u16DIAG_DigitalInputs_IN_DIG_37_DIAG_000063;
   uint16 u16DIAG_DigitalInputs_IN_DIG_38_DIAG_000065;
   uint16 u16DIAG_DigitalInputs_IN_DIG_39_DIAG_000067;
   uint16 u16DIAG_DigitalInputs_IN_DIG_40_DIAG_000069;
   uint16 u16DIAG_DigitalInputs_IN_DIG_41_DIAG_000071;
   uint16 u16DIAG_DigitalInputs_IN_DIG_42_DIAG_000073;
   uint16 u16DIAG_DigitalInputs_IN_DIG_43_DIAG_000075;
   uint16 u16DIAG_DigitalInputs_IN_DIG_44_DIAG_000077;
   uint16 u16DIAG_DigitalInputs_IN_DIG_45_DIAG_000079;
   uint16 u16DIAG_DigitalInputs_IN_DIG_46_DIAG_000081;
   uint16 u16DIAG_DigitalInputs_IN_DIG_48_DIAG_000083;
   uint16 u16DIAG_DigitalInputs_IN_DIG_49_DIAG_000085;
   uint16 u16DIAG_DigitalInputs_IN_DIG_50_DIAG_000091;
} CGEN_tstINDIG_DevId562_C00_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_01_DIAG_000305;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_DIAG_002209;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_01_TD_DIAG_000264;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_02_DIAG_000250;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_03_DIAG_000253;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_04_DIAG_000256;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_DIAG_002211;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_04_TD_DIAG_000319;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_05_DIAG_000259;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_06_DIAG_000262;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_DIAG_002203;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_06_TD_DIAG_000287;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_07_DIAG_000289;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_DIAG_002205;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_07_TD_DIAG_000294;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_08_DIAG_000298;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_DIAG_002207;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_08_TD_DIAG_000303;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_09_DIAG_000265;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_10_DIAG_000269;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_11_DIAG_000272;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_12_DIAG_000284;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_DIAG_002213;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_12_TD_DIAG_000325;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_13_DIAG_000327;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_DIAG_002215;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_13_TD_DIAG_000332;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_14_DIAG_000334;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_DIAG_002217;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_14_TD_DIAG_000339;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_15_DIAG_000344;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_DIAG_002219;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_15_TD_DIAG_000349;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_16_DIAG_000275;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_17_DIAG_000278;
   uint16 u16DIAG_DigitalOutputsSTATIC_OUT_19_DIAG_000310;
} CGEN_tstOUTDIG_DevId563_C00_Data_DiagTsk2;

typedef struct
{
   uint16 u16DIAG_DigitalOutputPWM_OUT_18_PWM_DIAG_002283;
   uint16 u16DIAG_DigitalOutputPWM_OUT_20_PWM_DIAG_000779;
   uint16 u16DIAG_DigitalOutputPWM_OUT_20_SENSE_PULSE_DIAG_002221;
   uint16 u16DIAG_DigitalOutputPWM_OUT_20_TD_DIAG_000784;
   uint16 u16DIAG_DigitalOutputPWM_OUT_21_PWM_DIAG_000787;
   uint16 u16DIAG_DigitalOutputPWM_OUT_21_SENSE_PULSE_DIAG_002223;
   uint16 u16DIAG_DigitalOutputPWM_OUT_21_TD_DIAG_000792;
   uint16 u16DIAG_DigitalOutputPWM_OUT_22_PWM_DIAG_000767;
   uint16 u16DIAG_DigitalOutputPWM_OUT_23_PWM_DIAG_000770;
   uint16 u16DIAG_DigitalOutputPWM_OUT_24_PWM_DIAG_000773;
   uint16 u16DIAG_DigitalOutputPWM_OUT_25_PWM_DIAG_000776;
   uint16 u16DIAG_DigitalOutputPWM_OUT_26_PWM_DIAG_000794;
   uint16 u16DIAG_DigitalOutputPWM_OUT_27_PWM_DIAG_000797;
} CGEN_tstOUTDIG_DevId592_C10_Data_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C00_Data_DiagTsk2 CGEN_stINANA_DevId520_C00_Data_DiagTsk2;
} CGEN_tstINANA_DevId520_C0_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId786_C10_Data_DiagTsk2 CGEN_stINANA_DevId786_C10_Data_DiagTsk2;
} CGEN_tstINANA_DevId786_C1_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId785_C20_Data_DiagTsk2 CGEN_stINANA_DevId785_C20_Data_DiagTsk2;
} CGEN_tstINANA_DevId785_C2_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId798_C30_Data_DiagTsk2 CGEN_stINANA_DevId798_C30_Data_DiagTsk2;
} CGEN_tstINANA_DevId798_C3_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId799_C40_Data_DiagTsk2 CGEN_stINANA_DevId799_C40_Data_DiagTsk2;
} CGEN_tstINANA_DevId799_C4_DiagTsk2;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_DiagTsk2 CGEN_stINDIG_DevId562_C00_Data_DiagTsk2;
} CGEN_tstINDIG_DevId562_C0_DiagTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId563_C00_Data_DiagTsk2 CGEN_stOUTDIG_DevId563_C00_Data_DiagTsk2;
} CGEN_tstOUTDIG_DevId563_C0_DiagTsk2;

typedef struct
{
   CGEN_tstOUTDIG_DevId592_C10_Data_DiagTsk2 CGEN_stOUTDIG_DevId592_C10_Data_DiagTsk2;
} CGEN_tstOUTDIG_DevId592_C1_DiagTsk2;

typedef struct
{
   CGEN_tstINANA_DevId520_C0_DiagTsk2 CGEN_stINANA_DevId520_C0_DiagTsk2;
   CGEN_tstINANA_DevId786_C1_DiagTsk2 CGEN_stINANA_DevId786_C1_DiagTsk2;
   CGEN_tstINANA_DevId785_C2_DiagTsk2 CGEN_stINANA_DevId785_C2_DiagTsk2;
   CGEN_tstINANA_DevId798_C3_DiagTsk2 CGEN_stINANA_DevId798_C3_DiagTsk2;
   CGEN_tstINANA_DevId799_C4_DiagTsk2 CGEN_stINANA_DevId799_C4_DiagTsk2;
   CGEN_tstINDIG_DevId562_C0_DiagTsk2 CGEN_stINDIG_DevId562_C0_DiagTsk2;
   CGEN_tstOUTDIG_DevId563_C0_DiagTsk2 CGEN_stOUTDIG_DevId563_C0_DiagTsk2;
   CGEN_tstOUTDIG_DevId592_C1_DiagTsk2 CGEN_stOUTDIG_DevId592_C1_DiagTsk2;
} CGEN_tstDiagTsk2;

         
         
            
typedef struct
{
   uint16 u16IN_NVM_Parameter_HBrakeTime_002689;
   uint16 u16IN_NVM_Parameter_HMaxActivationTimeTime_002690;
   uint16 u16IN_NVM_Parameter_HOpenLoadDetectTime_002691;
   uint16 u16IN_NVM_Parameter_HOpenLoadIntervalTime_002692;
} CGEN_tstNVMPAR_DevId581_C00_Data_InTsk3;

typedef struct
{
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_01_000821;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_02_000817;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_03_000820;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_04_000823;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_05_000825;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_06_000827;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_07_000816;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_08_000804;
   uint32 u32IN_ACAN_BSG_EXPA_IN_ANA_09_000806;
   uint32 u32IN_ACAN_BSG_EXPA_IN_PWR_000838;
   uint16 u16IN_ACAN_BSG_EXPA_Frequency_002296;
   uint16 u16IN_ACAN_BSG_EXPA_IN_ANA_11_000814;
   uint16 u16IN_ACAN_BSG_EXPA_IN_ANA_12_000811;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G1_000836;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G2_000840;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G3_000829;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G4_000839;
   uint16 u16IN_ACAN_BSG_EXPA_IN_PWR_G5_000831;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_01_HB_SENSE_000934;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_02_HB_SENSE_000901;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_03_SENSE_000904;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_04_SENSE_000907;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_05_HB_SENSE_000912;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_06_HB_SENSE_000889;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_07_HB_SENSE_000888;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_08_HB_SENSE_000969;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_09_HB_SENSE_000981;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_10_HB_SENSE_000977;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_11_SENSE_000974;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_12_SENSE_000960;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_002297;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_13_SENSE_000965;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_14_SENSE_000962;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_15_SENSE_000909;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_16_SENSE_000947;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_17_SENSE_000944;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_18_SENSE_000941;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_19_SENSE_000950;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_20_SENSE_000956;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_21_SENSE_000972;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_002299;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_22_SENSE_000951;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_23_SENSE_000980;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_24_SENSE_000925;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_25_SENSE_000922;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_26_SENSE_000929;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_27_SENSE_000917;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_28_SENSE_000914;
   uint16 u16IN_ACAN_BSG_EXPA_OUT_ANA_PWR_01_000810;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_01_000872;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_02_000878;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_03_000870;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_04_000866;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_05_000864;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_06_000863;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_07_000868;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_08_000883;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_09_000881;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_10_000879;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_11_000860;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_12_000848;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_13_000844;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_14_000858;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_15_000856;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_16_000854;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_17_000853;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_18_000852;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_19_000845;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_20_000850;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_21_000876;
   bool boIN_ACAN_BSG_EXPA_IN_DIG_22_000874;
   bool boIN_ACAN_BSG_EXPA_OUT_12_TD_000958;
   bool boIN_ACAN_BSG_EXPA_OUT_21_TD_000968;
} CGEN_tstMUX4_DevId618_C10_Data_InTsk3;

typedef struct
{
   uint16 u16IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageState_002682;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_29_HB_Ctrl_002672;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_30_HB_Ctrl_002673;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_31_HB_Ctrl_002674;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_32_HB_Ctrl_002675;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_33_HB_Ctrl_002676;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_34_HB_Ctrl_002677;
} CGEN_tstCDYRXB_DevId727_C40_Data_InTsk3;

typedef struct
{
   uint16 u16IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageState_002680;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_01_HB_Ctrl_002664;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_02_HB_Ctrl_002665;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_05_HB_Ctrl_002666;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_06_HB_Ctrl_002667;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_07_HB_Ctrl_002668;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_08_HB_Ctrl_002669;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_09_HB_Ctrl_002670;
   uint8 u8IN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_10_HB_Ctrl_002671;
} CGEN_tstCDYRXB_DevId727_C41_Data_InTsk3;

typedef struct
{
   uint16 u16IN_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageState_002678;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_002639;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_002640;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_002641;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_002642;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_002643;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_002644;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_002645;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_002646;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_002647;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_18_Ctrl_002648;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_002649;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_20_Ctrl_002650;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_21_Ctrl_002651;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_22_Ctrl_002652;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_23_Ctrl_002653;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_24_Ctrl_002654;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_25_Ctrl_002655;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_26_Ctrl_002656;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_27_Ctrl_002657;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_28_Ctrl_002658;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_01_Ctrl_002659;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_02_Ctrl_002660;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_03_Ctrl_002661;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_04_Ctrl_002662;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_002663;
   bool boIN_FMSCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002685;
} CGEN_tstCDYRXB_DevId727_C42_Data_InTsk3;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C00_Data_InTsk3 CGEN_stNVMPAR_DevId581_C00_Data_InTsk3;
} CGEN_tstNVMPAR_DevId581_C0_InTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C10_Data_InTsk3 CGEN_stMUX4_DevId618_C10_Data_InTsk3;
} CGEN_tstMUX4_DevId618_C1_InTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C40_Data_InTsk3 CGEN_stCDYRXB_DevId727_C40_Data_InTsk3;
   CGEN_tstCDYRXB_DevId727_C41_Data_InTsk3 CGEN_stCDYRXB_DevId727_C41_Data_InTsk3;
   CGEN_tstCDYRXB_DevId727_C42_Data_InTsk3 CGEN_stCDYRXB_DevId727_C42_Data_InTsk3;
} CGEN_tstCDYRXB_DevId727_C4_InTsk3;

typedef struct
{
   CGEN_tstNVMPAR_DevId581_C0_InTsk3 CGEN_stNVMPAR_DevId581_C0_InTsk3;
} CGEN_tstNVM_DevId579_C0_InTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C1_InTsk3 CGEN_stMUX4_DevId618_C1_InTsk3;
} CGEN_tstCANCH_DevId617_C1_InTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C4_InTsk3 CGEN_stCDYRXB_DevId727_C4_InTsk3;
} CGEN_tstCANCH_DevId640_C4_InTsk3;

typedef struct
{
   CGEN_tstNVM_DevId579_C0_InTsk3 CGEN_stNVM_DevId579_C0_InTsk3;
   CGEN_tstCANCH_DevId617_C1_InTsk3 CGEN_stCANCH_DevId617_C1_InTsk3;
   CGEN_tstCANCH_DevId640_C4_InTsk3 CGEN_stCANCH_DevId640_C4_InTsk3;
} CGEN_tstInTsk3;

typedef struct
{
   bool boOUT_MCANMaster_DeviceEnable_000800;
} CGEN_tstMCANM_DevId619_C10_Data_OutTsk3;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk3;

typedef struct
{
   int8 i8OUT_ACAN_BSG_EXPA_OUT_01_HB_000936;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_02_HB_000908;
   bool boOUT_ACAN_BSG_EXPA_OUT_03_000902;
   bool boOUT_ACAN_BSG_EXPA_OUT_04_000905;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_05_HB_000891;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_06_HB_000899;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_07_HB_000886;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_08_HB_000897;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_09_HB_000983;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_10_HB_000979;
   bool boOUT_ACAN_BSG_EXPA_OUT_11_000982;
   bool boOUT_ACAN_BSG_EXPA_OUT_12_000932;
   bool boOUT_ACAN_BSG_EXPA_OUT_12_TD_START_000928;
   bool boOUT_ACAN_BSG_EXPA_OUT_13_000911;
   bool boOUT_ACAN_BSG_EXPA_OUT_14_000964;
   bool boOUT_ACAN_BSG_EXPA_OUT_15_000924;
   bool boOUT_ACAN_BSG_EXPA_OUT_16_000921;
   bool boOUT_ACAN_BSG_EXPA_OUT_17_000946;
   bool boOUT_ACAN_BSG_EXPA_OUT_18_000943;
   bool boOUT_ACAN_BSG_EXPA_OUT_19_000930;
   bool boOUT_ACAN_BSG_EXPA_OUT_20_000949;
   bool boOUT_ACAN_BSG_EXPA_OUT_21_000954;
   bool boOUT_ACAN_BSG_EXPA_OUT_21_TD_START_000971;
   bool boOUT_ACAN_BSG_EXPA_OUT_22_000952;
   bool boOUT_ACAN_BSG_EXPA_OUT_23_000970;
   bool boOUT_ACAN_BSG_EXPA_OUT_24_000927;
   bool boOUT_ACAN_BSG_EXPA_OUT_25_000953;
   bool boOUT_ACAN_BSG_EXPA_OUT_26_000913;
   bool boOUT_ACAN_BSG_EXPA_OUT_27_000919;
   bool boOUT_ACAN_BSG_EXPA_OUT_28_000916;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_29_HB_002301;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_30_HB_002303;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_31_HB_002305;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_32_HB_002307;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_33_HB_002309;
   int8 i8OUT_ACAN_BSG_EXPA_OUT_34_HB_002311;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_01_000959;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_02_000937;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_03_000895;
   bool boOUT_ACAN_BSG_EXPA_OUT_OLD_04_000896;
   bool boOUT_ACAN_BSG_EXPA_OUT_SUP_ANA_01_000933;
} CGEN_tstMUX4_DevId618_C10_Data_OutTsk3;

typedef struct
{
   bool boOUT_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageEnable_002683;
} CGEN_tstCDYRXB_DevId727_C40_Data_OutTsk3;

typedef struct
{
   bool boOUT_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageEnable_002681;
} CGEN_tstCDYRXB_DevId727_C41_Data_OutTsk3;

typedef struct
{
   bool boOUT_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_002679;
} CGEN_tstCDYRXB_DevId727_C42_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002501;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002502;
   bool boOUT_FMSCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002565;
} CGEN_tstCDYTXB_DevId728_C40_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002470;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002471;
   bool boOUT_FMSCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002555;
} CGEN_tstCDYTXB_DevId728_C41_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_002602;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_002601;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_002614;
} CGEN_tstCDYTXB_DevId728_C42_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_Val_002600;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_DIAG_002599;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_MessageEnable_002613;
} CGEN_tstCDYTXB_DevId728_C43_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_Val_002596;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_DIAG_002595;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_MessageEnable_002611;
} CGEN_tstCDYTXB_DevId728_C45_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_Val_002594;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_DIAG_002593;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_MessageEnable_002610;
} CGEN_tstCDYTXB_DevId728_C46_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_002592;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_002591;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_002609;
} CGEN_tstCDYTXB_DevId728_C47_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_002590;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_002589;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_002608;
} CGEN_tstCDYTXB_DevId728_C48_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_002588;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_002587;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_002607;
} CGEN_tstCDYTXB_DevId728_C49_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_002586;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_002585;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_002606;
} CGEN_tstCDYTXB_DevId728_C410_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_002584;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_002583;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_002605;
} CGEN_tstCDYTXB_DevId728_C411_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_002582;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_002581;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_002604;
} CGEN_tstCDYTXB_DevId728_C412_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_002580;
   uint16 u16OUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_002579;
   bool boOUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_002603;
} CGEN_tstCDYTXB_DevId728_C413_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_Value_002637;
   bool boOUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_MessageEnable_002638;
} CGEN_tstCDYTXB_DevId728_C414_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_BatteryVoltage_002358;
   bool boOUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_MessageEnable_002365;
} CGEN_tstCDYTXB_DevId728_C415_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_002625;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_002626;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_002634;
} CGEN_tstCDYTXB_DevId728_C416_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_002623;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_002624;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_002633;
} CGEN_tstCDYTXB_DevId728_C417_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_002621;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_002622;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_002632;
} CGEN_tstCDYTXB_DevId728_C418_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_002619;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_002620;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_002631;
} CGEN_tstCDYTXB_DevId728_C419_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_002617;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_002618;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_002630;
} CGEN_tstCDYTXB_DevId728_C420_Data_OutTsk3;

typedef struct
{
   uint32 u32OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_Val_002628;
   uint16 u16OUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_002627;
   bool boOUT_FMSCAN_Tx_Pwr_PWR_Sts_MessageEnable_002635;
} CGEN_tstCDYTXB_DevId728_C421_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_002408;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_002409;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_002431;
} CGEN_tstCDYTXB_DevId728_C422_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_002406;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_002407;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_002430;
} CGEN_tstCDYTXB_DevId728_C423_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_002404;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_002405;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_002429;
} CGEN_tstCDYTXB_DevId728_C424_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_002402;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_002403;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_002428;
} CGEN_tstCDYTXB_DevId728_C425_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_002400;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_002401;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_002427;
} CGEN_tstCDYTXB_DevId728_C426_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_002398;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_002399;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_002426;
} CGEN_tstCDYTXB_DevId728_C427_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_002396;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_002397;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_002425;
} CGEN_tstCDYTXB_DevId728_C428_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_002394;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_002395;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_002424;
} CGEN_tstCDYTXB_DevId728_C429_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_002392;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_002393;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_002423;
} CGEN_tstCDYTXB_DevId728_C430_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_002390;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_002391;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_002422;
} CGEN_tstCDYTXB_DevId728_C431_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_002388;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_002389;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_002421;
} CGEN_tstCDYTXB_DevId728_C432_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_002386;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_002387;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_002420;
} CGEN_tstCDYTXB_DevId728_C433_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_002384;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_002385;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_002419;
} CGEN_tstCDYTXB_DevId728_C434_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_002382;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_002383;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_002418;
} CGEN_tstCDYTXB_DevId728_C435_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_002380;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_002381;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_002417;
} CGEN_tstCDYTXB_DevId728_C436_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_002378;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_002379;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_002416;
} CGEN_tstCDYTXB_DevId728_C437_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_002376;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_002377;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_002415;
} CGEN_tstCDYTXB_DevId728_C438_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_002374;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_002375;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_002414;
} CGEN_tstCDYTXB_DevId728_C439_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_002372;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_002373;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_002413;
} CGEN_tstCDYTXB_DevId728_C440_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_002370;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_002371;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_002412;
} CGEN_tstCDYTXB_DevId728_C441_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_002368;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_002369;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_002411;
} CGEN_tstCDYTXB_DevId728_C442_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_002366;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_002367;
   bool boOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_002410;
} CGEN_tstCDYTXB_DevId728_C443_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_002615;
   uint16 u16OUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_002616;
   bool boOUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_002629;
} CGEN_tstCDYTXB_DevId728_C444_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_DIAG_002539;
   bool boOUT_FMSCAN_Tx_Out_Out_34_Sts_MessageEnable_002578;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_34_Sts_Out_STATUS_002541;
} CGEN_tstCDYTXB_DevId728_C445_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_DIAG_002536;
   bool boOUT_FMSCAN_Tx_Out_Out_33_Sts_MessageEnable_002577;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_33_Sts_Out_STATUS_002538;
} CGEN_tstCDYTXB_DevId728_C446_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_DIAG_002533;
   bool boOUT_FMSCAN_Tx_Out_Out_32_Sts_MessageEnable_002576;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_32_Sts_Out_STATUS_002535;
} CGEN_tstCDYTXB_DevId728_C447_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_DIAG_002530;
   bool boOUT_FMSCAN_Tx_Out_Out_31_Sts_MessageEnable_002575;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_31_Sts_Out_STATUS_002532;
} CGEN_tstCDYTXB_DevId728_C448_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_DIAG_002527;
   bool boOUT_FMSCAN_Tx_Out_Out_30_Sts_MessageEnable_002574;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_30_Sts_Out_STATUS_002529;
} CGEN_tstCDYTXB_DevId728_C449_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_DIAG_002524;
   bool boOUT_FMSCAN_Tx_Out_Out_29_Sts_MessageEnable_002573;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_29_Sts_Out_STATUS_002526;
} CGEN_tstCDYTXB_DevId728_C450_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_DIAG_002521;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_SENSE_002522;
   bool boOUT_FMSCAN_Tx_Out_Out_28_Sts_MessageEnable_002572;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_28_Sts_Out_STATUS_002523;
} CGEN_tstCDYTXB_DevId728_C451_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_DIAG_002518;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_SENSE_002519;
   bool boOUT_FMSCAN_Tx_Out_Out_27_Sts_MessageEnable_002571;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_27_Sts_Out_STATUS_002520;
} CGEN_tstCDYTXB_DevId728_C452_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_DIAG_002515;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_SENSE_002516;
   bool boOUT_FMSCAN_Tx_Out_Out_26_Sts_MessageEnable_002570;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_26_Sts_Out_STATUS_002517;
} CGEN_tstCDYTXB_DevId728_C453_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_DIAG_002512;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_SENSE_002513;
   bool boOUT_FMSCAN_Tx_Out_Out_25_Sts_MessageEnable_002569;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_25_Sts_Out_STATUS_002514;
} CGEN_tstCDYTXB_DevId728_C454_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_DIAG_002509;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_SENSE_002510;
   bool boOUT_FMSCAN_Tx_Out_Out_24_Sts_MessageEnable_002568;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_24_Sts_Out_STATUS_002511;
} CGEN_tstCDYTXB_DevId728_C455_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_DIAG_002506;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_SENSE_002507;
   bool boOUT_FMSCAN_Tx_Out_Out_23_Sts_MessageEnable_002567;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_23_Sts_Out_STATUS_002508;
} CGEN_tstCDYTXB_DevId728_C456_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_DIAG_002503;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_SENSE_002504;
   bool boOUT_FMSCAN_Tx_Out_Out_22_Sts_MessageEnable_002566;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_22_Sts_Out_STATUS_002505;
} CGEN_tstCDYTXB_DevId728_C457_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_DIAG_002496;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_SENSE_002497;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_002500;
   bool boOUT_FMSCAN_Tx_Out_Out_21_Sts_MessageEnable_002684;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_21_Sts_Out_STATUS_002498;
   bool boOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_002499;
} CGEN_tstCDYTXB_DevId728_C458_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_DIAG_002493;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_SENSE_002494;
   bool boOUT_FMSCAN_Tx_Out_Out_20_Sts_MessageEnable_002563;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_20_Sts_Out_STATUS_002495;
} CGEN_tstCDYTXB_DevId728_C459_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_DIAG_002490;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_SENSE_002491;
   bool boOUT_FMSCAN_Tx_Out_Out_19_Sts_MessageEnable_002562;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_19_Sts_Out_STATUS_002492;
} CGEN_tstCDYTXB_DevId728_C460_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_DIAG_002487;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_SENSE_002488;
   bool boOUT_FMSCAN_Tx_Out_Out_18_Sts_MessageEnable_002561;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_18_Sts_Out_STATUS_002489;
} CGEN_tstCDYTXB_DevId728_C461_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_DIAG_002484;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_SENSE_002485;
   bool boOUT_FMSCAN_Tx_Out_Out_17_Sts_MessageEnable_002560;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_17_Sts_Out_STATUS_002486;
} CGEN_tstCDYTXB_DevId728_C462_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_DIAG_002481;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_SENSE_002482;
   bool boOUT_FMSCAN_Tx_Out_Out_16_Sts_MessageEnable_002559;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_16_Sts_Out_STATUS_002483;
} CGEN_tstCDYTXB_DevId728_C463_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_DIAG_002478;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_SENSE_002479;
   bool boOUT_FMSCAN_Tx_Out_Out_15_Sts_MessageEnable_002558;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_15_Sts_Out_STATUS_002480;
} CGEN_tstCDYTXB_DevId728_C464_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_DIAG_002475;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_SENSE_002476;
   bool boOUT_FMSCAN_Tx_Out_Out_14_Sts_MessageEnable_002557;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_14_Sts_Out_STATUS_002477;
} CGEN_tstCDYTXB_DevId728_C465_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_DIAG_002472;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_SENSE_002473;
   bool boOUT_FMSCAN_Tx_Out_Out_13_Sts_MessageEnable_002556;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_13_Sts_Out_STATUS_002474;
} CGEN_tstCDYTXB_DevId728_C466_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_DIAG_002465;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_SENSE_002466;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_002469;
   bool boOUT_FMSCAN_Tx_Out_Out_12_Sts_MessageEnable_002554;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_12_Sts_Out_STATUS_002467;
   bool boOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_002468;
} CGEN_tstCDYTXB_DevId728_C467_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_DIAG_002462;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_SENSE_002463;
   bool boOUT_FMSCAN_Tx_Out_Out_11_Sts_MessageEnable_002552;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_11_Sts_Out_STATUS_002464;
} CGEN_tstCDYTXB_DevId728_C468_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_DIAG_002459;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_SENSE_002460;
   bool boOUT_FMSCAN_Tx_Out_Out_10_Sts_MessageEnable_002551;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_10_Sts_Out_STATUS_002461;
} CGEN_tstCDYTXB_DevId728_C469_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_DIAG_002456;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_SENSE_002457;
   bool boOUT_FMSCAN_Tx_Out_Out_09_Sts_MessageEnable_002550;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_09_Sts_Out_STATUS_002458;
} CGEN_tstCDYTXB_DevId728_C470_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_DIAG_002453;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_SENSE_002454;
   bool boOUT_FMSCAN_Tx_Out_Out_08_Sts_MessageEnable_002549;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_08_Sts_Out_STATUS_002455;
} CGEN_tstCDYTXB_DevId728_C471_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_DIAG_002450;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_SENSE_002451;
   bool boOUT_FMSCAN_Tx_Out_Out_07_Sts_MessageEnable_002548;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_07_Sts_Out_STATUS_002452;
} CGEN_tstCDYTXB_DevId728_C472_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_DIAG_002447;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_SENSE_002448;
   bool boOUT_FMSCAN_Tx_Out_Out_06_Sts_MessageEnable_002547;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_06_Sts_Out_STATUS_002449;
} CGEN_tstCDYTXB_DevId728_C473_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_DIAG_002444;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_SENSE_002445;
   bool boOUT_FMSCAN_Tx_Out_Out_05_Sts_MessageEnable_002546;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_05_Sts_Out_STATUS_002446;
} CGEN_tstCDYTXB_DevId728_C474_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_DIAG_002441;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_SENSE_002442;
   bool boOUT_FMSCAN_Tx_Out_Out_04_Sts_MessageEnable_002545;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_04_Sts_Out_STATUS_002443;
} CGEN_tstCDYTXB_DevId728_C475_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_DIAG_002438;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_SENSE_002439;
   bool boOUT_FMSCAN_Tx_Out_Out_03_Sts_MessageEnable_002544;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_03_Sts_Out_STATUS_002440;
} CGEN_tstCDYTXB_DevId728_C476_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_DIAG_002435;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_SENSE_002436;
   bool boOUT_FMSCAN_Tx_Out_Out_02_Sts_MessageEnable_002543;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_02_Sts_Out_STATUS_002437;
} CGEN_tstCDYTXB_DevId728_C477_Data_OutTsk3;

typedef struct
{
   uint16 u16OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_DIAG_002432;
   uint16 u16OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_SENSE_002433;
   bool boOUT_FMSCAN_Tx_Out_Out_01_Sts_MessageEnable_002542;
   uint8 u8OUT_FMSCAN_Tx_Out_Out_01_Sts_Out_STATUS_002434;
} CGEN_tstCDYTXB_DevId728_C478_Data_OutTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C10_Data_OutTsk3 CGEN_stMUX4_DevId618_C10_Data_OutTsk3;
} CGEN_tstMUX4_DevId618_C1_OutTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C40_Data_OutTsk3 CGEN_stCDYRXB_DevId727_C40_Data_OutTsk3;
   CGEN_tstCDYRXB_DevId727_C41_Data_OutTsk3 CGEN_stCDYRXB_DevId727_C41_Data_OutTsk3;
   CGEN_tstCDYRXB_DevId727_C42_Data_OutTsk3 CGEN_stCDYRXB_DevId727_C42_Data_OutTsk3;
} CGEN_tstCDYRXB_DevId727_C4_OutTsk3;

typedef struct
{
   CGEN_tstCDYTXB_DevId728_C40_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C40_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C41_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C41_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C42_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C42_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C43_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C43_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C45_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C45_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C46_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C46_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C47_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C47_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C48_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C48_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C49_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C49_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C410_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C410_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C411_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C411_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C412_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C412_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C413_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C413_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C414_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C414_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C415_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C415_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C416_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C416_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C417_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C417_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C418_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C418_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C419_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C419_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C420_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C420_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C421_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C421_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C422_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C422_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C423_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C423_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C424_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C424_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C425_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C425_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C426_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C426_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C427_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C427_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C428_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C428_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C429_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C429_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C430_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C430_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C431_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C431_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C432_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C432_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C433_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C433_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C434_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C434_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C435_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C435_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C436_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C436_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C437_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C437_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C438_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C438_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C439_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C439_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C440_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C440_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C441_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C441_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C442_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C442_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C443_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C443_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C444_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C444_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C445_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C445_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C446_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C446_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C447_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C447_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C448_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C448_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C449_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C449_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C450_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C450_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C451_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C451_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C452_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C452_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C453_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C453_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C454_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C454_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C455_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C455_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C456_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C456_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C457_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C457_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C458_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C458_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C459_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C459_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C460_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C460_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C461_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C461_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C462_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C462_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C463_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C463_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C464_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C464_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C465_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C465_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C466_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C466_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C467_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C467_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C468_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C468_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C469_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C469_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C470_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C470_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C471_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C471_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C472_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C472_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C473_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C473_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C474_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C474_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C475_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C475_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C476_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C476_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C477_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C477_Data_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C478_Data_OutTsk3 CGEN_stCDYTXB_DevId728_C478_Data_OutTsk3;
} CGEN_tstCDYTXB_DevId728_C4_OutTsk3;

typedef struct
{
   CGEN_tstMCANM_DevId619_C10_Data_OutTsk3 CGEN_stMCANM_DevId619_C10_Data_OutTsk3;
} CGEN_tstMCANM_DevId619_C1_OutTsk3;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk3 CGEN_stRAMD_DevId583_C00_Data_OutTsk3;
} CGEN_tstRAMD_DevId583_C0_OutTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C1_OutTsk3 CGEN_stMUX4_DevId618_C1_OutTsk3;
} CGEN_tstCANCH_DevId617_C1_OutTsk3;

typedef struct
{
   CGEN_tstCDYRXB_DevId727_C4_OutTsk3 CGEN_stCDYRXB_DevId727_C4_OutTsk3;
   CGEN_tstCDYTXB_DevId728_C4_OutTsk3 CGEN_stCDYTXB_DevId728_C4_OutTsk3;
} CGEN_tstCANCH_DevId640_C4_OutTsk3;

typedef struct
{
   CGEN_tstMCANM_DevId619_C1_OutTsk3 CGEN_stMCANM_DevId619_C1_OutTsk3;
   CGEN_tstRAMD_DevId583_C0_OutTsk3 CGEN_stRAMD_DevId583_C0_OutTsk3;
   CGEN_tstCANCH_DevId617_C1_OutTsk3 CGEN_stCANCH_DevId617_C1_OutTsk3;
   CGEN_tstCANCH_DevId640_C4_OutTsk3 CGEN_stCANCH_DevId640_C4_OutTsk3;
} CGEN_tstOutTsk3;

typedef struct
{
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_01_DIAG_000815;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_02_DIAG_000819;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_03_DIAG_000822;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_04_DIAG_000824;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_05_DIAG_000826;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_06_DIAG_000828;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_07_DIAG_000803;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_08_DIAG_000805;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_09_DIAG_000807;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_11_DIAG_000812;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_ANA_12_DIAG_000818;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_01_DIAG_000871;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_02_DIAG_000869;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_03_DIAG_000867;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_04_DIAG_000865;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_05_DIAG_000859;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_06_DIAG_000862;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_07_DIAG_000882;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_08_DIAG_000884;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_09_DIAG_000880;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_10_DIAG_000877;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_11_DIAG_000849;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_12_DIAG_000841;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_13_DIAG_000843;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_14_DIAG_000857;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_15_DIAG_000855;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_16_DIAG_000847;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_17_DIAG_000861;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_18_DIAG_000851;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_19_DIAG_000842;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_20_DIAG_000846;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_21_DIAG_000875;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_DIG_22_DIAG_000873;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_DIAG_000837;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G1_DIAG_000835;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G2_DIAG_000830;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G3_DIAG_000833;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G4_DIAG_000832;
   uint16 u16DIAG_ACAN_BSG_EXPA_IN_PWR_G5_DIAG_000834;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_01_HB_DIAG_000935;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_02_HB_DIAG_000910;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_03_DIAG_000903;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_04_DIAG_000906;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_05_HB_DIAG_000900;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_06_HB_DIAG_000898;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_07_HB_DIAG_000887;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_08_HB_DIAG_000890;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_09_HB_DIAG_000976;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_10_HB_DIAG_000978;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_11_DIAG_000975;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_12_DIAG_000931;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_DIAG_002298;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_12_TD_DIAG_000957;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_13_DIAG_000926;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_14_DIAG_000963;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_15_DIAG_000961;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_16_DIAG_000948;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_17_DIAG_000945;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_18_DIAG_000942;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_19_DIAG_000939;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_20_DIAG_000938;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_21_DIAG_000966;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_DIAG_002300;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_21_TD_DIAG_000973;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_22_DIAG_000955;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_23_DIAG_000967;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_24_DIAG_000940;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_25_DIAG_000923;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_26_DIAG_000920;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_27_DIAG_000918;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_28_DIAG_000915;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_29_HB_DIAG_002302;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_30_HB_DIAG_002304;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_31_HB_DIAG_002306;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_32_HB_DIAG_002308;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_33_HB_DIAG_002310;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_34_HB_DIAG_002312;
   uint16 u16DIAG_ACAN_BSG_EXPA_OUT_ANA_PWR_01_DIAG_000813;
} CGEN_tstMUX4_DevId618_C10_Data_DiagTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C10_Data_DiagTsk3 CGEN_stMUX4_DevId618_C10_Data_DiagTsk3;
} CGEN_tstMUX4_DevId618_C1_DiagTsk3;

typedef struct
{
   CGEN_tstMUX4_DevId618_C1_DiagTsk3 CGEN_stMUX4_DevId618_C1_DiagTsk3;
} CGEN_tstCANCH_DevId617_C1_DiagTsk3;

typedef struct
{
   CGEN_tstCANCH_DevId617_C1_DiagTsk3 CGEN_stCANCH_DevId617_C1_DiagTsk3;
} CGEN_tstDiagTsk3;

         
         
            
typedef struct
{
   uint32 u32IN_DateandTime_LocalTime_001317;
   uint32 u32IN_DateandTime_SystemTime_001323;
   uint32 u32IN_DateandTime_TicksCount_001325;
} CGEN_tstDATETIME_DevId557_C00_Data_InTsk4;

typedef struct
{
   uint32 u32IN_AnalogInputsPWR_IN_PWR_000721;
} CGEN_tstINANA_DevId520_C00_Data_InTsk4;

typedef struct
{
   bool boIN_DigitalInputs_IN_DIG_36_000060;
} CGEN_tstINDIG_DevId562_C00_Data_InTsk4;

typedef struct
{
   uint32 u32IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_NewSystemTime_001679;
   uint16 u16IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageState_001713;
   uint8 u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_HourOffset_001681;
   uint8 u8IN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_MinuteOffset_001680;
   bool boIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_SetTime_001678;
} CGEN_tstCDYRXB_DevId736_C23_Data_InTsk4;

typedef struct
{
   uint16 u16IN_NodeDNR_DNR_Position_DeviceState_002273;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_D1_001352;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_D4_001353;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_D7_001354;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_DM_001355;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_MsgCounter_001356;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_N_001351;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_R1_001350;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_RM_001349;
   uint8 u8IN_NodeDNR_DNR_Position_DNR_Position_SwitchStatus_001357;
} CGEN_tstLINRX_DevId566_C00_Data_InTsk4;

typedef struct
{
   uint16 u16IN_NodeMFL_MFL_BtnInfo_DeviceState_002272;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn1_001361;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn10_001370;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn2_001362;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3_001363;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3LPress_001372;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3SPress_001371;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4_001364;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4LPress_001374;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4SPress_001373;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5_001365;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5LPress_001376;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5SPress_001375;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn6_001366;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn7_001367;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn8_001368;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn9_001369;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorLoc_001360;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorType_001359;
   uint8 u8IN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_MsgCounter_001358;
} CGEN_tstLINRX_DevId566_C01_Data_InTsk4;

typedef struct
{
   uint16 u16IN_TSUD_ShaftSpeed_001300;
   uint16 u16IN_TSUD_VehicleSpeed_001302;
} CGEN_tstTSUD_DevId824_C00_Data_InTsk4;

typedef struct
{
   int16 i16IN_InertianSensor_Accelerometer_Ax_002138;
   int16 i16IN_InertianSensor_Accelerometer_Ay_002137;
   int16 i16IN_InertianSensor_Accelerometer_Az_002136;
} CGEN_tstINSDA_DevId838_C00_Data_InTsk4;

typedef struct
{
   uint16 u16IN_LinSlave_DeviceState_002325;
} CGEN_tstLINS_DevId840_C00_Data_InTsk4;

typedef struct
{
   CGEN_tstLINRX_DevId566_C00_Data_InTsk4 CGEN_stLINRX_DevId566_C00_Data_InTsk4;
   CGEN_tstLINRX_DevId566_C01_Data_InTsk4 CGEN_stLINRX_DevId566_C01_Data_InTsk4;
} CGEN_tstLINRX_DevId566_C0_InTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C23_Data_InTsk4 CGEN_stCDYRXB_DevId736_C23_Data_InTsk4;
} CGEN_tstCDYRXB_DevId736_C2_InTsk4;

typedef struct
{
   CGEN_tstLINRX_DevId566_C0_InTsk4 CGEN_stLINRX_DevId566_C0_InTsk4;
} CGEN_tstLINND_DevId565_C0_InTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C00_Data_InTsk4 CGEN_stINSDA_DevId838_C00_Data_InTsk4;
} CGEN_tstINSDA_DevId838_C0_InTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C00_Data_InTsk4 CGEN_stDATETIME_DevId557_C00_Data_InTsk4;
} CGEN_tstDATETIME_DevId557_C0_InTsk4;

typedef struct
{
   CGEN_tstINANA_DevId520_C00_Data_InTsk4 CGEN_stINANA_DevId520_C00_Data_InTsk4;
} CGEN_tstINANA_DevId520_C0_InTsk4;

typedef struct
{
   CGEN_tstINDIG_DevId562_C00_Data_InTsk4 CGEN_stINDIG_DevId562_C00_Data_InTsk4;
} CGEN_tstINDIG_DevId562_C0_InTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_InTsk4 CGEN_stCDYRXB_DevId736_C2_InTsk4;
} CGEN_tstCANCH_DevId650_C2_InTsk4;

typedef struct
{
   CGEN_tstLINND_DevId565_C0_InTsk4 CGEN_stLINND_DevId565_C0_InTsk4;
} CGEN_tstLINCH_DevId564_C0_InTsk4;

typedef struct
{
   CGEN_tstTSUD_DevId824_C00_Data_InTsk4 CGEN_stTSUD_DevId824_C00_Data_InTsk4;
} CGEN_tstTSUD_DevId824_C0_InTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C0_InTsk4 CGEN_stINSDA_DevId838_C0_InTsk4;
} CGEN_tstINSD_DevId837_C0_InTsk4;

typedef struct
{
   CGEN_tstLINS_DevId840_C00_Data_InTsk4 CGEN_stLINS_DevId840_C00_Data_InTsk4;
} CGEN_tstLINS_DevId840_C0_InTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C0_InTsk4 CGEN_stDATETIME_DevId557_C0_InTsk4;
   CGEN_tstINANA_DevId520_C0_InTsk4 CGEN_stINANA_DevId520_C0_InTsk4;
   CGEN_tstINDIG_DevId562_C0_InTsk4 CGEN_stINDIG_DevId562_C0_InTsk4;
   CGEN_tstCANCH_DevId650_C2_InTsk4 CGEN_stCANCH_DevId650_C2_InTsk4;
   CGEN_tstLINCH_DevId564_C0_InTsk4 CGEN_stLINCH_DevId564_C0_InTsk4;
   CGEN_tstTSUD_DevId824_C0_InTsk4 CGEN_stTSUD_DevId824_C0_InTsk4;
   CGEN_tstINSD_DevId837_C0_InTsk4 CGEN_stINSD_DevId837_C0_InTsk4;
   CGEN_tstLINS_DevId840_C0_InTsk4 CGEN_stLINS_DevId840_C0_InTsk4;
} CGEN_tstInTsk4;

typedef struct
{
   uint32 u32OUT_DateandTime_NewSystemTime_001320;
   int8 i8OUT_DateandTime_HourOffset_001316;
   int8 i8OUT_DateandTime_MinuteOffset_001319;
   bool boOUT_DateandTime_SetTime_001321;
} CGEN_tstDATETIME_DevId557_C00_Data_OutTsk4;

typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C00_Data_OutTsk4;

typedef struct
{
   bool boOUT_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageEnable_001712;
} CGEN_tstCDYRXB_DevId736_C23_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Date_DateTime_SetTime_Sts_DateTime_DIAG_001808;
   bool boOUT_PCAN_Tx_Date_DateTime_SetTime_Sts_MessageEnable_001814;
} CGEN_tstCDYTXB_DevId737_C211_Data_OutTsk4;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_DateTime_TicksCount_001811;
   bool boOUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_MessageEnable_001816;
} CGEN_tstCDYTXB_DevId737_C212_Data_OutTsk4;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_SystemTime_001809;
   uint16 u16OUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_DIAG_001810;
   bool boOUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_MessageEnable_001815;
} CGEN_tstCDYTXB_DevId737_C213_Data_OutTsk4;

typedef struct
{
   uint32 u32OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_LocalTime_001807;
   uint16 u16OUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_DIAG_001806;
   bool boOUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_MessageEnable_001813;
} CGEN_tstCDYTXB_DevId737_C214_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_001804;
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_DIAG_001803;
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_001802;
   uint16 u16OUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_DIAG_001801;
   bool boOUT_PCAN_Tx_Tsu_TSU_Sts_MessageEnable_001805;
} CGEN_tstCDYTXB_DevId737_C234_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Acc_Lin_Sts_BatteryVoltage_001647;
   bool boOUT_PCAN_Tx_Acc_Lin_Sts_Button_KL15_001648;
   bool boOUT_PCAN_Tx_Acc_Lin_Sts_MessageEnable_001677;
} CGEN_tstCDYTXB_DevId737_C294_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_PCAN_Tx_Acc_ACCELEROMETER_X_002131;
   uint16 u16OUT_PCAN_Tx_Acc_ACCELEROMETER_Y_002132;
   uint16 u16OUT_PCAN_Tx_Acc_ACCELEROMETER_Z_002133;
   bool boOUT_PCAN_Tx_Acc_ACCELEROMETER_MessageEnable_002134;
} CGEN_tstCDYTXB_DevId737_C295_Data_OutTsk4;

typedef struct
{
   uint16 u16OUT_Tester_1_BSG_STATUS_BatteryVoltage_001395;
   uint8 u8OUT_Tester_1_BSG_STATUS_Button_KL15_001389;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_Normal_001390;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_OV1_001391;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_OV2_001392;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_UV1_001393;
   uint8 u8OUT_Tester_1_BSG_STATUS_Voltage_UV2_001394;
} CGEN_tstLINTX_DevId567_C01_Data_OutTsk4;

typedef struct
{
   bool boOUT_LIN_01_LinNetworkRequest1_001396;
   uint8 u8OUT_LIN_01_ScheduleTable_001397;
} CGEN_tstLINCH_DevId564_C00_Data_OutTsk4;

typedef struct
{
   bool boOUT_TSUD_DeviceEnable_001297;
   uint8 u8OUT_TSUD_SetDiagWriteOdoResponse_001304;
} CGEN_tstTSUD_DevId824_C00_Data_OutTsk4;

typedef struct
{
   bool boOUT_InertianSensor_Accelerometer_DeviceEnable_002135;
} CGEN_tstINSDA_DevId838_C00_Data_OutTsk4;

typedef struct
{
   uint8 au8OUT_LinSlave_SetFrameLss1B_002326[4];
   uint8 au8OUT_LinSlave_SetFrameMlfB_002327[4];
   bool boOUT_LinSlave_WakeupRequest_002328;
} CGEN_tstLINS_DevId840_C00_Data_OutTsk4;

typedef struct
{
   CGEN_tstLINTX_DevId567_C01_Data_OutTsk4 CGEN_stLINTX_DevId567_C01_Data_OutTsk4;
} CGEN_tstLINTX_DevId567_C0_OutTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C23_Data_OutTsk4 CGEN_stCDYRXB_DevId736_C23_Data_OutTsk4;
} CGEN_tstCDYRXB_DevId736_C2_OutTsk4;

typedef struct
{
   CGEN_tstCDYTXB_DevId737_C211_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C211_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C212_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C212_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C213_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C213_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C214_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C214_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C234_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C234_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C294_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C294_Data_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C295_Data_OutTsk4 CGEN_stCDYTXB_DevId737_C295_Data_OutTsk4;
} CGEN_tstCDYTXB_DevId737_C2_OutTsk4;

typedef struct
{
   CGEN_tstLINTX_DevId567_C0_OutTsk4 CGEN_stLINTX_DevId567_C0_OutTsk4;
} CGEN_tstLINND_DevId565_C0_OutTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C00_Data_OutTsk4 CGEN_stINSDA_DevId838_C00_Data_OutTsk4;
} CGEN_tstINSDA_DevId838_C0_OutTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C00_Data_OutTsk4 CGEN_stDATETIME_DevId557_C00_Data_OutTsk4;
} CGEN_tstDATETIME_DevId557_C0_OutTsk4;

typedef struct
{
   CGEN_tstRAMD_DevId583_C00_Data_OutTsk4 CGEN_stRAMD_DevId583_C00_Data_OutTsk4;
} CGEN_tstRAMD_DevId583_C0_OutTsk4;

typedef struct
{
   CGEN_tstCDYRXB_DevId736_C2_OutTsk4 CGEN_stCDYRXB_DevId736_C2_OutTsk4;
   CGEN_tstCDYTXB_DevId737_C2_OutTsk4 CGEN_stCDYTXB_DevId737_C2_OutTsk4;
} CGEN_tstCANCH_DevId650_C2_OutTsk4;

typedef struct
{
   CGEN_tstLINND_DevId565_C0_OutTsk4 CGEN_stLINND_DevId565_C0_OutTsk4;
   CGEN_tstLINCH_DevId564_C00_Data_OutTsk4 CGEN_stLINCH_DevId564_C00_Data_OutTsk4;
} CGEN_tstLINCH_DevId564_C0_OutTsk4;

typedef struct
{
   CGEN_tstTSUD_DevId824_C00_Data_OutTsk4 CGEN_stTSUD_DevId824_C00_Data_OutTsk4;
} CGEN_tstTSUD_DevId824_C0_OutTsk4;

typedef struct
{
   CGEN_tstINSDA_DevId838_C0_OutTsk4 CGEN_stINSDA_DevId838_C0_OutTsk4;
} CGEN_tstINSD_DevId837_C0_OutTsk4;

typedef struct
{
   CGEN_tstLINS_DevId840_C00_Data_OutTsk4 CGEN_stLINS_DevId840_C00_Data_OutTsk4;
} CGEN_tstLINS_DevId840_C0_OutTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C0_OutTsk4 CGEN_stDATETIME_DevId557_C0_OutTsk4;
   CGEN_tstRAMD_DevId583_C0_OutTsk4 CGEN_stRAMD_DevId583_C0_OutTsk4;
   CGEN_tstCANCH_DevId650_C2_OutTsk4 CGEN_stCANCH_DevId650_C2_OutTsk4;
   CGEN_tstLINCH_DevId564_C0_OutTsk4 CGEN_stLINCH_DevId564_C0_OutTsk4;
   CGEN_tstTSUD_DevId824_C0_OutTsk4 CGEN_stTSUD_DevId824_C0_OutTsk4;
   CGEN_tstINSD_DevId837_C0_OutTsk4 CGEN_stINSD_DevId837_C0_OutTsk4;
   CGEN_tstLINS_DevId840_C0_OutTsk4 CGEN_stLINS_DevId840_C0_OutTsk4;
} CGEN_tstOutTsk4;

typedef struct
{
   uint16 u16DIAG_DateandTime_LocalTime_DIAG_001318;
   uint16 u16DIAG_DateandTime_SetTime_DIAG_001322;
   uint16 u16DIAG_DateandTime_SystemTime_DIAG_001324;
} CGEN_tstDATETIME_DevId557_C00_Data_DiagTsk4;

typedef struct
{
   uint16 u16DIAG_TSUD_ShaftSpeed_DIAG_001301;
   uint16 u16DIAG_TSUD_VehicleSpeed_DIAG_001303;
} CGEN_tstTSUD_DevId824_C00_Data_DiagTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C00_Data_DiagTsk4 CGEN_stDATETIME_DevId557_C00_Data_DiagTsk4;
} CGEN_tstDATETIME_DevId557_C0_DiagTsk4;

typedef struct
{
   CGEN_tstTSUD_DevId824_C00_Data_DiagTsk4 CGEN_stTSUD_DevId824_C00_Data_DiagTsk4;
} CGEN_tstTSUD_DevId824_C0_DiagTsk4;

typedef struct
{
   CGEN_tstDATETIME_DevId557_C0_DiagTsk4 CGEN_stDATETIME_DevId557_C0_DiagTsk4;
   CGEN_tstTSUD_DevId824_C0_DiagTsk4 CGEN_stTSUD_DevId824_C0_DiagTsk4;
} CGEN_tstDiagTsk4;

         
      
/* End ProcessImage */

/* Begin Buffer RAM Device */
    
         
typedef struct
{
   bool boINOUT_RAMDevice_boSystemWake_000003;
} CGEN_tstRAMD_DevId583_C0;

      
/* End Buffer RAM Device */

/* Begin Nvm Buffer */
    
         
typedef struct
{
   uint16 u16HBrakeTime;
   uint16 u16HOpenLoadDetectTime;
   uint16 u16HMaxActivationTimeTime;
   uint16 u16HOpenLoadIntervalTime;
   uint16 u16ModelHoldMinTimeAfterPOR;
   uint16 u16BlinkSourcePeriod;
   uint8 u8TrailerDetectionTime;
} CGEN_tstNVMPAR_DevId581_C0651_Data;

typedef struct
{
   CGEN_tstNvmHeader CGEN_stNvmHeader;
   CGEN_tstNVMPAR_DevId581_C0651_Data CGEN_stNVMPAR_DevId581_C0651_Data;
} CGEN_tstNVMPAR_DevId581_C0651;

      
/* End Nvm Buffer */

/* Begin Defines  */
    
         
#define CGEN_nSignalIndexIN_NVM_Parameter_HOpenLoadIntervalTime_002692 0
#define CGEN_nSignalIndexIN_NVM_Parameter_ModelHoldMinTimeAfterPOR_002693 1
#define CGEN_nSignalIndexIN_NVM_Parameter_TrailerDetectionTime_002695 2
#define CGEN_nSignalIndexIN_NVM_Parameter_HOpenLoadDetectTime_002691 3
#define CGEN_nSignalIndexIN_NVM_Parameter_BlinkSourcePeriod_002687 4
#define CGEN_nSignalIndexIN_NVM_Parameter_HBrakeTime_002689 5
#define CGEN_nSignalIndexIN_NVM_Parameter_HMaxActivationTimeTime_002690 6
#define CGEN_nSignalIndexOUT_DCAN_MessageForwardingEnable_001337 7
#define CGEN_nSignalIndexOUT_ModelControl_ModelHold_000001 8
#define CGEN_nSignalIndexINOUT_RAMDevice_boSystemWake_000003 9
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_17_000016 10
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_18_000018 11
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_19_000020 12
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_14_000010 13
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_15_000012 14
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_16_000014 15
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_23_000028 16
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_24_000030 17
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_25_000032 18
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_20_000022 19
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_21_000024 20
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_22_000026 21
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_13_000008 22
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_04_000039 23
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_05_000087 24
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_06_000092 25
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_01_000004 26
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_02_000035 27
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_03_000037 28
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_10_000096 29
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_11_000098 30
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_12_000100 31
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_07_000006 32
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_08_000007 33
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_09_000094 34
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_41_000070 35
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_42_000072 36
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_43_000074 37
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_38_000064 38
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_39_000066 39
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_40_000068 40
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_48_000082 41
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_49_000084 42
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_50_000086 43
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_44_000076 44
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_45_000078 45
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_46_000080 46
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_29_000046 47
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_30_000048 48
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_31_000050 49
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_26_000034 50
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_27_000042 51
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_28_000044 52
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_35_000058 53
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_36_000060 54
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_37_000062 55
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_32_000052 56
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_33_000054 57
#define CGEN_nSignalIndexIN_DigitalInputs_IN_DIG_34_000056 58
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_01_DIAG_000005 59
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_17_DIAG_000017 60
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_18_DIAG_000019 61
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_19_DIAG_000021 62
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_14_DIAG_000011 63
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_15_DIAG_000013 64
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_16_DIAG_000015 65
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_23_DIAG_000029 66
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_24_DIAG_000031 67
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_25_DIAG_000033 68
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_20_DIAG_000023 69
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_21_DIAG_000025 70
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_22_DIAG_000027 71
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_05_DIAG_000088 72
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_06_DIAG_000093 73
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_07_DIAG_000089 74
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_02_DIAG_000036 75
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_03_DIAG_000038 76
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_04_DIAG_000040 77
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_11_DIAG_000099 78
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_12_DIAG_000101 79
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_13_DIAG_000009 80
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_08_DIAG_000090 81
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_09_DIAG_000095 82
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_10_DIAG_000097 83
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_41_DIAG_000071 84
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_42_DIAG_000073 85
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_43_DIAG_000075 86
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_38_DIAG_000065 87
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_39_DIAG_000067 88
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_40_DIAG_000069 89
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_48_DIAG_000083 90
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_49_DIAG_000085 91
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_50_DIAG_000091 92
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_44_DIAG_000077 93
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_45_DIAG_000079 94
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_46_DIAG_000081 95
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_29_DIAG_000047 96
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_30_DIAG_000049 97
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_31_DIAG_000051 98
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_26_DIAG_000041 99
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_27_DIAG_000043 100
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_28_DIAG_000045 101
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_35_DIAG_000059 102
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_36_DIAG_000061 103
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_37_DIAG_000063 104
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_32_DIAG_000053 105
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_33_DIAG_000055 106
#define CGEN_nSignalIndexDIAG_DigitalInputs_IN_DIG_34_DIAG_000057 107
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_06_000261 108
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_06_TD_START_000295 109
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_04_TD_START_000320 110
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_05_000258 111
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_08_000297 112
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_08_TD_START_000321 113
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_07_000288 114
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_07_TD_START_000296 115
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_04_000255 116
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_IN_ANA_10_SWT1_002287 117
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_IN_ANA_11_SWT1_002288 118
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_IN_ANA_08_SWT1_002285 119
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_IN_ANA_09_SWT1_002286 120
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_02_000249 121
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_03_000252 122
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_01_000304 123
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_01_TD_START_000315 124
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_16_000274 125
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_17_000277 126
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_15_000343 127
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_15_TD_START_000353 128
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_02_000341 129
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_03_000342 130
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_19_000309 131
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_SUP_ANA_01_000340 132
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_14_TD_START_000352 133
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_11_000271 134
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_12_000283 135
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_09_000266 136
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_10_000268 137
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_13_TD_START_000351 138
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_14_000333 139
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_12_TD_START_000350 140
#define CGEN_nSignalIndexOUT_DigitalOutputsSTATIC_OUT_13_000326 141
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_01_DIAG_000305 142
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_19_DIAG_000310 143
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_11_DIAG_000272 144
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_12_DIAG_000284 145
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_09_DIAG_000265 146
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_10_DIAG_000269 147
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_16_DIAG_000275 148
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_17_DIAG_000278 149
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_14_DIAG_000334 150
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_15_DIAG_000344 151
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_03_DIAG_000253 152
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_04_DIAG_000256 153
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_13_DIAG_000327 154
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_02_DIAG_000250 155
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_06_DIAG_000262 156
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_07_DIAG_000289 157
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_08_DIAG_000298 158
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_05_DIAG_000259 159
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_15_SENSE_000345 160
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_002218 161
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_14_TD_000338 162
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_14_SENSE_000335 163
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_002216 164
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_19_SENSE_000311 165
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_002206 166
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_17_SENSE_000279 167
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_15_TD_000348 168
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_16_SENSE_000276 169
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_13_TD_000331 170
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_06_SENSE_000263 171
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_05_SENSE_000260 172
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_04_TD_000318 173
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_002202 174
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_002204 175
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_07_SENSE_000290 176
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_06_TD_000286 177
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_01_TD_000314 178
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_002208 179
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_01_SENSE_000306 180
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_02_SENSE_000251 181
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_002210 182
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_04_SENSE_000257 183
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_03_SENSE_000254 184
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_08_SENSE_000299 185
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_10_SENSE_000270 186
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_002212 187
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_08_TD_000302 188
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_11_SENSE_000273 189
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_09_SENSE_000267 190
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_12_SENSE_000285 191
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_07_TD_000293 192
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_002214 193
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_12_TD_000324 194
#define CGEN_nSignalIndexIN_DigitalOutputsSTATIC_OUT_13_SENSE_000328 195
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_04_SENSE_PULSE_DIAG_002211 196
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_06_SENSE_PULSE_DIAG_002203 197
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_14_SENSE_PULSE_DIAG_002217 198
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_01_TD_DIAG_000264 199
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_04_TD_DIAG_000319 200
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_01_SENSE_PULSE_DIAG_002209 201
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_06_TD_DIAG_000287 202
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_12_TD_DIAG_000325 203
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_12_SENSE_PULSE_DIAG_002213 204
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_13_SENSE_PULSE_DIAG_002215 205
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_14_TD_DIAG_000339 206
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_13_TD_DIAG_000332 207
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_15_SENSE_PULSE_DIAG_002219 208
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_07_TD_DIAG_000294 209
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_07_SENSE_PULSE_DIAG_002205 210
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_08_SENSE_PULSE_DIAG_002207 211
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_15_TD_DIAG_000349 212
#define CGEN_nSignalIndexDIAG_DigitalOutputsSTATIC_OUT_08_TD_DIAG_000303 213
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_06_000633 214
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_05_000631 215
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_08_SEL1_000639 216
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_07_000637 217
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_02_000625 218
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_01_000634 219
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_04_000629 220
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_03_000627 221
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_10_SEL2_002278 222
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_11_SEL1_000645 223
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_11_SEL2_002280 224
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_10_SEL1_000643 225
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_08_SEL2_002274 226
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_09_SEL1_000641 227
#define CGEN_nSignalIndexIN_AnalogInputs_IN_ANA_09_SEL2_002276 228
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_01_DIAG_000635 229
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_06_DIAG_000636 230
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_07_DIAG_000638 231
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_08_SEL1_DIAG_000640 232
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_05_DIAG_000632 233
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_02_DIAG_000626 234
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_03_DIAG_000628 235
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_04_DIAG_000630 236
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_10_SEL2_DIAG_002279 237
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_11_SEL1_DIAG_000646 238
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_11_SEL2_DIAG_002281 239
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_10_SEL1_DIAG_000644 240
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_08_SEL2_DIAG_002275 241
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_09_SEL1_DIAG_000642 242
#define CGEN_nSignalIndexDIAG_AnalogInputs_IN_ANA_09_SEL2_DIAG_002277 243
#define CGEN_nSignalIndexIN_AnalogInputsPWR_IN_PWR_G2_000725 244
#define CGEN_nSignalIndexIN_AnalogInputsPWR_IN_PWR_G3_000733 245
#define CGEN_nSignalIndexIN_AnalogInputsPWR_IN_PWR_000721 246
#define CGEN_nSignalIndexIN_AnalogInputsPWR_IN_PWR_G1_000723 247
#define CGEN_nSignalIndexIN_AnalogInputsPWR_IN_PWR_G7_000731 248
#define CGEN_nSignalIndexIN_AnalogInputsPWR_IN_PWR_G5_000729 249
#define CGEN_nSignalIndexIN_AnalogInputsPWR_IN_PWR_G4_000727 250
#define CGEN_nSignalIndexDIAG_AnalogInputsPWR_IN_PWR_DIAG_000722 251
#define CGEN_nSignalIndexDIAG_AnalogInputsPWR_IN_PWR_G3_DIAG_000734 252
#define CGEN_nSignalIndexDIAG_AnalogInputsPWR_IN_PWR_G2_DIAG_000726 253
#define CGEN_nSignalIndexDIAG_AnalogInputsPWR_IN_PWR_G1_DIAG_000724 254
#define CGEN_nSignalIndexDIAG_AnalogInputsPWR_IN_PWR_G7_DIAG_000732 255
#define CGEN_nSignalIndexDIAG_AnalogInputsPWR_IN_PWR_G5_DIAG_000730 256
#define CGEN_nSignalIndexDIAG_AnalogInputsPWR_IN_PWR_G4_DIAG_000728 257
#define CGEN_nSignalIndexIN_AnalogSupply_OUT_ANA_PWR_02_000746 258
#define CGEN_nSignalIndexIN_AnalogSupply_OUT_ANA_PWR_01_000744 259
#define CGEN_nSignalIndexIN_AnalogSupply_OUT_ANA_PWR_03_000748 260
#define CGEN_nSignalIndexDIAG_AnalogSupply_OUT_ANA_PWR_01_DIAG_000745 261
#define CGEN_nSignalIndexDIAG_AnalogSupply_OUT_ANA_PWR_02_DIAG_000747 262
#define CGEN_nSignalIndexDIAG_AnalogSupply_OUT_ANA_PWR_03_DIAG_000749 263
#define CGEN_nSignalIndexIN_AnalogInputsCoolant_IN_ANA_12_000692 264
#define CGEN_nSignalIndexIN_AnalogInputsCoolant_IN_ANA_13_000694 265
#define CGEN_nSignalIndexDIAG_AnalogInputsCoolant_IN_ANA_12_DIAG_000693 266
#define CGEN_nSignalIndexDIAG_AnalogInputsCoolant_IN_ANA_13_DIAG_000695 267
#define CGEN_nSignalIndexIN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_000696 268
#define CGEN_nSignalIndexIN_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_000698 269
#define CGEN_nSignalIndexDIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_14_DIAG_000697 270
#define CGEN_nSignalIndexDIAG_AnalogInputs_OUT_FREQ_feedback_IN_ANA_15_DIAG_000699 271
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_21_PWM_000786 272
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_21_TD_START_000793 273
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_20_TD_START_000785 274
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_18_PWM_002282 275
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_20_PWM_000799 276
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_22_PWM_000766 277
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_26_PWM_000778 278
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_27_PWM_000796 279
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_25_PWM_000775 280
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_23_PWM_000769 281
#define CGEN_nSignalIndexOUT_DigitalOutputPWM_OUT_24_PWM_000772 282
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_18_PWM_DIAG_002283 283
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_27_PWM_DIAG_000797 284
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_26_PWM_DIAG_000794 285
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_24_PWM_DIAG_000773 286
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_25_PWM_DIAG_000776 287
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_22_PWM_DIAG_000767 288
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_20_PWM_DIAG_000779 289
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_23_PWM_DIAG_000770 290
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_21_PWM_DIAG_000787 291
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_26_SENSE_000795 292
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_27_SENSE_000798 293
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_21_SENSE_PULSE_002222 294
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_25_SENSE_000777 295
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_18_SENSE_002284 296
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_20_TD_000783 297
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_20_SENSE_000780 298
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_20_SENSE_PULSE_002220 299
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_21_SENSE_000788 300
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_23_SENSE_000771 301
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_24_SENSE_000774 302
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_21_TD_000791 303
#define CGEN_nSignalIndexIN_DigitalOutputPWM_OUT_22_SENSE_000768 304
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_21_TD_DIAG_000792 305
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_20_SENSE_PULSE_DIAG_002221 306
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_21_SENSE_PULSE_DIAG_002223 307
#define CGEN_nSignalIndexDIAG_DigitalOutputPWM_OUT_20_TD_DIAG_000784 308
#define CGEN_nSignalIndexOUT_MCANMaster_DeviceEnable_000800 309
#define CGEN_nSignalIndexOUT_ACAN_MessageForwardingEnable_002356 310
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_07_HB_000886 311
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_05_HB_000891 312
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_OLD_03_000895 313
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_OLD_04_000896 314
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_08_HB_000897 315
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_06_HB_000899 316
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_03_000902 317
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_04_000905 318
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_02_HB_000908 319
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_13_000911 320
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_26_000913 321
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_28_000916 322
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_27_000919 323
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_16_000921 324
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_15_000924 325
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_24_000927 326
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_12_TD_START_000928 327
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_19_000930 328
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_12_000932 329
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_SUP_ANA_01_000933 330
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_01_HB_000936 331
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_OLD_02_000937 332
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_18_000943 333
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_17_000946 334
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_20_000949 335
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_22_000952 336
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_25_000953 337
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_21_000954 338
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_OLD_01_000959 339
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_14_000964 340
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_23_000970 341
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_21_TD_START_000971 342
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_10_HB_000979 343
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_11_000982 344
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_09_HB_000983 345
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_29_HB_002301 346
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_30_HB_002303 347
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_31_HB_002305 348
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_32_HB_002307 349
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_33_HB_002309 350
#define CGEN_nSignalIndexOUT_ACAN_BSG_EXPA_OUT_34_HB_002311 351
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_08_000804 352
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_09_000806 353
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_Frequency_002296 354
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_ANA_PWR_01_000810 355
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_12_000811 356
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_11_000814 357
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_07_000816 358
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_02_000817 359
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_03_000820 360
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_01_000821 361
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_04_000823 362
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_002297 363
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_05_000825 364
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_ANA_06_000827 365
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_PWR_G3_000829 366
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_PWR_G5_000831 367
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_PWR_G1_000836 368
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_PWR_000838 369
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_PWR_G4_000839 370
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_PWR_G2_000840 371
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_13_000844 372
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_19_000845 373
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_12_000848 374
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_20_000850 375
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_18_000852 376
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_17_000853 377
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_16_000854 378
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_15_000856 379
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_14_000858 380
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_11_000860 381
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_06_000863 382
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_05_000864 383
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_04_000866 384
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_07_000868 385
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_03_000870 386
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_01_000872 387
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_22_000874 388
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_21_000876 389
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_02_000878 390
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_10_000879 391
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_09_000881 392
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_IN_DIG_08_000883 393
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_07_HB_SENSE_000888 394
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_06_HB_SENSE_000889 395
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_02_HB_SENSE_000901 396
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_03_SENSE_000904 397
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_04_SENSE_000907 398
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_15_SENSE_000909 399
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_05_HB_SENSE_000912 400
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_28_SENSE_000914 401
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_27_SENSE_000917 402
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_25_SENSE_000922 403
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_24_SENSE_000925 404
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_26_SENSE_000929 405
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_01_HB_SENSE_000934 406
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_18_SENSE_000941 407
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_17_SENSE_000944 408
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_16_SENSE_000947 409
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_19_SENSE_000950 410
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_22_SENSE_000951 411
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_20_SENSE_000956 412
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_12_TD_000958 413
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_12_SENSE_000960 414
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_14_SENSE_000962 415
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_13_SENSE_000965 416
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_21_TD_000968 417
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_08_HB_SENSE_000969 418
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_21_SENSE_000972 419
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_11_SENSE_000974 420
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_10_HB_SENSE_000977 421
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_23_SENSE_000980 422
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_09_HB_SENSE_000981 423
#define CGEN_nSignalIndexIN_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_002299 424
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_07_DIAG_000803 425
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_08_DIAG_000805 426
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_09_DIAG_000807 427
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_11_DIAG_000812 428
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_ANA_PWR_01_DIAG_000813 429
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_01_DIAG_000815 430
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_12_DIAG_000818 431
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_02_DIAG_000819 432
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_03_DIAG_000822 433
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_04_DIAG_000824 434
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_05_DIAG_000826 435
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_ANA_06_DIAG_000828 436
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_PWR_G2_DIAG_000830 437
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_PWR_G4_DIAG_000832 438
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_PWR_G3_DIAG_000833 439
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_PWR_G5_DIAG_000834 440
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_PWR_G1_DIAG_000835 441
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_PWR_DIAG_000837 442
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_12_DIAG_000841 443
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_19_DIAG_000842 444
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_13_DIAG_000843 445
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_20_DIAG_000846 446
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_16_DIAG_000847 447
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_11_DIAG_000849 448
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_18_DIAG_000851 449
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_15_DIAG_000855 450
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_14_DIAG_000857 451
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_05_DIAG_000859 452
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_17_DIAG_000861 453
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_06_DIAG_000862 454
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_04_DIAG_000865 455
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_03_DIAG_000867 456
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_02_DIAG_000869 457
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_01_DIAG_000871 458
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_22_DIAG_000873 459
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_21_DIAG_000875 460
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_10_DIAG_000877 461
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_09_DIAG_000880 462
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_07_DIAG_000882 463
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_IN_DIG_08_DIAG_000884 464
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_07_HB_DIAG_000887 465
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_08_HB_DIAG_000890 466
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_06_HB_DIAG_000898 467
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_05_HB_DIAG_000900 468
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_03_DIAG_000903 469
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_04_DIAG_000906 470
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_02_HB_DIAG_000910 471
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_28_DIAG_000915 472
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_27_DIAG_000918 473
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_26_DIAG_000920 474
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_25_DIAG_000923 475
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_13_DIAG_000926 476
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_12_DIAG_000931 477
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_01_HB_DIAG_000935 478
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_20_DIAG_000938 479
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_19_DIAG_000939 480
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_24_DIAG_000940 481
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_18_DIAG_000942 482
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_17_DIAG_000945 483
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_16_DIAG_000948 484
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_22_DIAG_000955 485
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_12_TD_DIAG_000957 486
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_15_DIAG_000961 487
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_14_DIAG_000963 488
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_21_DIAG_000966 489
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_23_DIAG_000967 490
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_21_TD_DIAG_000973 491
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_11_DIAG_000975 492
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_09_HB_DIAG_000976 493
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_10_HB_DIAG_000978 494
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_12_SENSE_PULSE_DIAG_002298 495
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_21_SENSE_PULSE_DIAG_002300 496
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_29_HB_DIAG_002302 497
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_30_HB_DIAG_002304 498
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_31_HB_DIAG_002306 499
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_32_HB_DIAG_002308 500
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_33_HB_DIAG_002310 501
#define CGEN_nSignalIndexDIAG_ACAN_BSG_EXPA_OUT_34_HB_DIAG_002312 502
#define CGEN_nSignalIndexOUT_FMSCAN_MessageForwardingEnable_001336 503
#define CGEN_nSignalIndexOUT_TSUD_DeviceEnable_001297 504
#define CGEN_nSignalIndexOUT_TSUD_SetDiagWriteOdoResponse_001304 505
#define CGEN_nSignalIndexIN_TSUD_VehicleSpeed_001302 506
#define CGEN_nSignalIndexIN_TSUD_ShaftSpeed_001300 507
#define CGEN_nSignalIndexDIAG_TSUD_ShaftSpeed_DIAG_001301 508
#define CGEN_nSignalIndexDIAG_TSUD_VehicleSpeed_DIAG_001303 509
#define CGEN_nSignalIndexOUT_DateandTime_MinuteOffset_001319 510
#define CGEN_nSignalIndexOUT_DateandTime_HourOffset_001316 511
#define CGEN_nSignalIndexOUT_DateandTime_SetTime_001321 512
#define CGEN_nSignalIndexOUT_DateandTime_NewSystemTime_001320 513
#define CGEN_nSignalIndexIN_DateandTime_TicksCount_001325 514
#define CGEN_nSignalIndexIN_DateandTime_LocalTime_001317 515
#define CGEN_nSignalIndexIN_DateandTime_SystemTime_001323 516
#define CGEN_nSignalIndexDIAG_DateandTime_LocalTime_DIAG_001318 517
#define CGEN_nSignalIndexDIAG_DateandTime_SetTime_DIAG_001322 518
#define CGEN_nSignalIndexDIAG_DateandTime_SystemTime_DIAG_001324 519
#define CGEN_nSignalIndexOUT_DCAN_GW_00000501_MessageEnable_001327 520
#define CGEN_nSignalIndexOUT_DCAN_GW_00000502_MessageEnable_001328 521
#define CGEN_nSignalIndexOUT_DCAN_GW_00000503_MessageEnable_001329 522
#define CGEN_nSignalIndexOUT_DCAN_GW_00000504_MessageEnable_001330 523
#define CGEN_nSignalIndexOUT_DCAN_GW_00000FF1_MessageEnable_001331 524
#define CGEN_nSignalIndexOUT_DCAN_GW_18DA17F0_MessageEnable_001332 525
#define CGEN_nSignalIndexOUT_DCAN_GW_18DA17F1_MessageEnable_001333 526
#define CGEN_nSignalIndexOUT_DCAN_GW_18DAE1F1_MessageEnable_001334 527
#define CGEN_nSignalIndexOUT_DRCAN_MessageForwardingEnable_001335 528
#define CGEN_nSignalIndexOUT_DRCAN_GW_00000FF6_MessageEnable_001338 529
#define CGEN_nSignalIndexOUT_FMSCAN_GW_00000FF5_MessageEnable_001339 530
#define CGEN_nSignalIndexOUT_HCAN_MessageForwardingEnable_001340 531
#define CGEN_nSignalIndexOUT_HCAN_GW_00000FF7_MessageEnable_001341 532
#define CGEN_nSignalIndexOUT_ICAN_MessageForwardingEnable_001342 533
#define CGEN_nSignalIndexOUT_ICAN_GW_00000600_MessageEnable_001343 534
#define CGEN_nSignalIndexOUT_ICAN_GW_00000FF4_MessageEnable_001344 535
#define CGEN_nSignalIndexOUT_ICAN_GW_18DAF017_MessageEnable_001345 536
#define CGEN_nSignalIndexOUT_ICAN_GW_18DAF117_MessageEnable_001346 537
#define CGEN_nSignalIndexOUT_PCAN_MessageForwardingEnable_001347 538
#define CGEN_nSignalIndexOUT_PCAN_GW_00000FF3_MessageEnable_001348 539
#define CGEN_nSignalIndexOUT_LIN_01_ScheduleTable_001397 540
#define CGEN_nSignalIndexOUT_LIN_01_LinNetworkRequest1_001396 541
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DeviceState_002273 542
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_R1_001350 543
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_N_001351 544
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_SwitchStatus_001357 545
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_RM_001349 546
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_MsgCounter_001356 547
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_D4_001353 548
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_D1_001352 549
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_DM_001355 550
#define CGEN_nSignalIndexIN_NodeDNR_DNR_Position_DNR_Position_D7_001354 551
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_DeviceState_002272 552
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn6_001366 553
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn7_001367 554
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5LPress_001376 555
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5SPress_001375 556
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn8_001368 557
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorType_001359 558
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_MsgCounter_001358 559
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn9_001369 560
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_ErrorLoc_001360 561
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn5_001365 562
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn2_001362 563
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3_001363 564
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn1_001361 565
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn10_001370 566
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3LPress_001372 567
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4LPress_001374 568
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4SPress_001373 569
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn3SPress_001371 570
#define CGEN_nSignalIndexIN_NodeMFL_MFL_BtnInfo_MFL_BtnInfo_Btn4_001364 571
#define CGEN_nSignalIndexOUT_Tester_1_BSG_STATUS_Voltage_OV2_001392 572
#define CGEN_nSignalIndexOUT_Tester_1_BSG_STATUS_Voltage_UV1_001393 573
#define CGEN_nSignalIndexOUT_Tester_1_BSG_STATUS_Voltage_UV2_001394 574
#define CGEN_nSignalIndexOUT_Tester_1_BSG_STATUS_Voltage_OV1_001391 575
#define CGEN_nSignalIndexOUT_Tester_1_BSG_STATUS_BatteryVoltage_001395 576
#define CGEN_nSignalIndexOUT_Tester_1_BSG_STATUS_Button_KL15_001389 577
#define CGEN_nSignalIndexOUT_Tester_1_BSG_STATUS_Voltage_Normal_001390 578
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_001499 579
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_001402 580
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_001401 581
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_001500 582
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_001404 583
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_001403 584
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_001501 585
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_001406 586
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_001405 587
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_001502 588
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_001408 589
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_001407 590
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_001793 591
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_001410 592
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_001409 593
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_001503 594
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_001412 595
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_001411 596
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_001794 597
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_001414 598
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_001413 599
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_001795 600
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_001416 601
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_001415 602
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_001796 603
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_001418 604
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_001417 605
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_001797 606
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_001420 607
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_001419 608
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_001504 609
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_001422 610
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_001421 611
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_001798 612
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_001424 613
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_001423 614
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_001505 615
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_001426 616
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_001425 617
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_001506 618
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_001428 619
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_001427 620
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_001507 621
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_001430 622
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_001429 623
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_001508 624
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_001432 625
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_001431 626
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_001509 627
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_001434 628
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_001433 629
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_001510 630
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_001436 631
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_001435 632
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_001511 633
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_001438 634
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_001437 635
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_001512 636
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_001440 637
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_001439 638
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_001513 639
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_001442 640
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_001441 641
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_001799 642
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_001444 643
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_001443 644
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_23_Sts_MessageEnable_001800 645
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_Val_001446 646
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_23_Sts_IN_DIG_DIAG_001445 647
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_24_Sts_MessageEnable_001515 648
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_Val_001448 649
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_24_Sts_IN_DIG_DIAG_001447 650
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_25_Sts_MessageEnable_001514 651
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_Val_001450 652
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_25_Sts_IN_DIG_DIAG_001449 653
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_26_Sts_MessageEnable_001516 654
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_Val_001452 655
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_26_Sts_IN_DIG_DIAG_001451 656
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_27_Sts_MessageEnable_001517 657
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_Val_001454 658
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_27_Sts_IN_DIG_DIAG_001453 659
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_28_Sts_MessageEnable_001518 660
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_Val_001456 661
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_28_Sts_IN_DIG_DIAG_001455 662
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_29_Sts_MessageEnable_001519 663
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_Val_001458 664
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_29_Sts_IN_DIG_DIAG_001457 665
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_30_Sts_MessageEnable_001520 666
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_Val_001460 667
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_30_Sts_IN_DIG_DIAG_001459 668
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_31_Sts_MessageEnable_001521 669
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_Val_001462 670
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_31_Sts_IN_DIG_DIAG_001461 671
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_32_Sts_MessageEnable_001522 672
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_Val_001464 673
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_32_Sts_IN_DIG_DIAG_001463 674
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_33_Sts_MessageEnable_001523 675
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_Val_001466 676
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_33_Sts_IN_DIG_DIAG_001465 677
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_34_Sts_MessageEnable_001524 678
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_Val_001468 679
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_34_Sts_IN_DIG_DIAG_001467 680
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_35_Sts_MessageEnable_001525 681
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_Val_001470 682
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_35_Sts_IN_DIG_DIAG_001469 683
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_36_Sts_MessageEnable_001526 684
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_Val_001472 685
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_36_Sts_IN_DIG_DIAG_001471 686
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_37_Sts_MessageEnable_001527 687
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_Val_001474 688
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_37_Sts_IN_DIG_DIAG_001473 689
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_38_Sts_MessageEnable_001528 690
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_Val_001476 691
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_38_Sts_IN_DIG_DIAG_001475 692
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_39_Sts_MessageEnable_001529 693
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_Val_001478 694
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_39_Sts_IN_DIG_DIAG_001477 695
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_40_Sts_MessageEnable_001530 696
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_Val_001480 697
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_40_Sts_IN_DIG_DIAG_001479 698
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_41_Sts_MessageEnable_001531 699
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_Val_001482 700
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_41_Sts_IN_DIG_DIAG_001481 701
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_42_Sts_MessageEnable_001532 702
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_Val_001484 703
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_42_Sts_IN_DIG_DIAG_001483 704
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_43_Sts_MessageEnable_001533 705
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_Val_001486 706
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_43_Sts_IN_DIG_DIAG_001485 707
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_44_Sts_MessageEnable_001534 708
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_Val_001488 709
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_44_Sts_IN_DIG_DIAG_001487 710
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_45_Sts_MessageEnable_001535 711
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_Val_001490 712
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_45_Sts_IN_DIG_DIAG_001489 713
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_46_Sts_MessageEnable_001536 714
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_Val_001492 715
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_46_Sts_IN_DIG_DIAG_001491 716
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_48_Sts_MessageEnable_001537 717
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_Val_001494 718
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_48_Sts_IN_DIG_DIAG_001493 719
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_49_Sts_MessageEnable_001538 720
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_Val_001496 721
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_49_Sts_IN_DIG_DIAG_001495 722
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_50_Sts_MessageEnable_001539 723
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_Val_001498 724
#define CGEN_nSignalIndexOUT_PCAN_Tx_Dig_In_Dig_50_Sts_IN_DIG_DIAG_001497 725
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_Sts_MessageEnable_001649 726
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_001540 727
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_Sts_Out_TD_DIAG_001541 728
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_Sts_Out_STATUS_001544 729
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_Sts_Out_DIAG_001543 730
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_Sts_Out_SENSE_001542 731
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_02_Sts_MessageEnable_001650 732
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_02_Sts_Out_STATUS_001547 733
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_02_Sts_Out_SENSE_001545 734
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_02_Sts_Out_DIAG_001546 735
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_03_Sts_MessageEnable_001651 736
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_03_Sts_Out_STATUS_001550 737
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_03_Sts_Out_SENSE_001548 738
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_03_Sts_Out_DIAG_001549 739
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_Sts_MessageEnable_001652 740
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_001552 741
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_Sts_Out_TD_DIAG_001551 742
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_Sts_Out_STATUS_001555 743
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_Sts_Out_DIAG_001554 744
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_Sts_Out_SENSE_001553 745
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_05_Sts_MessageEnable_001653 746
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_05_Sts_Out_STATUS_001558 747
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_05_Sts_Out_SENSE_001556 748
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_05_Sts_Out_DIAG_001557 749
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_Sts_MessageEnable_001654 750
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_001560 751
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_Sts_Out_TD_DIAG_001559 752
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_Sts_Out_STATUS_001563 753
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_Sts_Out_DIAG_001562 754
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_Sts_Out_SENSE_001561 755
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_Sts_MessageEnable_001655 756
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_001565 757
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_Sts_Out_TD_DIAG_001564 758
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_Sts_Out_STATUS_001568 759
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_Sts_Out_DIAG_001567 760
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_Sts_Out_SENSE_001566 761
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_Sts_MessageEnable_001656 762
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_001570 763
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_Sts_Out_TD_DIAG_001569 764
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_Sts_Out_STATUS_001573 765
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_Sts_Out_DIAG_001572 766
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_Sts_Out_SENSE_001571 767
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_09_Sts_MessageEnable_001657 768
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_09_Sts_Out_STATUS_001576 769
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_09_Sts_Out_SENSE_001574 770
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_09_Sts_Out_DIAG_001575 771
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_10_Sts_MessageEnable_001658 772
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_10_Sts_Out_STATUS_001579 773
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_10_Sts_Out_SENSE_001577 774
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_10_Sts_Out_DIAG_001578 775
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_11_Sts_MessageEnable_001659 776
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_11_Sts_Out_STATUS_001582 777
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_11_Sts_Out_SENSE_001580 778
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_11_Sts_Out_DIAG_001581 779
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_Sts_MessageEnable_001660 780
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_001584 781
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_001583 782
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_Sts_Out_STATUS_001587 783
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_Sts_Out_DIAG_001586 784
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_Sts_Out_SENSE_001585 785
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_Sts_MessageEnable_001661 786
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_001589 787
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_Sts_Out_TD_DIAG_001588 788
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_Sts_Out_STATUS_001592 789
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_Sts_Out_DIAG_001591 790
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_Sts_Out_SENSE_001590 791
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_Sts_MessageEnable_001662 792
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_001594 793
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_Sts_Out_TD_DIAG_001593 794
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_Sts_Out_STATUS_001597 795
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_Sts_Out_DIAG_001596 796
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_Sts_Out_SENSE_001595 797
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_Sts_MessageEnable_001663 798
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_001599 799
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_Sts_Out_TD_DIAG_001598 800
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_Sts_Out_STATUS_001602 801
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_Sts_Out_DIAG_001601 802
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_Sts_Out_SENSE_001600 803
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_16_Sts_MessageEnable_001664 804
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_16_Sts_Out_STATUS_001605 805
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_16_Sts_Out_SENSE_001603 806
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_16_Sts_Out_DIAG_001604 807
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_17_Sts_MessageEnable_001665 808
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_17_Sts_Out_STATUS_001608 809
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_17_Sts_Out_SENSE_001606 810
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_17_Sts_Out_DIAG_001607 811
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_18_Sts_MessageEnable_001666 812
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_18_Sts_Out_STATUS_001611 813
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_18_Sts_Out_SENSE_001609 814
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_18_Sts_Out_DIAG_001610 815
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_19_Sts_MessageEnable_001667 816
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_19_Sts_Out_STATUS_001614 817
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_19_Sts_Out_SENSE_001612 818
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_19_Sts_Out_DIAG_001613 819
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_Sts_MessageEnable_001668 820
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_001616 821
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_Sts_Out_TD_DIAG_001615 822
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_Sts_Out_STATUS_001619 823
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_Sts_Out_DIAG_001618 824
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_Sts_Out_SENSE_001617 825
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_Sts_MessageEnable_001669 826
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_001621 827
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_001620 828
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_Sts_Out_STATUS_001624 829
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_Sts_Out_DIAG_001623 830
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_Sts_Out_SENSE_001622 831
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_22_Sts_MessageEnable_001670 832
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_22_Sts_Out_STATUS_001627 833
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_22_Sts_Out_SENSE_001625 834
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_22_Sts_Out_DIAG_001626 835
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_23_Sts_MessageEnable_001671 836
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_23_Sts_Out_STATUS_001630 837
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_23_Sts_Out_SENSE_001628 838
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_23_Sts_Out_DIAG_001629 839
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_24_Sts_MessageEnable_001672 840
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_24_Sts_Out_STATUS_001633 841
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_24_Sts_Out_SENSE_001631 842
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_24_Sts_Out_DIAG_001632 843
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_25_Sts_MessageEnable_001673 844
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_25_Sts_Out_STATUS_001636 845
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_25_Sts_Out_SENSE_001634 846
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_25_Sts_Out_DIAG_001635 847
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_26_Sts_MessageEnable_001674 848
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_26_Sts_Out_STATUS_001639 849
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_26_Sts_Out_SENSE_001637 850
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_26_Sts_Out_DIAG_001638 851
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_27_Sts_MessageEnable_001675 852
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_27_Sts_Out_STATUS_001642 853
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_27_Sts_Out_SENSE_001640 854
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_27_Sts_Out_DIAG_001641 855
#define CGEN_nSignalIndexOUT_PCAN_Tx_Acc_Lin_Sts_MessageEnable_001677 856
#define CGEN_nSignalIndexOUT_PCAN_Tx_Acc_Lin_Sts_Button_KL15_001648 857
#define CGEN_nSignalIndexOUT_PCAN_Tx_Acc_Lin_Sts_BatteryVoltage_001647 858
#define CGEN_nSignalIndexOUT_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageEnable_001712 859
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_MessageState_001713 860
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_NewSystemTime_001679 861
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_SetTime_001678 862
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_HourOffset_001681 863
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_DateTime_SetTime_Ctrl_DateTime_MinuteOffset_001680 864
#define CGEN_nSignalIndexOUT_PCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_001714 865
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_MessageState_001715 866
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_001688 867
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_001687 868
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_001689 869
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_001691 870
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_001690 871
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_18_PWM_Ctrl_002295 872
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_03_Ctrl_001682 873
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002686 874
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_02_Ctrl_001683 875
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_001685 876
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_001684 877
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_001692 878
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_001700 879
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_05_Ctrl_001699 880
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_001701 881
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_01_Ctrl_001703 882
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_02_Ctrl_001702 883
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_06_Ctrl_001698 884
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_10_Ctrl_001694 885
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_001693 886
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_09_Ctrl_001695 887
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_07_Ctrl_001697 888
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_Ctrl_Out_08_Ctrl_001696 889
#define CGEN_nSignalIndexOUT_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageEnable_001716 890
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_MessageState_001717 891
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_25_PWM_Ctrl_001706 892
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_24_PWM_Ctrl_001707 893
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_27_PWM_Ctrl_001704 894
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_26_PWM_Ctrl_001705 895
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_21_PWM_Ctrl_001710 896
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_20_PWM_Ctrl_001711 897
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_23_PWM_Ctrl_001708 898
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_Out_PWM_Ctrl_Out_22_PWM_Ctrl_001709 899
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_001748 900
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_001719 901
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_001718 902
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_001749 903
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_001721 904
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_001720 905
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_001750 906
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_001723 907
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_001722 908
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_001751 909
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_001725 910
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_001724 911
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_001752 912
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_001727 913
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_001726 914
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_001753 915
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_001729 916
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_001728 917
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_001754 918
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_001731 919
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_001730 920
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_001759 921
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_001741 922
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_001740 923
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_13_Sts_MessageEnable_001760 924
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_Val_001743 925
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_13_Sts_IN_ANA_DIAG_001742 926
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_14_Sts_MessageEnable_001761 927
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_Val_001745 928
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_14_Sts_IN_ANA_DIAG_001744 929
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_15_Sts_MessageEnable_001762 930
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_Val_001747 931
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_In_Ana_15_Sts_IN_ANA_DIAG_001746 932
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_001777 933
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_001764 934
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_001763 935
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_001778 936
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_001766 937
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_001765 938
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_001779 939
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_001768 940
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_001767 941
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_001780 942
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_001770 943
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_001769 944
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_001781 945
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_001772 946
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_001771 947
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G7_Sts_MessageEnable_001782 948
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_Val_001774 949
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_G7_Sts_PWR_Gx_DIAG_001773 950
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_Sts_MessageEnable_001783 951
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_Sts_PWR_Val_001776 952
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_001775 953
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_001790 954
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_001785 955
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_001784 956
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_MessageEnable_001791 957
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_Val_001787 958
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_02_Sts_Supply_ANA_DIAG_001786 959
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_MessageEnable_001792 960
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_Val_001789 961
#define CGEN_nSignalIndexOUT_PCAN_Tx_Pwr_Out_Supply_ANA_03_Sts_Supply_ANA_DIAG_001788 962
#define CGEN_nSignalIndexOUT_PCAN_Tx_Tsu_TSU_Sts_MessageEnable_001805 963
#define CGEN_nSignalIndexOUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_001802 964
#define CGEN_nSignalIndexOUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Vehicle_DIAG_001801 965
#define CGEN_nSignalIndexOUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_001804 966
#define CGEN_nSignalIndexOUT_PCAN_Tx_Tsu_TSU_Sts_Speed_Shaft_DIAG_001803 967
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_MessageEnable_001813 968
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_LocalTime_001807 969
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_LocalTime_Sts_DateTime_DIAG_001806 970
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_SetTime_Sts_MessageEnable_001814 971
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_SetTime_Sts_DateTime_DIAG_001808 972
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_MessageEnable_001815 973
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_SystemTime_001809 974
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_SystemTime_Sts_DateTime_DIAG_001810 975
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_MessageEnable_001816 976
#define CGEN_nSignalIndexOUT_PCAN_Tx_Date_DateTime_TicksCount_Sts_DateTime_TicksCount_001811 977
#define CGEN_nSignalIndexOUT_PCAN_Tx_Acc_ACCELEROMETER_MessageEnable_002134 978
#define CGEN_nSignalIndexOUT_PCAN_Tx_Acc_ACCELEROMETER_Z_002133 979
#define CGEN_nSignalIndexOUT_PCAN_Tx_Acc_ACCELEROMETER_Y_002132 980
#define CGEN_nSignalIndexOUT_PCAN_Tx_Acc_ACCELEROMETER_X_002131 981
#define CGEN_nSignalIndexOUT_InertianSensor_Accelerometer_DeviceEnable_002135 982
#define CGEN_nSignalIndexIN_InertianSensor_Accelerometer_Ax_002138 983
#define CGEN_nSignalIndexIN_InertianSensor_Accelerometer_Az_002136 984
#define CGEN_nSignalIndexIN_InertianSensor_Accelerometer_Ay_002137 985
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_MessageEnable_002155 986
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_Val_002140 987
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_08_SEL1_Sts_IN_ANA_DIAG_002139 988
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_MessageEnable_002156 989
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_Val_002142 990
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_08_SEL2_Sts_IN_ANA_DIAG_002141 991
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_MessageEnable_002157 992
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_Val_002144 993
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_09_SEL1_Sts_IN_ANA_DIAG_002143 994
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_MessageEnable_002158 995
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_Val_002146 996
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_09_SEL2_Sts_IN_ANA_DIAG_002145 997
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_MessageEnable_002159 998
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_Val_002148 999
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_10_SEL1_Sts_IN_ANA_DIAG_002147 1000
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_MessageEnable_002160 1001
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_Val_002150 1002
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_10_SEL2_Sts_IN_ANA_DIAG_002149 1003
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_MessageEnable_002161 1004
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_Val_002152 1005
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_11_SEL1_Sts_IN_ANA_DIAG_002151 1006
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_MessageEnable_002162 1007
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_Val_002154 1008
#define CGEN_nSignalIndexOUT_PCAN_Tx_Ana_IN_ANA_11_SEL2_Sts_IN_ANA_DIAG_002153 1009
#define CGEN_nSignalIndexOUT_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageEnable_002167 1010
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_MessageState_002168 1011
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_10_SWT1_002165 1012
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_11_SWT1_002166 1013
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_08_SWT1_002163 1014
#define CGEN_nSignalIndexIN_PCAN_Rx_Ctrl_In_Ana_Ctrl_IN_ANA_09_SWT1_002164 1015
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_TD_Sts_MessageEnable_002191 1016
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_DIAG_002170 1017
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_01_TD_Sts_Out_SENSE_PULSE_002169 1018
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_TD_Sts_MessageEnable_002192 1019
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_DIAG_002172 1020
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_04_TD_Sts_Out_SENSE_PULSE_002171 1021
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_TD_Sts_MessageEnable_002193 1022
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_DIAG_002174 1023
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_06_TD_Sts_Out_SENSE_PULSE_002173 1024
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_TD_Sts_MessageEnable_002194 1025
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_DIAG_002176 1026
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_07_TD_Sts_Out_SENSE_PULSE_002175 1027
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_TD_Sts_MessageEnable_002195 1028
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_DIAG_002178 1029
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_08_TD_Sts_Out_SENSE_PULSE_002177 1030
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002196 1031
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002180 1032
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002179 1033
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_TD_Sts_MessageEnable_002197 1034
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_DIAG_002182 1035
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_13_TD_Sts_Out_SENSE_PULSE_002181 1036
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_TD_Sts_MessageEnable_002198 1037
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_DIAG_002184 1038
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_14_TD_Sts_Out_SENSE_PULSE_002183 1039
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_TD_Sts_MessageEnable_002199 1040
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_DIAG_002186 1041
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_15_TD_Sts_Out_SENSE_PULSE_002185 1042
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_TD_Sts_MessageEnable_002200 1043
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_DIAG_002188 1044
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_20_TD_Sts_Out_SENSE_PULSE_002187 1045
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002201 1046
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002190 1047
#define CGEN_nSignalIndexOUT_PCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002189 1048
#define CGEN_nSignalIndexOUT_PCAN_DM1_10_MessageEnable_002229 1049
#define CGEN_nSignalIndexIN_PCAN_DM1_10_RedStopLamp_002225 1050
#define CGEN_nSignalIndexIN_PCAN_DM1_10_ProtectLampFlash_002226 1051
#define CGEN_nSignalIndexIN_PCAN_DM1_10_AmberWarningLamp_002233 1052
#define CGEN_nSignalIndexIN_PCAN_DM1_10_RedStopLampFlash_002224 1053
#define CGEN_nSignalIndexIN_PCAN_DM1_10_ProtectLamp_002227 1054
#define CGEN_nSignalIndexIN_PCAN_DM1_10_MalfunctionIndicatorLamp_002231 1055
#define CGEN_nSignalIndexIN_PCAN_DM1_10_AmberWarningLampFlash_002232 1056
#define CGEN_nSignalIndexIN_PCAN_DM1_10_MessageState_002228 1057
#define CGEN_nSignalIndexIN_PCAN_DM1_10_MalfunctionIndicatorLampFlash_002230 1058
#define CGEN_nSignalIndexIN_DM1_10_Filter_boFilter1_002234 1059
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame9_002269 1060
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame8_002268 1061
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition00_002240 1062
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_OperationCycle_002235 1063
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame5_002256 1064
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame4_002255 1065
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame7_002267 1066
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame6_002266 1067
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition06_002263 1068
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition05_002262 1069
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition08_002265 1070
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition07_002264 1071
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition02_002259 1072
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition01_002258 1073
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition04_002261 1074
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition03_002260 1075
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_StorageCondition09_002257 1076
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition02_002246 1077
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition01_002245 1078
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition04_002248 1079
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition03_002247 1080
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_DateAndTime_002242 1081
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame3_002254 1082
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition00_002239 1083
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_Distance_002243 1084
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame1_002241 1085
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition09_002244 1086
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame2_002253 1087
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_FreezeFrame10_002270 1088
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition06_002250 1089
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition05_002249 1090
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition08_002252 1091
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_EnableCondition07_002251 1092
#define CGEN_nSignalIndexIN_DEMDiagnosticEventManager_DeviceState_002238 1093
#define CGEN_nSignalIndexOUT_DEMDiagnosticEventManager_DEMList_DTC_01_002237 1094
#define CGEN_nSignalIndexOUT_PCAN_GenericDM1TxMessage_DeviceEnable_002236 1095
#define CGEN_nSignalIndexOUT_LinSlave_SetFrameMlfB_002327 1096
#define CGEN_nSignalIndexOUT_LinSlave_WakeupRequest_002328 1097
#define CGEN_nSignalIndexOUT_LinSlave_SetFrameLss1B_002326 1098
#define CGEN_nSignalIndexIN_LinSlave_DeviceState_002325 1099
#define CGEN_nSignalIndexOUT_ACAN_GW_18DAF1E1_MessageEnable_002357 1100
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_MessageEnable_002365 1101
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Exp_BSG_Expansion_Sts_BatteryVoltage_002358 1102
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_MessageEnable_002410 1103
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_Val_002367 1104
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_01_Sts_IN_DIG_DIAG_002366 1105
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_MessageEnable_002411 1106
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_Val_002369 1107
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_02_Sts_IN_DIG_DIAG_002368 1108
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_MessageEnable_002412 1109
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_Val_002371 1110
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_03_Sts_IN_DIG_DIAG_002370 1111
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_MessageEnable_002413 1112
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_Val_002373 1113
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_04_Sts_IN_DIG_DIAG_002372 1114
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_MessageEnable_002414 1115
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_Val_002375 1116
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_05_Sts_IN_DIG_DIAG_002374 1117
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_MessageEnable_002415 1118
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_Val_002377 1119
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_06_Sts_IN_DIG_DIAG_002376 1120
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_MessageEnable_002416 1121
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_Val_002379 1122
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_07_Sts_IN_DIG_DIAG_002378 1123
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_MessageEnable_002417 1124
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_Val_002381 1125
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_08_Sts_IN_DIG_DIAG_002380 1126
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_MessageEnable_002418 1127
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_Val_002383 1128
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_09_Sts_IN_DIG_DIAG_002382 1129
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_MessageEnable_002419 1130
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_Val_002385 1131
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_10_Sts_IN_DIG_DIAG_002384 1132
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_MessageEnable_002420 1133
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_Val_002387 1134
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_11_Sts_IN_DIG_DIAG_002386 1135
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_MessageEnable_002421 1136
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_Val_002389 1137
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_12_Sts_IN_DIG_DIAG_002388 1138
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_MessageEnable_002422 1139
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_Val_002391 1140
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_13_Sts_IN_DIG_DIAG_002390 1141
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_MessageEnable_002423 1142
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_Val_002393 1143
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_14_Sts_IN_DIG_DIAG_002392 1144
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_MessageEnable_002424 1145
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_Val_002395 1146
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_15_Sts_IN_DIG_DIAG_002394 1147
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_MessageEnable_002425 1148
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_Val_002397 1149
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_16_Sts_IN_DIG_DIAG_002396 1150
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_MessageEnable_002426 1151
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_Val_002399 1152
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_17_Sts_IN_DIG_DIAG_002398 1153
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_MessageEnable_002427 1154
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_Val_002401 1155
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_18_Sts_IN_DIG_DIAG_002400 1156
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_MessageEnable_002428 1157
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_Val_002403 1158
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_19_Sts_IN_DIG_DIAG_002402 1159
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_MessageEnable_002429 1160
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_Val_002405 1161
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_20_Sts_IN_DIG_DIAG_002404 1162
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_MessageEnable_002430 1163
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_Val_002407 1164
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_21_Sts_IN_DIG_DIAG_002406 1165
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_MessageEnable_002431 1166
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_Val_002409 1167
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Dig_In_Dig_22_Sts_IN_DIG_DIAG_002408 1168
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_01_Sts_MessageEnable_002542 1169
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_01_Sts_Out_STATUS_002434 1170
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_01_Sts_Out_SENSE_002433 1171
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_01_Sts_Out_DIAG_002432 1172
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_02_Sts_MessageEnable_002543 1173
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_02_Sts_Out_STATUS_002437 1174
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_02_Sts_Out_SENSE_002436 1175
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_02_Sts_Out_DIAG_002435 1176
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_03_Sts_MessageEnable_002544 1177
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_03_Sts_Out_STATUS_002440 1178
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_03_Sts_Out_SENSE_002439 1179
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_03_Sts_Out_DIAG_002438 1180
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_04_Sts_MessageEnable_002545 1181
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_04_Sts_Out_STATUS_002443 1182
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_04_Sts_Out_SENSE_002442 1183
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_04_Sts_Out_DIAG_002441 1184
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_05_Sts_MessageEnable_002546 1185
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_05_Sts_Out_STATUS_002446 1186
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_05_Sts_Out_SENSE_002445 1187
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_05_Sts_Out_DIAG_002444 1188
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_06_Sts_MessageEnable_002547 1189
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_06_Sts_Out_STATUS_002449 1190
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_06_Sts_Out_SENSE_002448 1191
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_06_Sts_Out_DIAG_002447 1192
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_07_Sts_MessageEnable_002548 1193
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_07_Sts_Out_STATUS_002452 1194
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_07_Sts_Out_SENSE_002451 1195
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_07_Sts_Out_DIAG_002450 1196
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_08_Sts_MessageEnable_002549 1197
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_08_Sts_Out_STATUS_002455 1198
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_08_Sts_Out_SENSE_002454 1199
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_08_Sts_Out_DIAG_002453 1200
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_09_Sts_MessageEnable_002550 1201
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_09_Sts_Out_STATUS_002458 1202
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_09_Sts_Out_SENSE_002457 1203
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_09_Sts_Out_DIAG_002456 1204
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_10_Sts_MessageEnable_002551 1205
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_10_Sts_Out_STATUS_002461 1206
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_10_Sts_Out_SENSE_002460 1207
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_10_Sts_Out_DIAG_002459 1208
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_11_Sts_MessageEnable_002552 1209
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_11_Sts_Out_STATUS_002464 1210
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_11_Sts_Out_SENSE_002463 1211
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_11_Sts_Out_DIAG_002462 1212
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_Sts_MessageEnable_002554 1213
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_002468 1214
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_TD_DIAG_002469 1215
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_STATUS_002467 1216
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_DIAG_002465 1217
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_Sts_Out_SENSE_002466 1218
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_TD_Sts_MessageEnable_002555 1219
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_DIAG_002471 1220
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_12_TD_Sts_Out_SENSE_PULSE_002470 1221
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_13_Sts_MessageEnable_002556 1222
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_13_Sts_Out_STATUS_002474 1223
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_13_Sts_Out_SENSE_002473 1224
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_13_Sts_Out_DIAG_002472 1225
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_14_Sts_MessageEnable_002557 1226
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_14_Sts_Out_STATUS_002477 1227
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_14_Sts_Out_SENSE_002476 1228
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_14_Sts_Out_DIAG_002475 1229
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_15_Sts_MessageEnable_002558 1230
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_15_Sts_Out_STATUS_002480 1231
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_15_Sts_Out_SENSE_002479 1232
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_15_Sts_Out_DIAG_002478 1233
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_16_Sts_MessageEnable_002559 1234
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_16_Sts_Out_STATUS_002483 1235
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_16_Sts_Out_SENSE_002482 1236
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_16_Sts_Out_DIAG_002481 1237
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_17_Sts_MessageEnable_002560 1238
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_17_Sts_Out_STATUS_002486 1239
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_17_Sts_Out_SENSE_002485 1240
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_17_Sts_Out_DIAG_002484 1241
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_18_Sts_MessageEnable_002561 1242
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_18_Sts_Out_STATUS_002489 1243
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_18_Sts_Out_SENSE_002488 1244
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_18_Sts_Out_DIAG_002487 1245
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_19_Sts_MessageEnable_002562 1246
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_19_Sts_Out_STATUS_002492 1247
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_19_Sts_Out_SENSE_002491 1248
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_19_Sts_Out_DIAG_002490 1249
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_20_Sts_MessageEnable_002563 1250
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_20_Sts_Out_STATUS_002495 1251
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_20_Sts_Out_SENSE_002494 1252
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_20_Sts_Out_DIAG_002493 1253
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_Sts_MessageEnable_002684 1254
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_002499 1255
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_TD_DIAG_002500 1256
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_STATUS_002498 1257
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_DIAG_002496 1258
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_Sts_Out_SENSE_002497 1259
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_TD_Sts_MessageEnable_002565 1260
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_DIAG_002502 1261
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_21_TD_Sts_Out_SENSE_PULSE_002501 1262
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_22_Sts_MessageEnable_002566 1263
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_22_Sts_Out_STATUS_002505 1264
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_22_Sts_Out_SENSE_002504 1265
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_22_Sts_Out_DIAG_002503 1266
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_23_Sts_MessageEnable_002567 1267
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_23_Sts_Out_STATUS_002508 1268
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_23_Sts_Out_SENSE_002507 1269
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_23_Sts_Out_DIAG_002506 1270
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_24_Sts_MessageEnable_002568 1271
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_24_Sts_Out_STATUS_002511 1272
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_24_Sts_Out_SENSE_002510 1273
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_24_Sts_Out_DIAG_002509 1274
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_25_Sts_MessageEnable_002569 1275
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_25_Sts_Out_STATUS_002514 1276
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_25_Sts_Out_SENSE_002513 1277
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_25_Sts_Out_DIAG_002512 1278
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_26_Sts_MessageEnable_002570 1279
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_26_Sts_Out_STATUS_002517 1280
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_26_Sts_Out_SENSE_002516 1281
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_26_Sts_Out_DIAG_002515 1282
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_27_Sts_MessageEnable_002571 1283
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_27_Sts_Out_STATUS_002520 1284
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_27_Sts_Out_SENSE_002519 1285
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_27_Sts_Out_DIAG_002518 1286
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_28_Sts_MessageEnable_002572 1287
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_28_Sts_Out_STATUS_002523 1288
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_28_Sts_Out_SENSE_002522 1289
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_28_Sts_Out_DIAG_002521 1290
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_29_Sts_MessageEnable_002573 1291
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_29_Sts_Out_STATUS_002526 1292
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_29_Sts_Out_DIAG_002524 1293
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_30_Sts_MessageEnable_002574 1294
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_30_Sts_Out_STATUS_002529 1295
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_30_Sts_Out_DIAG_002527 1296
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_31_Sts_MessageEnable_002575 1297
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_31_Sts_Out_STATUS_002532 1298
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_31_Sts_Out_DIAG_002530 1299
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_32_Sts_MessageEnable_002576 1300
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_32_Sts_Out_STATUS_002535 1301
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_32_Sts_Out_DIAG_002533 1302
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_33_Sts_MessageEnable_002577 1303
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_33_Sts_Out_STATUS_002538 1304
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_33_Sts_Out_DIAG_002536 1305
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_34_Sts_MessageEnable_002578 1306
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_34_Sts_Out_STATUS_002541 1307
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Out_Out_34_Sts_Out_DIAG_002539 1308
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_MessageEnable_002603 1309
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_Val_002580 1310
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_01_Sts_IN_ANA_DIAG_002579 1311
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_MessageEnable_002604 1312
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_Val_002582 1313
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_02_Sts_IN_ANA_DIAG_002581 1314
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_MessageEnable_002605 1315
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_Val_002584 1316
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_03_Sts_IN_ANA_DIAG_002583 1317
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_MessageEnable_002606 1318
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_Val_002586 1319
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_04_Sts_IN_ANA_DIAG_002585 1320
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_MessageEnable_002607 1321
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_Val_002588 1322
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_05_Sts_IN_ANA_DIAG_002587 1323
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_MessageEnable_002608 1324
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_Val_002590 1325
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_06_Sts_IN_ANA_DIAG_002589 1326
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_MessageEnable_002609 1327
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_Val_002592 1328
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_07_Sts_IN_ANA_DIAG_002591 1329
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_MessageEnable_002610 1330
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_Val_002594 1331
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_08_Sts_IN_ANA_DIAG_002593 1332
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_MessageEnable_002611 1333
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_Val_002596 1334
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_09_Sts_IN_ANA_DIAG_002595 1335
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_MessageEnable_002613 1336
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_Val_002600 1337
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_11_Sts_IN_ANA_DIAG_002599 1338
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_MessageEnable_002614 1339
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_Val_002602 1340
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Ana_In_Ana_12_Sts_IN_ANA_DIAG_002601 1341
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_MessageEnable_002629 1342
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_Val_002616 1343
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_Out_Supply_ANA_01_Sts_Supply_ANA_DIAG_002615 1344
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_MessageEnable_002630 1345
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_Val_002618 1346
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G1_Sts_PWR_Gx_DIAG_002617 1347
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_MessageEnable_002631 1348
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_Val_002620 1349
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G2_Sts_PWR_Gx_DIAG_002619 1350
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_MessageEnable_002632 1351
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_Val_002622 1352
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G3_Sts_PWR_Gx_DIAG_002621 1353
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_MessageEnable_002633 1354
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_Val_002624 1355
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G4_Sts_PWR_Gx_DIAG_002623 1356
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_MessageEnable_002634 1357
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_Val_002626 1358
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_G5_Sts_PWR_Gx_DIAG_002625 1359
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_Sts_MessageEnable_002635 1360
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_Val_002628 1361
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Pwr_PWR_Sts_PWR_DIAG_002627 1362
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_MessageEnable_002638 1363
#define CGEN_nSignalIndexOUT_FMSCAN_Tx_Freq_In_Freq_01_Sts_Value_002637 1364
#define CGEN_nSignalIndexOUT_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageEnable_002679 1365
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_MessageState_002678 1366
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_25_Ctrl_002655 1367
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_26_Ctrl_002656 1368
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_27_Ctrl_002657 1369
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_22_Ctrl_002652 1370
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_23_Ctrl_002653 1371
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_24_Ctrl_002654 1372
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_28_Ctrl_002658 1373
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_04_Ctrl_002662 1374
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_Supply_ANA_01_Ctrl_002663 1375
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_WorkingMode_002685 1376
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_01_Ctrl_002659 1377
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_02_Ctrl_002660 1378
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_OLD_03_Ctrl_002661 1379
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_12_Ctrl_002642 1380
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_13_Ctrl_002643 1381
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_14_Ctrl_002644 1382
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_03_Ctrl_002639 1383
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_04_Ctrl_002640 1384
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_11_Ctrl_002641 1385
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_15_Ctrl_002645 1386
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_19_Ctrl_002649 1387
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_20_Ctrl_002650 1388
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_21_Ctrl_002651 1389
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_16_Ctrl_002646 1390
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_17_Ctrl_002647 1391
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Ctrl_Out_18_Ctrl_002648 1392
#define CGEN_nSignalIndexOUT_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageEnable_002681 1393
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_MessageState_002680 1394
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_08_HB_Ctrl_002669 1395
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_07_HB_Ctrl_002668 1396
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_10_HB_Ctrl_002671 1397
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_09_HB_Ctrl_002670 1398
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_02_HB_Ctrl_002665 1399
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_01_HB_Ctrl_002664 1400
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_06_HB_Ctrl_002667 1401
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_HB_Ctrl_Out_05_HB_Ctrl_002666 1402
#define CGEN_nSignalIndexOUT_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageEnable_002683 1403
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_MessageState_002682 1404
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_32_HB_Ctrl_002675 1405
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_33_HB_Ctrl_002676 1406
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_34_HB_Ctrl_002677 1407
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_29_HB_Ctrl_002672 1408
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_30_HB_Ctrl_002673 1409
#define CGEN_nSignalIndexIN_FMSCAN_Rx_Ctrl_Out_Mirror_HB_Ctrl_Out_31_HB_Ctrl_002674 1410
#define CGEN_nIndexDeviceInstanceTaskList1_DEMD_DevId558_C0_C544 0
#define CGEN_nIndexDeviceInstanceTaskList2_CDYRXB_DevId736_C2_C530 10
#define CGEN_nIndexDeviceInstanceTaskList2_CDYRXB_DevId736_C2_C387 11
#define CGEN_nIndexDeviceInstanceTaskList2_CDYRXB_DevId736_C2_C386 12
#define CGEN_nIndexDeviceInstanceTaskList4_CDYRXB_DevId736_C2_C385 4
#define CGEN_nIndexDeviceInstanceTaskList1_DM1RX_DevId733_C2_C542 13
#define CGEN_nIndexDeviceInstanceTaskList3_CDYRXB_DevId727_C4_C649 4
#define CGEN_nIndexDeviceInstanceTaskList3_CDYRXB_DevId727_C4_C648 5
#define CGEN_nIndexDeviceInstanceTaskList3_CDYRXB_DevId727_C4_C647 6
#define CGEN_nIndexDeviceInstanceTaskList4_LINRX_DevId566_C0_C292 13
#define CGEN_nIndexDeviceInstanceTaskList4_LINRX_DevId566_C0_C294 14
#define CGEN_nIndexDeviceInstanceTaskList4_LINS_DevId840_C0_C553 18
#define CGEN_nMCANM_DevId619_C1Count 1
#define CGEN_nINANA_DevId520_C0Count 1
#define CGEN_nStaticSignalParameter_INANA_DevId520_C00Count 7
#define CGEN_nINANA_DevId786_C1Count 1
#define CGEN_nStaticSignalParameter_INANA_DevId786_C10Count 15
#define CGEN_nINANA_DevId785_C2Count 1
#define CGEN_nStaticSignalParameter_INANA_DevId785_C20Count 3
#define CGEN_nINANA_DevId798_C3Count 1
#define CGEN_nStaticSignalParameter_INANA_DevId798_C30Count 2
#define CGEN_nINANA_DevId799_C4Count 1
#define CGEN_nStaticSignalParameter_INANA_DevId799_C40Count 2
#define CGEN_nINDIG_DevId562_C0Count 1
#define CGEN_nStaticSignalParameter_INDIG_DevId562_C00Count 49
#define CGEN_nOUTDIG_DevId563_C0Count 1
#define CGEN_nStaticSignalParameter_OUTDIG_DevId563_C00Count 34
#define CGEN_nOUTDIG_DevId592_C1Count 1
#define CGEN_nStaticSignalParameter_OUTDIG_DevId592_C10Count 11
#define CGEN_nNVMPAR_DevId581_C0Count 1
#define CGEN_nDEMD_DevId558_C0Count 1
#define CGEN_nDM1TXB_DevId560_C0Count 1
#define CGEN_nCANCH_DevId660_C0Count 1
#define CGEN_nCANCH_DevId617_C1Count 1
#define CGEN_nCDYRXB_DevId736_C2Count 4
#define CGEN_nCDYTXB_DevId737_C2Count 123
#define CGEN_nDM1RX_DevId733_C2Count 1
#define CGEN_nCANCH_DevId650_C2Count 1
#define CGEN_nCANCH_DevId599_C3Count 1
#define CGEN_nCDYRXB_DevId727_C4Count 3
#define CGEN_nCDYTXB_DevId728_C4Count 79
#define CGEN_nCANCH_DevId640_C4Count 1
#define CGEN_nCANCH_DevId521_C5Count 1
#define CGEN_nCANCH_DevId630_C6Count 1
#define CGEN_nLINRX_DevId566_C0Count 3
#define CGEN_nTSUD_DevId824_C0Count 1
#define CGEN_nDeviceConfigListCount 49
#define CGEN_nDeviceInstanceListCount 270
#define CGEN_nDeviceInstanceTaskListTask0Count 4
#define CGEN_nDeviceInstanceTaskListTask1Count 28
#define CGEN_nDeviceInstanceTaskListTask2Count 129
#define CGEN_nDeviceInstanceTaskListTask3Count 85
#define CGEN_nDeviceInstanceTaskListTask4Count 19
#define CGEN_nTaskConfigListCount 5
#define CGEN_nSignalsCount 1411
#define CGEN_nDTCF_DevId734_C20Count 1
#define CGEN_nIndexGenMsgSignal_MappedIoId641 0
#define CGEN_nIndexGenMsgSignal_MappedIoId642 1
#define CGEN_nIndexGenMsgSignal_MappedIoId643 2
#define CGEN_nIndexGenMsgSignal_MappedIoId644 3
#define CGEN_nIndexGenMsgSignal_MappedIoId645 4
#define CGEN_nIndexGenMsgSignal_MappedIoId646 5
#define CGEN_nIndexGenMsgSignal_MappedIoId647 6
#define CGEN_nIndexGenMsgSignal_MappedIoId648 7
#define CGEN_nIndexGenMsgSignal_MappedIoId649 8
#define CGEN_nGenericSignalParameter_LINRX_DevId566_C00Count 9
#define CGEN_nIndexGenMsgSignal_MappedIoId650 0
#define CGEN_nIndexGenMsgSignal_MappedIoId651 1
#define CGEN_nIndexGenMsgSignal_MappedIoId652 2
#define CGEN_nIndexGenMsgSignal_MappedIoId653 3
#define CGEN_nIndexGenMsgSignal_MappedIoId654 4
#define CGEN_nIndexGenMsgSignal_MappedIoId655 5
#define CGEN_nIndexGenMsgSignal_MappedIoId656 6
#define CGEN_nIndexGenMsgSignal_MappedIoId657 7
#define CGEN_nIndexGenMsgSignal_MappedIoId658 8
#define CGEN_nIndexGenMsgSignal_MappedIoId659 9
#define CGEN_nIndexGenMsgSignal_MappedIoId660 10
#define CGEN_nIndexGenMsgSignal_MappedIoId661 11
#define CGEN_nIndexGenMsgSignal_MappedIoId662 12
#define CGEN_nIndexGenMsgSignal_MappedIoId663 13
#define CGEN_nIndexGenMsgSignal_MappedIoId664 14
#define CGEN_nIndexGenMsgSignal_MappedIoId665 15
#define CGEN_nIndexGenMsgSignal_MappedIoId666 16
#define CGEN_nIndexGenMsgSignal_MappedIoId667 17
#define CGEN_nIndexGenMsgSignal_MappedIoId668 18
#define CGEN_nGenericSignalParameter_LINRX_DevId566_C01Count 19
#define CGEN_nIndexGenMsgSignal_MappedIoId669 0
#define CGEN_nGenericSignalParameter_LINRX_DevId566_C02Count 1
#define CGEN_nIndexGenMsgSignal_MappedIoId670 0
#define CGEN_nGenericSignalParameter_LINTX_DevId567_C00Count 1
#define CGEN_nIndexGenMsgSignal_MappedIoId671 0
#define CGEN_nIndexGenMsgSignal_MappedIoId672 1
#define CGEN_nIndexGenMsgSignal_MappedIoId673 2
#define CGEN_nIndexGenMsgSignal_MappedIoId674 3
#define CGEN_nIndexGenMsgSignal_MappedIoId675 4
#define CGEN_nIndexGenMsgSignal_MappedIoId676 5
#define CGEN_nIndexGenMsgSignal_MappedIoId677 6
#define CGEN_nGenericSignalParameter_LINTX_DevId567_C01Count 7
#define CGEN_nIndexGenMsgSignal_MappedIoId1233 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1234 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1235 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1236 3
#define CGEN_nGenericSignalParameter_CDYRXB_DevId736_C20Count 4
#define CGEN_nIndexGenMsgSignal_MappedIoId918 0
#define CGEN_nIndexGenMsgSignal_MappedIoId917 1
#define CGEN_nIndexGenMsgSignal_MappedIoId916 2
#define CGEN_nIndexGenMsgSignal_MappedIoId915 3
#define CGEN_nIndexGenMsgSignal_MappedIoId914 4
#define CGEN_nIndexGenMsgSignal_MappedIoId913 5
#define CGEN_nIndexGenMsgSignal_MappedIoId912 6
#define CGEN_nIndexGenMsgSignal_MappedIoId911 7
#define CGEN_nGenericSignalParameter_CDYRXB_DevId736_C21Count 8
#define CGEN_nIndexGenMsgSignal_MappedIoId910 0
#define CGEN_nIndexGenMsgSignal_MappedIoId909 1
#define CGEN_nIndexGenMsgSignal_MappedIoId908 2
#define CGEN_nIndexGenMsgSignal_MappedIoId907 3
#define CGEN_nIndexGenMsgSignal_MappedIoId906 4
#define CGEN_nIndexGenMsgSignal_MappedIoId905 5
#define CGEN_nIndexGenMsgSignal_MappedIoId904 6
#define CGEN_nIndexGenMsgSignal_MappedIoId903 7
#define CGEN_nIndexGenMsgSignal_MappedIoId902 8
#define CGEN_nIndexGenMsgSignal_MappedIoId901 9
#define CGEN_nIndexGenMsgSignal_MappedIoId900 10
#define CGEN_nIndexGenMsgSignal_MappedIoId899 11
#define CGEN_nIndexGenMsgSignal_MappedIoId898 12
#define CGEN_nIndexGenMsgSignal_MappedIoId897 13
#define CGEN_nIndexGenMsgSignal_MappedIoId896 14
#define CGEN_nIndexGenMsgSignal_MappedIoId895 15
#define CGEN_nIndexGenMsgSignal_MappedIoId894 16
#define CGEN_nIndexGenMsgSignal_MappedIoId892 17
#define CGEN_nIndexGenMsgSignal_MappedIoId1264 18
#define CGEN_nIndexGenMsgSignal_MappedIoId891 19
#define CGEN_nIndexGenMsgSignal_MappedIoId890 20
#define CGEN_nIndexGenMsgSignal_MappedIoId889 21
#define CGEN_nIndexGenMsgSignal_MappedIoId1531 22
#define CGEN_nGenericSignalParameter_CDYRXB_DevId736_C22Count 23
#define CGEN_nIndexGenMsgSignal_MappedIoId888 0
#define CGEN_nIndexGenMsgSignal_MappedIoId887 1
#define CGEN_nIndexGenMsgSignal_MappedIoId886 2
#define CGEN_nIndexGenMsgSignal_MappedIoId885 3
#define CGEN_nGenericSignalParameter_CDYRXB_DevId736_C23Count 4
#define CGEN_nIndexGenMsgSignal_MappedIoId1257 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1258 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C20Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1255 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1256 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C21Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1253 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1254 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C22Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1251 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1252 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C23Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1249 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1250 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C24Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1247 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1248 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C25Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1245 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1246 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C26Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1243 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1244 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C27Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1241 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1242 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C28Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1239 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1240 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C29Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1237 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1238 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C210Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId975 0
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C211Count 1
#define CGEN_nIndexGenMsgSignal_MappedIoId978 0
#define CGEN_nIndexGenMsgSignal_MappedIoId979 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C212Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId976 0
#define CGEN_nIndexGenMsgSignal_MappedIoId977 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C213Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId974 0
#define CGEN_nIndexGenMsgSignal_MappedIoId973 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C214Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1232 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1231 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C215Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1228 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1227 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C216Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1224 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1223 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C217Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1220 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1219 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C218Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId948 0
#define CGEN_nIndexGenMsgSignal_MappedIoId947 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C219Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId946 0
#define CGEN_nIndexGenMsgSignal_MappedIoId945 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C220Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId944 0
#define CGEN_nIndexGenMsgSignal_MappedIoId943 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C221Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId942 0
#define CGEN_nIndexGenMsgSignal_MappedIoId941 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C222Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1230 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1229 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C223Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1226 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1225 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C224Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1222 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1221 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C225Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1218 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1217 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C226Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId932 0
#define CGEN_nIndexGenMsgSignal_MappedIoId931 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C227Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId930 0
#define CGEN_nIndexGenMsgSignal_MappedIoId929 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C228Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId928 0
#define CGEN_nIndexGenMsgSignal_MappedIoId927 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C229Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId926 0
#define CGEN_nIndexGenMsgSignal_MappedIoId925 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C230Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId924 0
#define CGEN_nIndexGenMsgSignal_MappedIoId923 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C231Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId922 0
#define CGEN_nIndexGenMsgSignal_MappedIoId921 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C232Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId920 0
#define CGEN_nIndexGenMsgSignal_MappedIoId919 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C233Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId972 0
#define CGEN_nIndexGenMsgSignal_MappedIoId971 1
#define CGEN_nIndexGenMsgSignal_MappedIoId970 2
#define CGEN_nIndexGenMsgSignal_MappedIoId969 3
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C234Count 4
#define CGEN_nIndexGenMsgSignal_MappedIoId960 0
#define CGEN_nIndexGenMsgSignal_MappedIoId959 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C235Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId958 0
#define CGEN_nIndexGenMsgSignal_MappedIoId957 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C236Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId956 0
#define CGEN_nIndexGenMsgSignal_MappedIoId955 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C237Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId954 0
#define CGEN_nIndexGenMsgSignal_MappedIoId953 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C238Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId952 0
#define CGEN_nIndexGenMsgSignal_MappedIoId951 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C239Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId950 0
#define CGEN_nIndexGenMsgSignal_MappedIoId949 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C240Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId962 0
#define CGEN_nIndexGenMsgSignal_MappedIoId961 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C241Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId775 0
#define CGEN_nIndexGenMsgSignal_MappedIoId774 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C242Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId773 0
#define CGEN_nIndexGenMsgSignal_MappedIoId772 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C243Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId771 0
#define CGEN_nIndexGenMsgSignal_MappedIoId770 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C244Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId769 0
#define CGEN_nIndexGenMsgSignal_MappedIoId768 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C245Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId767 0
#define CGEN_nIndexGenMsgSignal_MappedIoId766 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C246Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId765 0
#define CGEN_nIndexGenMsgSignal_MappedIoId764 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C247Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId763 0
#define CGEN_nIndexGenMsgSignal_MappedIoId762 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C248Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId761 0
#define CGEN_nIndexGenMsgSignal_MappedIoId760 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C249Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId759 0
#define CGEN_nIndexGenMsgSignal_MappedIoId758 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C250Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId757 0
#define CGEN_nIndexGenMsgSignal_MappedIoId756 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C251Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId755 0
#define CGEN_nIndexGenMsgSignal_MappedIoId754 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C252Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId753 0
#define CGEN_nIndexGenMsgSignal_MappedIoId752 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C253Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId751 0
#define CGEN_nIndexGenMsgSignal_MappedIoId750 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C254Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId749 0
#define CGEN_nIndexGenMsgSignal_MappedIoId748 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C255Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId747 0
#define CGEN_nIndexGenMsgSignal_MappedIoId746 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C256Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId745 0
#define CGEN_nIndexGenMsgSignal_MappedIoId744 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C257Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId743 0
#define CGEN_nIndexGenMsgSignal_MappedIoId742 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C258Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId741 0
#define CGEN_nIndexGenMsgSignal_MappedIoId740 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C259Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId739 0
#define CGEN_nIndexGenMsgSignal_MappedIoId738 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C260Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId737 0
#define CGEN_nIndexGenMsgSignal_MappedIoId736 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C261Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId735 0
#define CGEN_nIndexGenMsgSignal_MappedIoId734 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C262Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId733 0
#define CGEN_nIndexGenMsgSignal_MappedIoId732 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C263Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId731 0
#define CGEN_nIndexGenMsgSignal_MappedIoId730 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C264Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId729 0
#define CGEN_nIndexGenMsgSignal_MappedIoId728 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C265Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId727 0
#define CGEN_nIndexGenMsgSignal_MappedIoId726 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C266Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId725 0
#define CGEN_nIndexGenMsgSignal_MappedIoId724 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C267Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId723 0
#define CGEN_nIndexGenMsgSignal_MappedIoId722 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C268Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId721 0
#define CGEN_nIndexGenMsgSignal_MappedIoId720 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C269Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId719 0
#define CGEN_nIndexGenMsgSignal_MappedIoId718 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C270Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId717 0
#define CGEN_nIndexGenMsgSignal_MappedIoId716 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C271Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId715 0
#define CGEN_nIndexGenMsgSignal_MappedIoId714 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C272Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId713 0
#define CGEN_nIndexGenMsgSignal_MappedIoId712 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C273Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId711 0
#define CGEN_nIndexGenMsgSignal_MappedIoId710 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C274Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId709 0
#define CGEN_nIndexGenMsgSignal_MappedIoId708 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C275Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId707 0
#define CGEN_nIndexGenMsgSignal_MappedIoId706 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C276Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId705 0
#define CGEN_nIndexGenMsgSignal_MappedIoId704 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C277Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId703 0
#define CGEN_nIndexGenMsgSignal_MappedIoId702 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C278Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId701 0
#define CGEN_nIndexGenMsgSignal_MappedIoId700 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C279Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId699 0
#define CGEN_nIndexGenMsgSignal_MappedIoId698 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C280Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId697 0
#define CGEN_nIndexGenMsgSignal_MappedIoId696 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C281Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId695 0
#define CGEN_nIndexGenMsgSignal_MappedIoId694 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C282Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId693 0
#define CGEN_nIndexGenMsgSignal_MappedIoId692 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C283Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId691 0
#define CGEN_nIndexGenMsgSignal_MappedIoId690 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C284Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId689 0
#define CGEN_nIndexGenMsgSignal_MappedIoId688 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C285Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId687 0
#define CGEN_nIndexGenMsgSignal_MappedIoId686 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C286Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId685 0
#define CGEN_nIndexGenMsgSignal_MappedIoId684 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C287Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId683 0
#define CGEN_nIndexGenMsgSignal_MappedIoId682 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C288Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId681 0
#define CGEN_nIndexGenMsgSignal_MappedIoId680 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C289Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId679 0
#define CGEN_nIndexGenMsgSignal_MappedIoId678 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C290Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId968 0
#define CGEN_nIndexGenMsgSignal_MappedIoId967 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C291Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId966 0
#define CGEN_nIndexGenMsgSignal_MappedIoId965 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C292Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId964 0
#define CGEN_nIndexGenMsgSignal_MappedIoId963 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C293Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId884 0
#define CGEN_nIndexGenMsgSignal_MappedIoId883 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C294Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1214 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1215 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1216 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C295Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId878 0
#define CGEN_nIndexGenMsgSignal_MappedIoId877 1
#define CGEN_nIndexGenMsgSignal_MappedIoId876 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C296Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId875 0
#define CGEN_nIndexGenMsgSignal_MappedIoId874 1
#define CGEN_nIndexGenMsgSignal_MappedIoId873 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C297Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId872 0
#define CGEN_nIndexGenMsgSignal_MappedIoId871 1
#define CGEN_nIndexGenMsgSignal_MappedIoId870 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C298Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId869 0
#define CGEN_nIndexGenMsgSignal_MappedIoId868 1
#define CGEN_nIndexGenMsgSignal_MappedIoId867 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C299Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId866 0
#define CGEN_nIndexGenMsgSignal_MappedIoId865 1
#define CGEN_nIndexGenMsgSignal_MappedIoId864 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2100Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId863 0
#define CGEN_nIndexGenMsgSignal_MappedIoId862 1
#define CGEN_nIndexGenMsgSignal_MappedIoId861 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2101Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId860 0
#define CGEN_nIndexGenMsgSignal_MappedIoId857 1
#define CGEN_nIndexGenMsgSignal_MappedIoId859 2
#define CGEN_nIndexGenMsgSignal_MappedIoId858 3
#define CGEN_nIndexGenMsgSignal_MappedIoId856 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2102Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId855 0
#define CGEN_nIndexGenMsgSignal_MappedIoId852 1
#define CGEN_nIndexGenMsgSignal_MappedIoId854 2
#define CGEN_nIndexGenMsgSignal_MappedIoId853 3
#define CGEN_nIndexGenMsgSignal_MappedIoId851 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2103Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId850 0
#define CGEN_nIndexGenMsgSignal_MappedIoId849 1
#define CGEN_nIndexGenMsgSignal_MappedIoId848 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2104Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId847 0
#define CGEN_nIndexGenMsgSignal_MappedIoId846 1
#define CGEN_nIndexGenMsgSignal_MappedIoId845 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2105Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId844 0
#define CGEN_nIndexGenMsgSignal_MappedIoId843 1
#define CGEN_nIndexGenMsgSignal_MappedIoId842 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2106Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId841 0
#define CGEN_nIndexGenMsgSignal_MappedIoId840 1
#define CGEN_nIndexGenMsgSignal_MappedIoId839 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2107Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId838 0
#define CGEN_nIndexGenMsgSignal_MappedIoId835 1
#define CGEN_nIndexGenMsgSignal_MappedIoId837 2
#define CGEN_nIndexGenMsgSignal_MappedIoId836 3
#define CGEN_nIndexGenMsgSignal_MappedIoId834 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2108Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId833 0
#define CGEN_nIndexGenMsgSignal_MappedIoId830 1
#define CGEN_nIndexGenMsgSignal_MappedIoId832 2
#define CGEN_nIndexGenMsgSignal_MappedIoId831 3
#define CGEN_nIndexGenMsgSignal_MappedIoId829 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2109Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId828 0
#define CGEN_nIndexGenMsgSignal_MappedIoId825 1
#define CGEN_nIndexGenMsgSignal_MappedIoId827 2
#define CGEN_nIndexGenMsgSignal_MappedIoId826 3
#define CGEN_nIndexGenMsgSignal_MappedIoId824 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2110Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId823 0
#define CGEN_nIndexGenMsgSignal_MappedIoId820 1
#define CGEN_nIndexGenMsgSignal_MappedIoId822 2
#define CGEN_nIndexGenMsgSignal_MappedIoId821 3
#define CGEN_nIndexGenMsgSignal_MappedIoId819 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2111Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId818 0
#define CGEN_nIndexGenMsgSignal_MappedIoId817 1
#define CGEN_nIndexGenMsgSignal_MappedIoId816 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2112Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId815 0
#define CGEN_nIndexGenMsgSignal_MappedIoId814 1
#define CGEN_nIndexGenMsgSignal_MappedIoId813 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2113Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId812 0
#define CGEN_nIndexGenMsgSignal_MappedIoId811 1
#define CGEN_nIndexGenMsgSignal_MappedIoId810 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2114Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId809 0
#define CGEN_nIndexGenMsgSignal_MappedIoId806 1
#define CGEN_nIndexGenMsgSignal_MappedIoId808 2
#define CGEN_nIndexGenMsgSignal_MappedIoId807 3
#define CGEN_nIndexGenMsgSignal_MappedIoId805 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2115Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId804 0
#define CGEN_nIndexGenMsgSignal_MappedIoId801 1
#define CGEN_nIndexGenMsgSignal_MappedIoId803 2
#define CGEN_nIndexGenMsgSignal_MappedIoId802 3
#define CGEN_nIndexGenMsgSignal_MappedIoId800 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2116Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId799 0
#define CGEN_nIndexGenMsgSignal_MappedIoId796 1
#define CGEN_nIndexGenMsgSignal_MappedIoId798 2
#define CGEN_nIndexGenMsgSignal_MappedIoId797 3
#define CGEN_nIndexGenMsgSignal_MappedIoId795 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2117Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId794 0
#define CGEN_nIndexGenMsgSignal_MappedIoId793 1
#define CGEN_nIndexGenMsgSignal_MappedIoId792 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2118Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId791 0
#define CGEN_nIndexGenMsgSignal_MappedIoId788 1
#define CGEN_nIndexGenMsgSignal_MappedIoId790 2
#define CGEN_nIndexGenMsgSignal_MappedIoId789 3
#define CGEN_nIndexGenMsgSignal_MappedIoId787 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2119Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId786 0
#define CGEN_nIndexGenMsgSignal_MappedIoId785 1
#define CGEN_nIndexGenMsgSignal_MappedIoId784 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2120Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId783 0
#define CGEN_nIndexGenMsgSignal_MappedIoId782 1
#define CGEN_nIndexGenMsgSignal_MappedIoId781 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2121Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId780 0
#define CGEN_nIndexGenMsgSignal_MappedIoId776 1
#define CGEN_nIndexGenMsgSignal_MappedIoId779 2
#define CGEN_nIndexGenMsgSignal_MappedIoId778 3
#define CGEN_nIndexGenMsgSignal_MappedIoId777 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId737_C2122Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId1524 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1525 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1526 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1527 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1528 4
#define CGEN_nIndexGenMsgSignal_MappedIoId1529 5
#define CGEN_nGenericSignalParameter_CDYRXB_DevId727_C40Count 6
#define CGEN_nIndexGenMsgSignal_MappedIoId1516 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1517 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1518 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1519 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1520 4
#define CGEN_nIndexGenMsgSignal_MappedIoId1521 5
#define CGEN_nIndexGenMsgSignal_MappedIoId1522 6
#define CGEN_nIndexGenMsgSignal_MappedIoId1523 7
#define CGEN_nGenericSignalParameter_CDYRXB_DevId727_C41Count 8
#define CGEN_nIndexGenMsgSignal_MappedIoId1530 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1491 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1492 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1493 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1494 4
#define CGEN_nIndexGenMsgSignal_MappedIoId1495 5
#define CGEN_nIndexGenMsgSignal_MappedIoId1496 6
#define CGEN_nIndexGenMsgSignal_MappedIoId1497 7
#define CGEN_nIndexGenMsgSignal_MappedIoId1498 8
#define CGEN_nIndexGenMsgSignal_MappedIoId1499 9
#define CGEN_nIndexGenMsgSignal_MappedIoId1500 10
#define CGEN_nIndexGenMsgSignal_MappedIoId1501 11
#define CGEN_nIndexGenMsgSignal_MappedIoId1502 12
#define CGEN_nIndexGenMsgSignal_MappedIoId1503 13
#define CGEN_nIndexGenMsgSignal_MappedIoId1504 14
#define CGEN_nIndexGenMsgSignal_MappedIoId1505 15
#define CGEN_nIndexGenMsgSignal_MappedIoId1506 16
#define CGEN_nIndexGenMsgSignal_MappedIoId1507 17
#define CGEN_nIndexGenMsgSignal_MappedIoId1508 18
#define CGEN_nIndexGenMsgSignal_MappedIoId1509 19
#define CGEN_nIndexGenMsgSignal_MappedIoId1510 20
#define CGEN_nIndexGenMsgSignal_MappedIoId1511 21
#define CGEN_nIndexGenMsgSignal_MappedIoId1512 22
#define CGEN_nIndexGenMsgSignal_MappedIoId1513 23
#define CGEN_nIndexGenMsgSignal_MappedIoId1514 24
#define CGEN_nIndexGenMsgSignal_MappedIoId1515 25
#define CGEN_nGenericSignalParameter_CDYRXB_DevId727_C42Count 26
#define CGEN_nIndexGenMsgSignal_MappedIoId1410 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1411 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C40Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1379 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1380 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C41Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1474 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1473 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C42Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1472 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1471 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C43Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1470 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1469 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C44Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1468 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1467 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C45Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1466 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1465 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C46Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1464 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1463 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C47Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1462 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1461 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C48Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1460 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1459 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C49Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1458 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1457 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C410Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1456 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1455 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C411Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1454 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1453 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C412Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1452 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1451 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C413Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1490 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1489 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C414Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1291 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1292 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1293 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1294 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1295 4
#define CGEN_nIndexGenMsgSignal_MappedIoId1296 5
#define CGEN_nIndexGenMsgSignal_MappedIoId1290 6
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C415Count 7
#define CGEN_nIndexGenMsgSignal_MappedIoId1486 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1485 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C416Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1484 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1483 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C417Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1482 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1481 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C418Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1480 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1479 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C419Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1478 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1477 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C420Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1488 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1487 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C421Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1340 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1339 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C422Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1338 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1337 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C423Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1336 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1335 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C424Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1334 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1333 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C425Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1332 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1331 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C426Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1330 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1329 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C427Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1328 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1327 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C428Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1326 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1325 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C429Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1324 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1323 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C430Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1322 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1321 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C431Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1320 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1319 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C432Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1318 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1317 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C433Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1316 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1315 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C434Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1314 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1313 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C435Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1312 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1311 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C436Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1310 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1309 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C437Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1308 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1307 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C438Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1306 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1305 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C439Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1304 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1303 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C440Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1302 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1301 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C441Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1300 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1299 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C442Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1298 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1297 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C443Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1476 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1475 1
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C444Count 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1450 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1448 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1449 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C445Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1447 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1445 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1446 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C446Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1444 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1442 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1443 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C447Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1441 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1439 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1440 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C448Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1438 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1436 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1437 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C449Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1435 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1433 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1434 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C450Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1432 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1430 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1431 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C451Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1429 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1427 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1428 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C452Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1426 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1424 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1425 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C453Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1423 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1421 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1422 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C454Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1420 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1418 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1419 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C455Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1417 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1415 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1416 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C456Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1414 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1412 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1413 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C457Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1407 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1408 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1405 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1406 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1409 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C458Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId1404 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1402 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1403 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C459Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1401 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1399 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1400 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C460Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1398 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1396 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1397 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C461Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1395 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1393 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1394 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C462Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1392 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1390 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1391 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C463Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1389 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1387 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1388 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C464Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1386 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1384 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1385 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C465Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1383 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1381 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1382 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C466Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1376 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1377 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1374 2
#define CGEN_nIndexGenMsgSignal_MappedIoId1375 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1378 4
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C467Count 5
#define CGEN_nIndexGenMsgSignal_MappedIoId1373 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1371 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1372 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C468Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1370 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1368 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1369 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C469Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1367 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1365 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1366 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C470Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1364 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1362 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1363 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C471Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1361 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1359 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1360 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C472Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1358 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1356 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1357 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C473Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1355 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1353 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1354 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C474Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1352 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1350 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1351 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C475Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1349 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1347 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1348 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C476Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1346 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1344 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1345 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C477Count 3
#define CGEN_nIndexGenMsgSignal_MappedIoId1343 0
#define CGEN_nIndexGenMsgSignal_MappedIoId1341 1
#define CGEN_nIndexGenMsgSignal_MappedIoId1342 2
#define CGEN_nGenericSignalParameter_CDYTXB_DevId728_C478Count 3
#define CGEN_nMemAccessListCount 1
#define CGEN_nNvmConfigListCount 154
#define CGEN_nIndexNvmConfig_CfgId_651 153
#define CGEN_nUdsIoControlListCount 27
#define CGEN_nDiagnosticEventListCMCount 1
#define CGEN_nIndexDiagnosticEventListCM1260 0  /* DTC_01 */
#define CGEN_nMcanEcuConfigListCount_C1 1
#define CGEN_nRxMcanMsgConfigList_BSG_EXPA_Count 2
#define CGEN_nTxMcanMsgConfigList_BSG_EXPA_Count 1
#define CGEN_nGatewayBridgeDeviceParaListC0Count 9
#define CGEN_nGatewayBridgeDeviceParaListC1Count 1
#define CGEN_nDeviceParaListCDYRHC2Count 4
#define CGEN_nDeviceParaListCDYTHC2Count 123
#define CGEN_nGatewayBridgeDeviceParaListC2Count 1
#define CGEN_nGatewayBridgeDeviceParaListC3Count 4
#define CGEN_nDeviceParaListCDYRHC4Count 3
#define CGEN_nDeviceParaListCDYTHC4Count 79
#define CGEN_nGatewayBridgeDeviceParaListC4Count 1
#define CGEN_nGatewayBridgeDeviceParaListC5Count 1
#define CGEN_nGatewayBridgeDeviceParaListC6Count 1
#define CGEN_nDatasetConsistencyListCount 1

      
/* End Helper types  */

/* Begin Helper types  */
    
         
typedef struct
{
   DIHD_tunDeviceCondition aunConditionTask0[4];
   DIHD_tunDeviceCondition aunConditionTask1[28];
   DIHD_tunDeviceCondition aunConditionTask2[129];
   DIHD_tunDeviceCondition aunConditionTask3[85];
   DIHD_tunDeviceCondition aunConditionTask4[19];
}CGEN_tstCondition;
typedef struct
{
   CGEN_tstNVMPAR_DevId581_C0651 CGEN_stNVMPAR_DevId581_C0651_Buffer;
} CGEN_tstNVMBufferParameter;
typedef struct
{
   const CGEN_tstDataSetVersion CGEN_stDataSetVersion;
   const CGEN_tstDiagnosticEvent CGEN_astDiagnosticEventListCM[CGEN_nDiagnosticEventListCMCount];
} CGEN_tstDemData;
typedef struct
{
   uint16 u16CRC;
   uint8 u8MsgCounter;
   uint8 u8Reserved;
   uint16 au16InDigDiag[22];
   uint16 au16OutDiag[34];
   bool aboInDig[22];
} CGEN_tstMcanWorkBuffer_NODE_DATA_1_BSG_EXPA;
typedef struct
{
   uint16 u16CRC;
   uint8 u8MsgCounter;
   uint8 u8Reserved;
   uint32 au32InAna32[10];
   uint16 au16InAna16[9];
   uint16 au16InAnaDiag[18];
   uint16 au16OutSense[28];
   uint16 au16OutSensePulse[2];
   uint16 au16OutSensePulseDiag[2];
   uint16 au16OutTdDiag[2];
   uint8 au8InByteSig[1];
   bool aboOutTd[2];
} CGEN_tstMcanWorkBuffer_NODE_DATA_2_BSG_EXPA;
typedef struct
{
   uint16 u16CRC;
   uint8 u8MsgCounter;
   uint8 u8Reserved;
   bool aboOutDig[21];
   int8 ai8OutHb[14];
   bool aboOutOle[4];
   bool aboOutTdStart[2];
} CGEN_tstMcanWorkBuffer_MASTER_DATA_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_NoDirectory_BSG_EXPA astSignalCompressionList[21];
} CGEN_tstSignalCompressionListOutDig_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_NoDirectory_BSG_EXPA astSignalCompressionList[14];
} CGEN_tstSignalCompressionListOutHb_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_NoDirectory_BSG_EXPA astSignalCompressionList[4];
} CGEN_tstSignalCompressionListOutOle_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_NoDirectory_BSG_EXPA astSignalCompressionList[2];
} CGEN_tstSignalCompressionListOutTdStart_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_DiagSignal_BSG_EXPA astSignalCompressionList[22];
} CGEN_tstSignalCompressionListInDigDiag_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_DiagSignal_BSG_EXPA astSignalCompressionList[34];
} CGEN_tstSignalCompressionListOutDiag_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_NoDirectory_BSG_EXPA astSignalCompressionList[22];
} CGEN_tstSignalCompressionListInDig_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_InAna32_BSG_EXPA astSignalCompressionList[10];
} CGEN_tstSignalCompressionListInAna32_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_InAna16_BSG_EXPA astSignalCompressionList[9];
} CGEN_tstSignalCompressionListInAna16_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_DiagSignal_BSG_EXPA astSignalCompressionList[18];
} CGEN_tstSignalCompressionListInAnaDiag_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_SenseSignal_BSG_EXPA astSignalCompressionList[28];
} CGEN_tstSignalCompressionListOutSense_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_SenseSignal_BSG_EXPA astSignalCompressionList[2];
} CGEN_tstSignalCompressionListOutSensePulse_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_DiagSignal_BSG_EXPA astSignalCompressionList[2];
} CGEN_tstSignalCompressionListOutSensePulseDiag_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_DiagSignal_BSG_EXPA astSignalCompressionList[2];
} CGEN_tstSignalCompressionListOutTdDiag_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_InByteSig_BSG_EXPA astSignalCompressionList[1];
} CGEN_tstSignalCompressionListInByteSig_BSG_EXPA;
typedef struct
{
   uint8 u8NumberOfSignals;
   CGEN_tstMcanSignalCompressionConfig_NoDirectory_BSG_EXPA astSignalCompressionList[2];
} CGEN_tstSignalCompressionListOutTd_BSG_EXPA;
typedef struct
{
   CGEN_tstSignalCompressionListOutDig_BSG_EXPA CGEN_stSignalCompressionListOutDig;
   CGEN_tstSignalCompressionListOutHb_BSG_EXPA CGEN_stSignalCompressionListOutHb;
   CGEN_tstSignalCompressionListOutOle_BSG_EXPA CGEN_stSignalCompressionListOutOle;
   CGEN_tstSignalCompressionListOutTdStart_BSG_EXPA CGEN_stSignalCompressionListOutTdStart;
   CGEN_tstSignalCompressionListInDigDiag_BSG_EXPA CGEN_stSignalCompressionListInDigDiag;
   CGEN_tstSignalCompressionListOutDiag_BSG_EXPA CGEN_stSignalCompressionListOutDiag;
   CGEN_tstSignalCompressionListInDig_BSG_EXPA CGEN_stSignalCompressionListInDig;
   CGEN_tstSignalCompressionListInAna32_BSG_EXPA CGEN_stSignalCompressionListInAna32;
   CGEN_tstSignalCompressionListInAna16_BSG_EXPA CGEN_stSignalCompressionListInAna16;
   CGEN_tstSignalCompressionListInAnaDiag_BSG_EXPA CGEN_stSignalCompressionListInAnaDiag;
   CGEN_tstSignalCompressionListOutSense_BSG_EXPA CGEN_stSignalCompressionListOutSense;
   CGEN_tstSignalCompressionListOutSensePulse_BSG_EXPA CGEN_stSignalCompressionListOutSensePulse;
   CGEN_tstSignalCompressionListOutSensePulseDiag_BSG_EXPA CGEN_stSignalCompressionListOutSensePulseDiag;
   CGEN_tstSignalCompressionListOutTdDiag_BSG_EXPA CGEN_stSignalCompressionListOutTdDiag;
   CGEN_tstSignalCompressionListInByteSig_BSG_EXPA CGEN_stSignalCompressionListInByteSig;
   CGEN_tstSignalCompressionListOutTd_BSG_EXPA CGEN_stSignalCompressionListOutTd;
} CGEN_tstMcanSignalCompressionList_BSG_EXPA;
typedef struct
{
   CGEN_tstMcanSignalCompressionList_BSG_EXPA CGEN_stSignalCompressionList;
} CGEN_tstRemoteParameter_BSG_EXPA;
typedef struct
{
   uint8 u8NrOfTableEntries;
   uint8 u8ReservedByte;
   CGEN_tstLinScheduleTableEntry astTableEntries[4];
}CGEN_tstLinScheduleTableChannel0ScheduleTable0;
typedef struct
{
   const CGEN_tstReloadSectionHeader CGEN_stReloadSectionHeader;
} CGEN_tstCANConfigDatasetPayloadSection;

      
/* End Helper types  */

/* Begin External declarations  */
    
         
extern void *memset(void *dest, int c, size_t count);
extern void memcpy(void *dest, void *src, size_t count);
extern uint16 UTILIB_u16Swap2Bytes(uint16);
extern uint32 UTILIB_u32Swap4Bytes(uint32);
extern uint64 UTILIB_u64Swap8Bytes(uint64);
extern void  UTILIB_vSwap2BytesFromStream (uint8* pu8Data);
extern void  UTILIB_vSwap4BytesFromStream (uint8* pu8Data);
extern void  UTILIB_vSwap8BytesFromStream (uint8* pu8Data);
extern void INDIG_vInitSignal(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INDIG_vInitState(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INDIG_vAnaConvertData(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INDIG_vCheckRefVcc(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INDIG_vAnaDiag(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INDIG_vAnaDebounce(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INDIG_vSetValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INDIG_vGroupPullResistorControl(DIHD_tstDeviceHandle stHandle, const void *pvDeviceParameter);
extern void INDIG_vGroupState(DIHD_tstDeviceHandle stHandle, const void *pvDeviceParameter);
extern void OUTDIG_vInitStateMachine(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssCalcDiagValueA(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vCheckDiagMon(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssCheckDiagScGnd(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vCalcCsValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vCheckDiagOci2(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vCheckDiagOci1(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssCheckDiagOvld(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vCheckDiagUor(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssCheckDiagScPwr(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssCheckDiagOl(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vSaveSenseValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssProtectOutputsV(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vProtectOutputsOCi2(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssSetDiag(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vPreOutHandling(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHandleResetPreOut(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssHandleOutputOff(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHandleResetPostOut(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssHandleOutputOn(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssCheckDiagTdOl(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vOutSignalInitialization(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vSetIsoPulse(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssTdCheckDiagMon(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssHandleTdOutput(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vPortSrHandleOutputOff(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vPortSrHandleOutputOn(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vInputSignalInitialization(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vInitStateMachine(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vGetRawSignalValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vGetRefChanValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckDiagRef(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckDiagMon(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCalcConvValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckScPwr(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckOlR(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckUor(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckScGnd(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckLor(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vSetDiag(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vSetValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vLimitRawSignalValue(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void INANA_vCheckOlU(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vPwmPreOutHandling(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vPwmHandleOutputTaHOn(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssPwmHandleOutputOn(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void OUTDIG_vHssPwmHandleOutputOff(DIHD_tstDeviceHandle stHandle, void *pvPara);
extern void MCANC_vUncompress(uint8** pvSource, void* pvDestination, uint8* pu8Offset, void* pvSigCompressionList, uint32 u32MethodType);
extern void MCANC_vCompress(void* pvSource, uint8** pvDestination,  uint8* pu8Offset, void* pvSigCompressionList, uint32 u32MethodType);
extern void DATETIME_vGetLocalDateTime(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DATETIME_vGetSystemDateTime(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DATETIME_vGetTicksCount(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DATETIME_vSetHourOffset(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DATETIME_vSetMinuteOffset(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DATETIME_vSetNewSystemDateTime(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DATETIME_vSetDateTime(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DATETIME_vSetDateTimeDiag(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void MTHD_vSetModelHold(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void INANA_vGetValue32(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void INANA_vGetValue16(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void INDIG_vGetSignalValue(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void OUTDIG_vGetModelOutSense(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void OUTDIG_vGetModelOutIsoPulseSense(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void OUTDIG_vGetModelOutTdState(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void OUTDIG_vSetModelOutput(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void OUTDIG_vSetModelTdOutput(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void OUTDIG_vSetModelOutputDiag(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void OUTDIG_vSetPwmModelOutput(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void OUTDIG_vSetPwmModelOutputDiag(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DEMD_vSetTestResult(DIHD_tstDeviceHandle, void *, const void *);
extern void DEMD_vSetDateAndTime(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DEMD_vSetDistance(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DEMD_vSetEnableCondition(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DEMD_vSetFreezeFrame(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DEMD_vSetOperationCycle(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DEMD_vSetStorageCondition(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void GWTCBD_vSetGatewayEnable(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DM1RX_vGetAmberWarningLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DM1RX_vGetFlashAmberWarningLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DM1RX_vGetMalfunctionIndLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DM1RX_vGetFlashMalfunctionIndLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DM1RX_vGetProtectLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DM1RX_vGetFlashProtectLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DM1RX_vGetRedStopLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void DM1RX_vGetFlashRedStopLamp(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void LINCH_vSetNetworkRequest(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void LINCH_vSetScheduleTable(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void TSUD_vGetShaftSpeed(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void TSUD_vGetVehicleSpeed(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void TSUD_vSetDiagWriteOdoResponse(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void INSDA_vGetAccAx(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void INSDA_vGetAccAy(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void INSDA_vGetAccAz(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvDiagSignal, void *pvPara);
extern void LINS_vSetFrameLss1B(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void LINS_vSetFrameMlfB(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void LINS_vSetWakeUpRequest(DIHD_tstDeviceHandle stHandle, void * pvSignal, void *pvPara);
extern void DATETIME_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void DATETIME_vPreInSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void DATETIME_vReset(DIHD_tstDeviceHandle, void *);
extern void MCANM_vDeinit(DIHD_tstDeviceHandle);
extern void MCANM_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void MCANM_vInit(DIHD_tstDeviceHandle, void *);
extern void MCANM_vReset(DIHD_tstDeviceHandle, void *);
extern void MCANM_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void INANA_vInit(DIHD_tstDeviceHandle, void *);
extern void INANA_vInit(DIHD_tstDeviceHandle, void *);
extern void INANA_vInit(DIHD_tstDeviceHandle, void *);
extern void INDIG_vInit(DIHD_tstDeviceHandle, void *);
extern void OUTDIG_vDeinit(DIHD_tstDeviceHandle);
extern void OUTDIG_vInit(DIHD_tstDeviceHandle, void *);
extern void OUTDIG_vDeinit(DIHD_tstDeviceHandle);
extern void OUTDIG_vInit(DIHD_tstDeviceHandle, void *);
extern void NVMPAR_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void NVMPAR_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void NVMPAR_vInit(DIHD_tstDeviceHandle, void *);
extern void RAMD_vInit(DIHD_tstDeviceHandle, void *);
extern void DEMD_vDeinit(DIHD_tstDeviceHandle);
extern void DEMD_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void DEMD_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void DEMD_vInit(DIHD_tstDeviceHandle, void *);
extern void DEMD_vReset(DIHD_tstDeviceHandle, void *);
extern void DM1TXB_vCyclicT100(DIHD_tstDeviceHandle);
extern void DM1TXB_vDeinit(DIHD_tstDeviceHandle);
extern void DM1TXB_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void DM1TXB_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vCyclicT100(DIHD_tstDeviceHandle);
extern void CANCH_vDeinit(DIHD_tstDeviceHandle);
extern void CANCH_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vDeinit(DIHD_tstDeviceHandle);
extern void GWTCBD_vInit(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CANCH_vCyclicT100(DIHD_tstDeviceHandle);
extern void CANCH_vDeinit(DIHD_tstDeviceHandle);
extern void CANCH_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vReset(DIHD_tstDeviceHandle, void *);
extern void MUX4_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void MUX4_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void GWTCBD_vDeinit(DIHD_tstDeviceHandle);
extern void GWTCBD_vInit(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CANCH_vCyclicT100(DIHD_tstDeviceHandle);
extern void CANCH_vDeinit(DIHD_tstDeviceHandle);
extern void CANCH_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vReset(DIHD_tstDeviceHandle, void *);
extern void CDYRXB_vDeinit(DIHD_tstDeviceHandle);
extern void CDYRXB_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void CDYRXB_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void CDYRXB_vInit(DIHD_tstDeviceHandle, void *);
extern void CDYRXB_vPreInSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void CDYRXB_vReset(DIHD_tstDeviceHandle, void *);
extern void CDYRXB_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CDYTXB_vDeinit(DIHD_tstDeviceHandle);
extern void CDYTXB_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void CDYTXB_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void CDYTXB_vInit(DIHD_tstDeviceHandle, void *);
extern void CDYTXB_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void CDYTXB_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void CDYTXB_vReset(DIHD_tstDeviceHandle, void *);
extern void CDYTXB_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void DM1RX_vCyclicT100(DIHD_tstDeviceHandle);
extern void DM1RX_vDeinit(DIHD_tstDeviceHandle);
extern void DM1RX_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void DM1RX_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void DM1RX_vInit(DIHD_tstDeviceHandle, void *);
extern void DM1RX_vPreInSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void DM1RX_vReset(DIHD_tstDeviceHandle, void *);
extern void DM1RX_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void DM1TXB_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void DM1TXB_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void GWTCBD_vDeinit(DIHD_tstDeviceHandle);
extern void GWTCBD_vInit(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CANCH_vCyclicT100(DIHD_tstDeviceHandle);
extern void CANCH_vDeinit(DIHD_tstDeviceHandle);
extern void CANCH_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vDeinit(DIHD_tstDeviceHandle);
extern void GWTCBD_vInit(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CANCH_vCyclicT100(DIHD_tstDeviceHandle);
extern void CANCH_vDeinit(DIHD_tstDeviceHandle);
extern void CANCH_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vReset(DIHD_tstDeviceHandle, void *);
extern void CDYRXB_vDeinit(DIHD_tstDeviceHandle);
extern void CDYRXB_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void CDYRXB_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void CDYRXB_vInit(DIHD_tstDeviceHandle, void *);
extern void CDYRXB_vPreInSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void CDYRXB_vReset(DIHD_tstDeviceHandle, void *);
extern void CDYRXB_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CDYTXB_vDeinit(DIHD_tstDeviceHandle);
extern void CDYTXB_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void CDYTXB_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void CDYTXB_vInit(DIHD_tstDeviceHandle, void *);
extern void CDYTXB_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void CDYTXB_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void CDYTXB_vReset(DIHD_tstDeviceHandle, void *);
extern void CDYTXB_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void GWTCBD_vDeinit(DIHD_tstDeviceHandle);
extern void GWTCBD_vInit(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CANCH_vCyclicT100(DIHD_tstDeviceHandle);
extern void CANCH_vDeinit(DIHD_tstDeviceHandle);
extern void CANCH_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vDeinit(DIHD_tstDeviceHandle);
extern void GWTCBD_vInit(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void CANCH_vCyclicT100(DIHD_tstDeviceHandle);
extern void CANCH_vDeinit(DIHD_tstDeviceHandle);
extern void CANCH_vInit(DIHD_tstDeviceHandle, void *);
extern void CANCH_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vDeinit(DIHD_tstDeviceHandle);
extern void GWTCBD_vInit(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void GWTCBD_vReset(DIHD_tstDeviceHandle, void *);
extern void GWTCBD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void LINCH_vDeinit(DIHD_tstDeviceHandle);
extern void LINCH_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void LINCH_vInit(DIHD_tstDeviceHandle, void *);
extern void LINCH_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void LINCH_vReset(DIHD_tstDeviceHandle, void *);
extern void LINND_vDeinit(DIHD_tstDeviceHandle);
extern void LINND_vInit(DIHD_tstDeviceHandle, void *);
extern void LINRX_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void LINRX_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void LINRX_vPreInSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void LINTX_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void LINTX_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void LINTX_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void LINTX_vPreOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void TSUD_vDeinit(DIHD_tstDeviceHandle);
extern void TSUD_vGetCondition(DIHD_tstDeviceHandle, DIHD_tunDeviceCondition*, uint16*);
extern void TSUD_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void TSUD_vInit(DIHD_tstDeviceHandle, void *);
extern void TSUD_vPreInSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void TSUD_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void INSD_vDeinit(DIHD_tstDeviceHandle);
extern void INSD_vInit(DIHD_tstDeviceHandle, void *);
extern void INSDA_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void INSDA_vPreInSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void INSDA_vSetDeviceEnable(DIHD_tstDeviceHandle, bool*);
extern void LINS_vDeinit(DIHD_tstDeviceHandle);
extern void LINS_vGetDeviceState(DIHD_tstDeviceHandle, uint16*);
extern void LINS_vInit(DIHD_tstDeviceHandle, void *);
extern void LINS_vPostOutSigProcessing(DIHD_tstDeviceHandle, MTHD_txTaskId);
extern void CGEN__vProcessInputSignals_DATETIME_DevId557_C00Task4();
extern void CGEN__vProcessOutputSignals_DATETIME_DevId557_C00Task4();
extern void CGEN__vProcessOutputSignals_MTHD_DevId576_C00Task0();
extern void CGEN__vProcessInputSignals_INANA_DevId520_C00Task2();
extern void CGEN__vProcessInputSignals_INANA_DevId520_C00Task4();
extern const CGEN_tstInAnaSignalPL * const CGEN__astStaticSignalParameter_INANA_DevId520_C00[CGEN_nStaticSignalParameter_INANA_DevId520_C00Count];
extern void CGEN__vProcessInputSignals_INANA_DevId786_C10Task2();
extern const CGEN_tstInAnaSignalPL * const CGEN__astStaticSignalParameter_INANA_DevId786_C10[CGEN_nStaticSignalParameter_INANA_DevId786_C10Count];
extern void CGEN__vProcessInputSignals_INANA_DevId785_C20Task2();
extern const CGEN_tstInAnaSignalPL * const CGEN__astStaticSignalParameter_INANA_DevId785_C20[CGEN_nStaticSignalParameter_INANA_DevId785_C20Count];
extern void CGEN__vProcessInputSignals_INANA_DevId798_C30Task2();
extern const CGEN_tstInAnaSignalPL * const CGEN__astStaticSignalParameter_INANA_DevId798_C30[CGEN_nStaticSignalParameter_INANA_DevId798_C30Count];
extern void CGEN__vProcessInputSignals_INANA_DevId799_C40Task2();
extern const CGEN_tstInAnaSignalPL * const CGEN__astStaticSignalParameter_INANA_DevId799_C40[CGEN_nStaticSignalParameter_INANA_DevId799_C40Count];
extern void CGEN__vProcessInputSignals_INDIG_DevId562_C00Task0();
extern void CGEN__vProcessInputSignals_INDIG_DevId562_C00Task2();
extern void CGEN__vProcessInputSignals_INDIG_DevId562_C00Task4();
extern const CGEN_tstInDigSignalPL * const CGEN__astStaticSignalParameter_INDIG_DevId562_C00[CGEN_nStaticSignalParameter_INDIG_DevId562_C00Count];
extern void CGEN__vProcessInputSignals_OUTDIG_DevId563_C00Task2();
extern void CGEN__vProcessOutputSignals_OUTDIG_DevId563_C00Task2();
extern const CGEN_tstOutDigSignalPL * const CGEN__astStaticSignalParameter_OUTDIG_DevId563_C00[CGEN_nStaticSignalParameter_OUTDIG_DevId563_C00Count];
extern void CGEN__vProcessInputSignals_OUTDIG_DevId592_C10Task2();
extern void CGEN__vProcessOutputSignals_OUTDIG_DevId592_C10Task2();
extern const CGEN_tstOutDigSignalPL * const CGEN__astStaticSignalParameter_OUTDIG_DevId592_C10[CGEN_nStaticSignalParameter_OUTDIG_DevId592_C10Count];
extern void CGEN__vProcessInputSignals_NVMPAR_DevId581_C00Task0();
extern void CGEN__vProcessInputSignals_NVMPAR_DevId581_C00Task2();
extern void CGEN__vProcessInputSignals_NVMPAR_DevId581_C00Task3();
extern void CGEN__vProcessInputSignals_RAMD_DevId583_C00Task0();
extern void CGEN__vProcessOutputSignals_RAMD_DevId583_C00Task0();
extern void CGEN__vProcessInputSignals_RAMD_DevId583_C00Task2();
extern void CGEN__vProcessInputSignals_RAMD_DevId583_C00Task3();
extern void CGEN__vProcessInputSignals_RAMD_DevId583_C00Task4();
extern void CGEN__vProcessOutputSignals_DEMD_DevId558_C00Task1();
extern void CGEN__vProcessOutputSignals_CANCH_DevId660_C00Task1();
extern void CGEN__vProcessInputSignals_MUX4_DevId618_C10Task3();
extern void CGEN__vProcessOutputSignals_MUX4_DevId618_C10Task3();
extern void CGEN__vProcessOutputSignals_CANCH_DevId617_C10Task1();
extern void CGEN__vProcessInputSignals_CDYRXB_DevId736_C20Task2();
extern void CGEN__vProcessInputSignals_CDYRXB_DevId736_C21Task2();
extern void CGEN__vProcessInputSignals_CDYRXB_DevId736_C22Task2();
extern void CGEN__vProcessInputSignals_CDYRXB_DevId736_C23Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C20Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C21Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C22Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C23Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C24Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C25Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C26Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C27Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C28Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C29Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C210Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C211Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C212Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C213Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C214Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C215Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C216Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C217Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C218Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C219Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C220Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C221Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C222Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C223Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C224Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C225Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C226Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C227Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C228Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C229Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C230Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C231Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C232Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C233Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C234Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C235Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C236Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C237Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C238Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C239Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C240Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C241Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C242Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C243Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C244Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C245Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C246Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C247Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C248Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C249Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C250Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C251Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C252Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C253Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C254Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C255Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C256Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C257Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C258Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C259Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C260Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C261Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C262Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C263Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C264Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C265Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C266Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C267Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C268Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C269Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C270Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C271Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C272Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C273Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C274Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C275Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C276Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C277Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C278Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C279Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C280Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C281Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C282Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C283Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C284Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C285Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C286Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C287Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C288Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C289Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C290Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C291Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C292Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C293Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C294Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C295Task4();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C296Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C297Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C298Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C299Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2100Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2101Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2102Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2103Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2104Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2105Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2106Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2107Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2108Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2109Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2110Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2111Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2112Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2113Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2114Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2115Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2116Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2117Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2118Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2119Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2120Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2121Task2();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId737_C2122Task2();
extern void CGEN__vProcessInputSignals_DTCF_DevId734_C20Task1();
extern void CGEN__vProcessInputSignals_DM1RX_DevId733_C20Task1();
extern void CGEN__vProcessOutputSignals_CANCH_DevId650_C20Task1();
extern void CGEN__vProcessOutputSignals_CANCH_DevId599_C30Task1();
extern void CGEN__vProcessInputSignals_CDYRXB_DevId727_C40Task3();
extern void CGEN__vProcessInputSignals_CDYRXB_DevId727_C41Task3();
extern void CGEN__vProcessInputSignals_CDYRXB_DevId727_C42Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C40Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C41Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C42Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C43Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C45Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C46Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C47Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C48Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C49Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C410Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C411Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C412Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C413Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C414Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C415Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C416Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C417Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C418Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C419Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C420Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C421Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C422Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C423Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C424Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C425Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C426Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C427Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C428Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C429Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C430Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C431Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C432Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C433Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C434Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C435Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C436Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C437Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C438Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C439Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C440Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C441Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C442Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C443Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C444Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C445Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C446Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C447Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C448Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C449Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C450Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C451Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C452Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C453Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C454Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C455Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C456Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C457Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C458Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C459Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C460Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C461Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C462Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C463Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C464Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C465Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C466Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C467Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C468Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C469Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C470Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C471Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C472Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C473Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C474Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C475Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C476Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C477Task3();
extern void CGEN__vProcessOutputSignals_CDYTXB_DevId728_C478Task3();
extern void CGEN__vProcessOutputSignals_CANCH_DevId640_C40Task1();
extern void CGEN__vProcessOutputSignals_CANCH_DevId521_C50Task1();
extern void CGEN__vProcessOutputSignals_CANCH_DevId630_C60Task1();
extern void CGEN__vProcessInputSignals_LINRX_DevId566_C00Task4();
extern void CGEN__vProcessInputSignals_LINRX_DevId566_C01Task4();
extern void CGEN__vProcessOutputSignals_LINTX_DevId567_C01Task4();
extern void CGEN__vProcessOutputSignals_LINCH_DevId564_C00Task4();
extern void CGEN__vProcessInputSignals_TSUD_DevId824_C00Task4();
extern void CGEN__vProcessOutputSignals_TSUD_DevId824_C00Task4();
extern void CGEN__vProcessInputSignals_INSDA_DevId838_C00Task4();
extern void CGEN__vProcessOutputSignals_LINS_DevId840_C00Task4();
extern void CGEN__vInitTask0();
extern void CGEN__vStepTask0();
extern void APP_vInitTask1();
extern void APP_vStepTask1();
extern void CGEN__vInitProcessImageInTsk0();
extern void CGEN__vInitProcessImageOutTsk0();
extern void CGEN__vInitTask1();
extern void CGEN__vStepTask1();
extern void APP_vInitTask2();
extern void APP_vStepTask2();
extern void CGEN__vInitProcessImageInTsk1();
extern void CGEN__vInitProcessImageOutTsk1();
extern void CGEN__vInitTask2();
extern void CGEN__vStepTask2();
extern void APP_vInitTask3();
extern void APP_vStepTask3();
extern void CGEN__vInitProcessImageInTsk2();
extern void CGEN__vInitProcessImageOutTsk2();
extern void CGEN__vInitProcessImageDiagTsk2();
extern void CGEN__vInitTask3();
extern void CGEN__vStepTask3();
extern void APP_vInitTask4();
extern void APP_vStepTask4();
extern void CGEN__vInitProcessImageInTsk3();
extern void CGEN__vInitProcessImageOutTsk3();
extern void CGEN__vInitProcessImageDiagTsk3();
extern void CGEN__vInitTask4();
extern void CGEN__vStepTask4();
extern void APP_vInitTask5();
extern void APP_vStepTask5();
extern void CGEN__vInitProcessImageInTsk4();
extern void CGEN__vInitProcessImageOutTsk4();
extern void CGEN__vInitProcessImageDiagTsk4();
extern void CGEN_vReadFunctionDID110(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDID110(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE00(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE00(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE01(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE01(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE02(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE02(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE03(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE03(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE04(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE04(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE05(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE05(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE80(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE80(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE81(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE81(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE82(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE82(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE83(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE83(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE84(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE84(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE85(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE85(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE86(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE86(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE87(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE87(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE88(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE88(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE89(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE89(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE8A(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE8A(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFE8B(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFE8B(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFEFD(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFEFD(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFEFE(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFEFE(uint8 *pu8Buffer);
extern void CGEN_vReadFunctionDIDFEFF(uint8 *pu8Buffer);
extern uint8 CGEN_u8WriteFunctionDIDFEFF(uint8 *pu8Buffer);
extern uint16 CGEN_u16McanMessageProcessing_NODE_DATA_1_BSG_EXPA_0_C1(bool *pboState);
extern bool MCANC_boPreMessageProcessing_NodeData1(DIHD_tstDeviceHandle, uint8 **, uint8 *, uint16);
extern bool MCANC_boPostMessageProcessing_NodeData1(DIHD_tstDeviceHandle, uint8 **, uint8 *, uint8 *, uint16, bool);
extern uint16 CGEN_u16McanMessageProcessing_NODE_DATA_2_BSG_EXPA_0_C1(bool *pboState);
extern bool MCANC_boPreMessageProcessing_NodeData2(DIHD_tstDeviceHandle, uint8 **, uint8 *, uint16);
extern bool MCANC_boPostMessageProcessing_NodeData2(DIHD_tstDeviceHandle, uint8 **, uint8 *, uint8 *, uint16, bool);
extern uint16 CGEN_u16McanMessageProcessing_MASTER_DATA_BSG_EXPA_0_C1(bool *pboState);
extern bool MCANC_boPreMessageProcessing_MstrDataCan(DIHD_tstDeviceHandle, uint8 **, uint8 *, uint16);
extern bool MCANC_boPostMessageProcessing_MstrDataCan(DIHD_tstDeviceHandle, uint8 **, uint8 *, uint8 *, uint16, bool);
extern const CGEN_tstLinScheduleTable * const CGEN_rapLinScheduleTableListChannel0[1];

      
/* End External declarations  */

#endif

