\doxysubsubsection{STM32\+F10x\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}
\hypertarget{group___s_t_m32_f10x___system___private___defines}{}\label{group___s_t_m32_f10x___system___private___defines}\index{STM32F10x\_System\_Private\_Defines@{STM32F10x\_System\_Private\_Defines}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f10x___system___private___defines_ga69649cc38f34627cfb48b51062ebd390}{SYSCLK\+\_\+\+FREQ\+\_\+72\+MHz}}~72000000
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f10x___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\+\_\+\+TAB\+\_\+\+OFFSET}}~0x0
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}




\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_t_m32_f10x___system___private___defines_ga69649cc38f34627cfb48b51062ebd390}\label{group___s_t_m32_f10x___system___private___defines_ga69649cc38f34627cfb48b51062ebd390} 
\index{STM32F10x\_System\_Private\_Defines@{STM32F10x\_System\_Private\_Defines}!SYSCLK\_FREQ\_72MHz@{SYSCLK\_FREQ\_72MHz}}
\index{SYSCLK\_FREQ\_72MHz@{SYSCLK\_FREQ\_72MHz}!STM32F10x\_System\_Private\_Defines@{STM32F10x\_System\_Private\_Defines}}
\doxysubsubsubsubsection{\texorpdfstring{SYSCLK\_FREQ\_72MHz}{SYSCLK\_FREQ\_72MHz}}
{\footnotesize\ttfamily \#define SYSCLK\+\_\+\+FREQ\+\_\+72\+MHz~72000000}

\texorpdfstring{$<$}{<} Uncomment the line corresponding to the desired System clock (SYSCLK) frequency (after reset the HSI is used as SYSCLK source)\hypertarget{group___s_t_m32_f10x___system___private___defines_autotoc_md8}{}\doxysubsubsubsection{\texorpdfstring{IMPORTANT NOTE\+:}{IMPORTANT NOTE\+:}}\label{group___s_t_m32_f10x___system___private___defines_autotoc_md8}

\begin{DoxyEnumerate}
\item After each device reset the HSI is used as System clock source.
\item Please make sure that the selected System clock doesn\textquotesingle{}t exceed your device\textquotesingle{}s maximum frequency.
\item If none of the define below is enabled, the HSI is used as System clock source.
\item The System clock configuration functions provided within this file assume that\+:
\begin{DoxyItemize}
\item For Low, Medium and High density Value line devices an external 8MHz crystal is used to drive the System clock.
\item For Low, Medium and High density devices an external 8MHz crystal is used to drive the System clock.
\item For Connectivity line devices an external 25MHz crystal is used to drive the System clock. If you are using different crystal you have to adapt those functions accordingly. Uncomment the following line if you need to use external SRAM mounted on STM3210\+E-\/\+EVAL board (STM32 High density and XL-\/density devices) or on STM32100\+E-\/\+EVAL board (STM32 High-\/density value line devices) as data memory Uncomment the following line if you need to relocate your vector Table in Internal SRAM. 
\end{DoxyItemize}
\end{DoxyEnumerate}\Hypertarget{group___s_t_m32_f10x___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}\label{group___s_t_m32_f10x___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe} 
\index{STM32F10x\_System\_Private\_Defines@{STM32F10x\_System\_Private\_Defines}!VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}}
\index{VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}!STM32F10x\_System\_Private\_Defines@{STM32F10x\_System\_Private\_Defines}}
\doxysubsubsubsubsection{\texorpdfstring{VECT\_TAB\_OFFSET}{VECT\_TAB\_OFFSET}}
{\footnotesize\ttfamily \#define VECT\+\_\+\+TAB\+\_\+\+OFFSET~0x0}

Vector Table base offset field. This value must be a multiple of 0x200. 