#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 09:53:20 2020
# Process ID: 11080
# Current directory: F:/xilinx_ll/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10840 F:\xilinx_ll\Camera_Demo\Camera_Demo.xpr
# Log file: F:/xilinx_ll/Camera_Demo/vivado.log
# Journal file: F:/xilinx_ll/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/xilinx_ll/Camera_Demo/Camera_Demo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] impl_1 strategy "Vivado Implementation Defaults," step write_bitstream, attribute : Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/xilinx_ll/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_SDK_2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 671.371 ; gain = 113.902
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'csi_to_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'csi2_d_phy_rx_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
CRITICAL WARNING: [Project 1-976] Hook script file F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
CRITICAL WARNING: [Project 1-976] Hook script file F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
set_property STEPS.WRITE_BITSTREAM.TCL.PRE {} [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 28 12:01:42 2020] Launched csi_to_axis_0_synth_1, csi2_d_phy_rx_0_synth_1, rgb2dvi_0_synth_1, synth_1...
Run output will be captured here:
csi_to_axis_0_synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/runme.log
csi2_d_phy_rx_0_synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/runme.log
rgb2dvi_0_synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/runme.log
synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Tue Jul 28 12:01:43 2020] Launched impl_1...
Run output will be captured here: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.512 ; gain = 940.984
set_property PROGRAM.FILE {F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
close_hw
open_run impl_1
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2630.367 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2630.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2630.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2781.723 ; gain = 742.816
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 14:16:44 2020...
