/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [28:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [37:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_19z;
  wire [27:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = celloutsig_0_7z ^ in_data[42];
  assign celloutsig_1_0z = in_data[182:145] + in_data[155:118];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_3z[6:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_4z[5], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z } / { 1'h1, _00_[5], celloutsig_0_6z, in_data[0] };
  assign celloutsig_1_4z = in_data[111:102] / { 1'h1, celloutsig_1_0z[8:0] };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:1], 1'h1 } / { 1'h1, in_data[144:143] };
  assign celloutsig_1_10z = { celloutsig_1_1z[19:2], celloutsig_1_0z } >= { celloutsig_1_0z[36:1], celloutsig_1_5z[3:1], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_12z = celloutsig_1_1z[9:6] && { celloutsig_1_3z[6], celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[63:54], celloutsig_0_1z } && celloutsig_0_0z[11:1];
  assign celloutsig_0_25z = { celloutsig_0_13z[20], celloutsig_0_8z[3], celloutsig_0_10z, celloutsig_0_9z } && celloutsig_0_4z[14:11];
  assign celloutsig_0_29z = { celloutsig_0_8z[2:0], celloutsig_0_13z[15:13], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_25z } && { in_data[21:18], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_14z = { in_data[36:30], celloutsig_0_6z } || { celloutsig_0_13z[10:4], celloutsig_0_9z };
  assign celloutsig_1_2z = celloutsig_1_0z[20] & ~(in_data[112]);
  assign celloutsig_0_31z = { in_data[59:56], celloutsig_0_20z } % { 1'h1, celloutsig_0_20z[5], celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_28z };
  assign celloutsig_0_4z = { in_data[19:8], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } * { in_data[16:13], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_13z = { in_data[182:176], celloutsig_1_10z } * celloutsig_1_11z[8:1];
  assign celloutsig_1_19z = celloutsig_1_13z[7:1] * { celloutsig_1_8z[11:7], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_11z * { _00_[6:2], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_8z[0], celloutsig_0_13z[15:3], celloutsig_0_10z } * { in_data[31:21], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_22z = celloutsig_0_11z[6:2] * celloutsig_0_3z[6:2];
  assign celloutsig_1_5z[3:1] = celloutsig_1_4z[2] ? celloutsig_1_1z[18:16] : celloutsig_1_0z[28:26];
  assign celloutsig_1_8z = in_data[124] ? { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z } : { celloutsig_1_3z[2:1], celloutsig_1_4z };
  assign { celloutsig_0_13z[28:20], celloutsig_0_13z[15:0] } = celloutsig_0_3z[2] ? { celloutsig_0_0z[8:0], celloutsig_0_1z, celloutsig_0_4z } : { celloutsig_0_3z[8], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_0z[0] ? celloutsig_0_12z[6:1] : { _00_[5:1], celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_6z ? celloutsig_0_0z[10:2] : celloutsig_0_15z[10:2];
  assign celloutsig_0_24z = { celloutsig_0_13z[28:20], celloutsig_0_8z, celloutsig_0_13z[15:13] } !== { celloutsig_0_4z[10:0], celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_0_32z = ~ celloutsig_0_8z;
  assign celloutsig_0_49z = { _00_[2:0], celloutsig_0_32z, celloutsig_0_24z } | celloutsig_0_31z[10:3];
  assign celloutsig_0_50z = _00_[6:4] | celloutsig_0_31z[8:6];
  assign celloutsig_0_21z = celloutsig_0_13z[23] & celloutsig_0_2z;
  assign celloutsig_0_26z = celloutsig_0_24z & celloutsig_0_18z[1];
  assign celloutsig_1_7z = ~^ celloutsig_1_0z[22:4];
  assign celloutsig_0_23z = ~^ { celloutsig_0_16z[3:1], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_6z = ^ _00_[5:3];
  assign celloutsig_0_9z = ^ { in_data[84:70], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z[31:4] >> celloutsig_1_0z[28:1];
  assign celloutsig_1_11z = { celloutsig_1_1z[20:16], celloutsig_1_5z[3:1], celloutsig_1_2z } >> celloutsig_1_4z[9:1];
  assign celloutsig_0_0z = in_data[52:41] >> in_data[21:10];
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z } >> { celloutsig_0_12z[1], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_11z = _00_ <<< { celloutsig_0_4z[13:9], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z[10:3], celloutsig_0_2z } >>> celloutsig_0_0z[8:0];
  assign celloutsig_1_9z = celloutsig_1_3z[5:2] >>> { celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_20z = celloutsig_0_3z[7:0] >>> { _00_, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_18z ~^ celloutsig_0_12z[6:4];
  assign celloutsig_0_7z = ~((celloutsig_0_0z[1] & celloutsig_0_1z) | celloutsig_0_6z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[7] & in_data[50]) | in_data[13]);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[3] & celloutsig_0_1z) | (celloutsig_0_8z[2] & celloutsig_0_7z));
  assign celloutsig_1_3z[7:1] = in_data[183:177] ~^ in_data[105:99];
  assign out_data[136:129] = celloutsig_1_13z ^ { celloutsig_1_9z[3:1], celloutsig_1_5z[3:1], celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_13z[19:16] = celloutsig_0_8z;
  assign celloutsig_1_3z[0] = 1'h1;
  assign celloutsig_1_5z[0] = celloutsig_1_2z;
  assign { out_data[128], out_data[102:96], out_data[39:32], out_data[2:0] } = { 1'h0, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
