
*** Running vivado
    with args -log Basys3_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3_Top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Basys3_Top.tcl -notrace
Command: synth_design -top Basys3_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 369.023 ; gain = 100.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_Top' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/Basys3_Top.v:17]
INFO: [Synth 8-6157] synthesizing module 'miniMIPS_Top' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/PC.v:17]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/PC.v:17]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/IF_ID.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (2#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/IF_ID.v:17]
INFO: [Synth 8-6157] synthesizing module 'ID' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v:80]
WARNING: [Synth 8-3848] Net stallreq in module/entity ID does not have driver. [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ID' (3#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v:19]
WARNING: [Synth 8-350] instance 'id' of module 'ID' requires 15 connections, but only 14 given [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v:115]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/RegFile.v:16]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (4#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/RegFile.v:16]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (5#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID_EX.v:17]
INFO: [Synth 8-6157] synthesizing module 'EX' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX.v:61]
INFO: [Synth 8-6155] done synthesizing module 'EX' (6#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX.v:19]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX_MEM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (7#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX_MEM.v:16]
INFO: [Synth 8-6157] synthesizing module 'MEM' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM.V:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (8#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM.V:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (9#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM_WB.v:17]
INFO: [Synth 8-6157] synthesizing module 'WB' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'WB' (10#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'miniMIPS_Top' (11#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v:18]
INFO: [Synth 8-638] synthesizing module 'irom' [d:/7 minimipsb3/minimips/minimips.srcs/sources_/irom/synth/irom.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'd:/7 minimipsb3/minimips/minimips.srcs/sources_/irom/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [d:/7 minimipsb3/minimips/minimips.srcs/sources_/irom/synth/irom.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'irom' (15#1) [d:/7 minimipsb3/minimips/minimips.srcs/sources_/irom/synth/irom.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'confreg' [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (16#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_Top' (17#1) [D:/工作/体系结构/体系结构实验/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/Basys3_Top.v:17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[8]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[7]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[6]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[1]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[0]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[31]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[30]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[29]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[28]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[27]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[26]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[25]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[24]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[23]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[22]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[21]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[20]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[19]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[18]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[17]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[16]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[15]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[14]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[13]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[12]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port a[9]
WARNING: [Synth 8-3331] design rom has unconnected port a[8]
WARNING: [Synth 8-3331] design rom has unconnected port a[7]
WARNING: [Synth 8-3331] design rom has unconnected port a[6]
WARNING: [Synth 8-3331] design rom has unconnected port a[5]
WARNING: [Synth 8-3331] design rom has unconnected port a[4]
WARNING: [Synth 8-3331] design rom has unconnected port a[3]
WARNING: [Synth 8-3331] design rom has unconnected port a[2]
WARNING: [Synth 8-3331] design rom has unconnected port a[1]
WARNING: [Synth 8-3331] design rom has unconnected port a[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
TclStackFree: incorrect freePtr. Call out of sequence?
