--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab2_top_module.twx lab2_top_module.ncd -o
lab2_top_module.twr lab2_top_module.pcf -ucf atlys.ucf

Design file:              lab2_top_module.ncd
Physical constraint file: lab2_top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTND        |    5.867(R)|      SLOW  |   -2.421(R)|      FAST  |CLK_BUFGP         |   0.000|
BTNL        |    4.444(R)|      SLOW  |   -2.417(R)|      FAST  |CLK_BUFGP         |   0.000|
BTNR        |    6.198(R)|      SLOW  |   -2.798(R)|      FAST  |CLK_BUFGP         |   0.000|
BTNU        |    3.539(R)|      SLOW  |   -2.086(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    4.666(R)|      SLOW  |   -2.808(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<1>       |    5.831(R)|      SLOW  |   -3.594(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<2>       |    5.548(R)|      SLOW  |   -3.468(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<3>       |    3.911(R)|      SLOW  |   -2.275(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |    2.397(R)|      SLOW  |   -1.552(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<5>       |    2.748(R)|      SLOW  |   -1.771(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    2.478(R)|      SLOW  |   -1.605(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         9.248(R)|      SLOW  |         5.266(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         9.399(R)|      SLOW  |         5.390(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         9.184(R)|      SLOW  |         5.231(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         9.580(R)|      SLOW  |         5.480(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         9.557(R)|      SLOW  |         5.461(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        13.893(R)|      SLOW  |         8.172(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        11.031(R)|      SLOW  |         6.343(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        10.003(R)|      SLOW  |         5.705(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.202|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb  9 14:09:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



