Active-HDL 10.5a.12.6914 2021-11-25 13:27:50

Elaboration top modules:
VHDL Configuration            testbench_for_filters_bank


------------------------------------------------------------------------------------------------------------------
Entity          | Architecture      | Library              | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------------------
filters_bank_tb | TB_ARCHITECTURE   | polyphase_clock_sync |      | 10.5a.12.6914 (Windows) | -O3 -2008
filters_bank    | filters_bank_arch | polyphase_clock_sync |      | 10.5a.12.6914 (Windows) | -O3 -2008
fir_filter      | fir_arch          | polyphase_clock_sync |      | 10.5a.12.6914 (Windows) | -O3 -2008
------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
VHDL Configuration                  | Library              | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------------------
testbench_for_filters_bank          | polyphase_clock_sync |      |                         | <unavailable>
------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
VHDL Package                        | Library              | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------------------------------
standard                            | std                  |      |                         | <unavailable>
TEXTIO                              | std                  |      |                         | <unavailable>
std_logic_1164                      | ieee                 |      |                         | <unavailable>
NUMERIC_STD                         | ieee                 |      |                         | <unavailable>
array_type_pkg                      | polyphase_clock_sync |      |                         | <unavailable>
------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
Library                             | Comment
------------------------------------------------------------------------------------------------------------------
ieee                                | Standard IEEE packages library
polyphase_clock_sync                | None
std                                 | Standard VHDL library
------------------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_filters_bank


The performance of simulation is reduced. Version EDU Edition
