
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: mult.v
Parsing SystemVerilog input from `mult.v' to AST representation.
Storing AST representation for module `$abstract\mult'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult'.
Generating RTLIL representation for module `\mult'.
Warning: Replacing memory \PPs_r3_remain with list of registers. See mult.v:88
Warning: Replacing memory \C_r3 with list of registers. See mult.v:86
Warning: Replacing memory \S_r3 with list of registers. See mult.v:86
Warning: Replacing memory \PPs_r2 with list of registers. See mult.v:47

4.1. Analyzing design hierarchy..
Top module:  \mult

4.2. Analyzing design hierarchy..
Top module:  \mult
Removing unused module `$abstract\mult'.
Removed 1 unused modules.
Renaming module mult to mult.

5. Generating Graphviz representation of design.
Writing dot description to `/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/06-yosys-synthesis/hierarchy.dot'.
Dumping module mult to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \mult

7.2. Analyzing design hierarchy..
Top module:  \mult
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$mult.v:124$22 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:109$17 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:84$15 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:45$13 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:27$11 in module mult.
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 41 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\mult.$proc$mult.v:124$22'.
Found async reset \rst in `\mult.$proc$mult.v:109$17'.
Found async reset \rst in `\mult.$proc$mult.v:84$15'.
Found async reset \rst in `\mult.$proc$mult.v:45$13'.
Found async reset \rst in `\mult.$proc$mult.v:27$11'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mult.$proc$mult.v:0$88'.
Creating decoders for process `\mult.$proc$mult.v:0$72'.
Creating decoders for process `\mult.$proc$mult.v:0$56'.
Creating decoders for process `\mult.$proc$mult.v:0$40'.
Creating decoders for process `\mult.$proc$mult.v:0$24'.
Creating decoders for process `\mult.$proc$mult.v:124$22'.
     1/1: $0\product_out[15:0]
Creating decoders for process `\mult.$proc$mult.v:109$17'.
     1/2: $0\C_r4[15:0]
     2/2: $0\S_r4[15:0]
Creating decoders for process `\mult.$proc$mult.v:84$15'.
     1/6: $0\PPs_r3_remain[1][15:0]
     2/6: $0\PPs_r3_remain[0][15:0]
     3/6: $0\C_r3[1][15:0]
     4/6: $0\S_r3[1][15:0]
     5/6: $0\C_r3[0][15:0]
     6/6: $0\S_r3[0][15:0]
Creating decoders for process `\mult.$proc$mult.v:45$13'.
     1/9: $1\i_loop[31:0]
     2/9: $0\PPs_r2[7][15:0]
     3/9: $0\PPs_r2[6][15:0]
     4/9: $0\PPs_r2[5][15:0]
     5/9: $0\PPs_r2[4][15:0]
     6/9: $0\PPs_r2[3][15:0]
     7/9: $0\PPs_r2[2][15:0]
     8/9: $0\PPs_r2[1][15:0]
     9/9: $0\PPs_r2[0][15:0]
Creating decoders for process `\mult.$proc$mult.v:27$11'.
     1/2: $0\b_r1[7:0]
     2/2: $0\a_r1[7:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mult.\PPs_w[0]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\PPs_w[1]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\PPs_w[2]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\PPs_w[3]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\PPs_w[4]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\PPs_w[5]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\PPs_w[6]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\PPs_w[7]' from process `\mult.$proc$mult.v:0$88'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$6.$result' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$10.$result' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$10.A' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$10.B' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$10.C' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$10.sum_out' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$10.carry_gen' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:106$10.carry_out' from process `\mult.$proc$mult.v:0$72'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$5.$result' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$9.$result' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$9.A' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$9.B' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$9.C' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$9.sum_out' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$9.carry_gen' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:102$9.carry_out' from process `\mult.$proc$mult.v:0$56'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$4.$result' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$8.$result' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$8.A' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$8.B' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$8.C' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$8.sum_out' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$8.carry_gen' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:81$8.carry_out' from process `\mult.$proc$mult.v:0$40'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$3.$result' from process `\mult.$proc$mult.v:0$24'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$7.$result' from process `\mult.$proc$mult.v:0$24'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$7.A' from process `\mult.$proc$mult.v:0$24'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$7.B' from process `\mult.$proc$mult.v:0$24'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$7.C' from process `\mult.$proc$mult.v:0$24'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$7.sum_out' from process `\mult.$proc$mult.v:0$24'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$7.carry_gen' from process `\mult.$proc$mult.v:0$24'.
No latch inferred for signal `\mult.\csa_3_to_2$func$mult.v:80$7.carry_out' from process `\mult.$proc$mult.v:0$24'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mult.\product_out' using process `\mult.$proc$mult.v:124$22'.
  created $adff cell `$procdff$109' with positive edge clock and positive level reset.
Creating register for signal `\mult.\S_r4' using process `\mult.$proc$mult.v:109$17'.
  created $adff cell `$procdff$114' with positive edge clock and positive level reset.
Creating register for signal `\mult.\C_r4' using process `\mult.$proc$mult.v:109$17'.
  created $adff cell `$procdff$119' with positive edge clock and positive level reset.
Creating register for signal `\mult.\S_r3[0]' using process `\mult.$proc$mult.v:84$15'.
  created $adff cell `$procdff$124' with positive edge clock and positive level reset.
Creating register for signal `\mult.\S_r3[1]' using process `\mult.$proc$mult.v:84$15'.
  created $adff cell `$procdff$129' with positive edge clock and positive level reset.
Creating register for signal `\mult.\C_r3[0]' using process `\mult.$proc$mult.v:84$15'.
  created $adff cell `$procdff$134' with positive edge clock and positive level reset.
Creating register for signal `\mult.\C_r3[1]' using process `\mult.$proc$mult.v:84$15'.
  created $adff cell `$procdff$139' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r3_remain[0]' using process `\mult.$proc$mult.v:84$15'.
  created $adff cell `$procdff$144' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r3_remain[1]' using process `\mult.$proc$mult.v:84$15'.
  created $adff cell `$procdff$149' with positive edge clock and positive level reset.
Creating register for signal `\mult.\i_loop' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$154' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[0]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$159' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[1]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$164' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[2]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$169' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[3]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$174' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[4]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$179' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[5]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$184' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[6]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$189' with positive edge clock and positive level reset.
Creating register for signal `\mult.\PPs_r2[7]' using process `\mult.$proc$mult.v:45$13'.
  created $adff cell `$procdff$194' with positive edge clock and positive level reset.
Creating register for signal `\mult.\a_r1' using process `\mult.$proc$mult.v:27$11'.
  created $adff cell `$procdff$199' with positive edge clock and positive level reset.
Creating register for signal `\mult.\b_r1' using process `\mult.$proc$mult.v:27$11'.
  created $adff cell `$procdff$204' with positive edge clock and positive level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mult.$proc$mult.v:0$88'.
Removing empty process `mult.$proc$mult.v:0$72'.
Removing empty process `mult.$proc$mult.v:0$56'.
Removing empty process `mult.$proc$mult.v:0$40'.
Removing empty process `mult.$proc$mult.v:0$24'.
Removing empty process `mult.$proc$mult.v:124$22'.
Removing empty process `mult.$proc$mult.v:109$17'.
Removing empty process `mult.$proc$mult.v:84$15'.
Removing empty process `mult.$proc$mult.v:45$13'.
Removing empty process `mult.$proc$mult.v:27$11'.
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~48 debug messages>

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 26 unused cells and 136 unused wires.
<suppressed ~28 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$134 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$139 ($adff) from module mult.
Setting constant 0-bit at position 8 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 9 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 10 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 11 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 12 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$159 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 9 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 10 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 11 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 12 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$164 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 10 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 11 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 12 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$169 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 11 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 12 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$174 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 12 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$179 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 4 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$184 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 4 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 5 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$189 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$194 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$194 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$194 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$194 ($adff) from module mult.
Setting constant 0-bit at position 4 on $procdff$194 ($adff) from module mult.
Setting constant 0-bit at position 5 on $procdff$194 ($adff) from module mult.
Setting constant 0-bit at position 6 on $procdff$194 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$194 ($adff) from module mult.

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

32. Rerunning OPT passes. (Maybe there is more to do…)

33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

36. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 4 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 5 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$144 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$149 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$149 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$149 ($adff) from module mult.
Setting constant 0-bit at position 3 on $procdff$149 ($adff) from module mult.
Setting constant 0-bit at position 4 on $procdff$149 ($adff) from module mult.
Setting constant 0-bit at position 5 on $procdff$149 ($adff) from module mult.
Setting constant 0-bit at position 6 on $procdff$149 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$149 ($adff) from module mult.

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

39. Rerunning OPT passes. (Maybe there is more to do…)

40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

43. Executing OPT_DFF pass (perform DFF optimizations).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

45. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

46. Executing FSM pass (extract and optimize FSM).

46.1. Executing FSM_DETECT pass (finding FSMs in design).

46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

52. Executing OPT_DFF pass (perform DFF optimizations).

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

54. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

55. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 16) from port A of cell mult.$xor$mult.v:65$33 ($xor).
Removed top 7 bits (of 16) from port B of cell mult.$xor$mult.v:65$33 ($xor).
Removed top 7 bits (of 16) from port Y of cell mult.$xor$mult.v:65$33 ($xor).
Removed top 7 bits (of 16) from port A of cell mult.$xor$mult.v:65$34 ($xor).
Removed top 6 bits (of 16) from port B of cell mult.$xor$mult.v:65$34 ($xor).
Removed top 6 bits (of 16) from port Y of cell mult.$xor$mult.v:65$34 ($xor).
Removed top 8 bits (of 16) from port A of cell mult.$and$mult.v:67$35 ($and).
Removed top 7 bits (of 16) from port B of cell mult.$and$mult.v:67$35 ($and).
Removed top 7 bits (of 16) from port Y of cell mult.$and$mult.v:67$35 ($and).
Removed top 7 bits (of 16) from port A of cell mult.$and$mult.v:67$36 ($and).
Removed top 6 bits (of 16) from port B of cell mult.$and$mult.v:67$36 ($and).
Removed top 6 bits (of 16) from port Y of cell mult.$and$mult.v:67$36 ($and).
Removed top 7 bits (of 16) from port A of cell mult.$or$mult.v:67$37 ($or).
Removed top 6 bits (of 16) from port B of cell mult.$or$mult.v:67$37 ($or).
Removed top 6 bits (of 16) from port Y of cell mult.$or$mult.v:67$37 ($or).
Removed top 8 bits (of 16) from port A of cell mult.$and$mult.v:67$38 ($and).
Removed top 6 bits (of 16) from port B of cell mult.$and$mult.v:67$38 ($and).
Removed top 6 bits (of 16) from port Y of cell mult.$and$mult.v:67$38 ($and).
Removed top 6 bits (of 16) from port A of cell mult.$or$mult.v:67$39 ($or).
Removed top 6 bits (of 16) from port B of cell mult.$or$mult.v:67$39 ($or).
Removed top 6 bits (of 16) from port Y of cell mult.$or$mult.v:67$39 ($or).
Removed top 5 bits (of 16) from port A of cell mult.$xor$mult.v:65$49 ($xor).
Removed top 4 bits (of 16) from port B of cell mult.$xor$mult.v:65$49 ($xor).
Removed top 4 bits (of 16) from port Y of cell mult.$xor$mult.v:65$49 ($xor).
Removed top 4 bits (of 16) from port A of cell mult.$xor$mult.v:65$50 ($xor).
Removed top 3 bits (of 16) from port B of cell mult.$xor$mult.v:65$50 ($xor).
Removed top 3 bits (of 16) from port Y of cell mult.$xor$mult.v:65$50 ($xor).
Removed top 5 bits (of 16) from port A of cell mult.$and$mult.v:67$51 ($and).
Removed top 4 bits (of 16) from port B of cell mult.$and$mult.v:67$51 ($and).
Removed top 4 bits (of 16) from port Y of cell mult.$and$mult.v:67$51 ($and).
Removed top 4 bits (of 16) from port A of cell mult.$and$mult.v:67$52 ($and).
Removed top 3 bits (of 16) from port B of cell mult.$and$mult.v:67$52 ($and).
Removed top 3 bits (of 16) from port Y of cell mult.$and$mult.v:67$52 ($and).
Removed top 4 bits (of 16) from port A of cell mult.$or$mult.v:67$53 ($or).
Removed top 3 bits (of 16) from port B of cell mult.$or$mult.v:67$53 ($or).
Removed top 3 bits (of 16) from port Y of cell mult.$or$mult.v:67$53 ($or).
Removed top 5 bits (of 16) from port A of cell mult.$and$mult.v:67$54 ($and).
Removed top 3 bits (of 16) from port B of cell mult.$and$mult.v:67$54 ($and).
Removed top 3 bits (of 16) from port Y of cell mult.$and$mult.v:67$54 ($and).
Removed top 3 bits (of 16) from port A of cell mult.$or$mult.v:67$55 ($or).
Removed top 3 bits (of 16) from port B of cell mult.$or$mult.v:67$55 ($or).
Removed top 3 bits (of 16) from port Y of cell mult.$or$mult.v:67$55 ($or).
Removed top 1 bits (of 16) from port Y of cell mult.$or$mult.v:67$71 ($or).
Removed top 1 bits (of 16) from port A of cell mult.$or$mult.v:67$71 ($or).
Removed top 1 bits (of 16) from port B of cell mult.$or$mult.v:67$71 ($or).
Removed top 2 bits (of 16) from port B of cell mult.$xor$mult.v:65$81 ($xor).
Removed top 1 bits (of 16) from port B of cell mult.$xor$mult.v:65$82 ($xor).
Removed top 2 bits (of 16) from port B of cell mult.$and$mult.v:67$83 ($and).
Removed top 2 bits (of 16) from port A of cell mult.$and$mult.v:67$84 ($and).
Removed top 1 bits (of 16) from port B of cell mult.$and$mult.v:67$84 ($and).
Removed top 1 bits (of 16) from port Y of cell mult.$and$mult.v:67$84 ($and).
Removed top 1 bits (of 16) from port B of cell mult.$or$mult.v:67$85 ($or).
Removed top 1 bits (of 16) from port B of cell mult.$and$mult.v:67$86 ($and).
Removed top 1 bits (of 16) from port Y of cell mult.$or$mult.v:67$87 ($or).
Removed top 1 bits (of 16) from port A of cell mult.$or$mult.v:67$87 ($or).
Removed top 1 bits (of 16) from port B of cell mult.$or$mult.v:67$87 ($or).
Removed top 6 bits (of 16) from FF cell mult.$procdff$124 ($adff).
Removed top 3 bits (of 16) from FF cell mult.$procdff$129 ($adff).
Removed top 2 bits (of 15) from FF cell mult.$auto$ff.cc:266:slice$206 ($adff).
Removed top 5 bits (of 15) from FF cell mult.$auto$ff.cc:266:slice$205 ($adff).
Removed top 6 bits (of 16) from port A of cell mult.$xor$mult.v:65$65 ($xor).
Removed top 5 bits (of 16) from port B of cell mult.$xor$mult.v:65$65 ($xor).
Removed top 5 bits (of 16) from port Y of cell mult.$xor$mult.v:65$65 ($xor).
Removed top 5 bits (of 16) from port A of cell mult.$xor$mult.v:65$66 ($xor).
Removed top 3 bits (of 16) from port B of cell mult.$xor$mult.v:65$66 ($xor).
Removed top 3 bits (of 16) from port Y of cell mult.$xor$mult.v:65$66 ($xor).
Removed top 6 bits (of 16) from port A of cell mult.$and$mult.v:67$67 ($and).
Removed top 5 bits (of 16) from port B of cell mult.$and$mult.v:67$67 ($and).
Removed top 5 bits (of 16) from port Y of cell mult.$and$mult.v:67$67 ($and).
Removed top 5 bits (of 16) from port A of cell mult.$and$mult.v:67$68 ($and).
Removed top 3 bits (of 16) from port B of cell mult.$and$mult.v:67$68 ($and).
Removed top 3 bits (of 16) from port Y of cell mult.$and$mult.v:67$68 ($and).
Removed top 5 bits (of 16) from port A of cell mult.$or$mult.v:67$69 ($or).
Removed top 3 bits (of 16) from port B of cell mult.$or$mult.v:67$69 ($or).
Removed top 3 bits (of 16) from port Y of cell mult.$or$mult.v:67$69 ($or).
Removed top 6 bits (of 16) from port A of cell mult.$and$mult.v:67$70 ($and).
Removed top 3 bits (of 16) from port B of cell mult.$and$mult.v:67$70 ($and).
Removed top 3 bits (of 16) from port Y of cell mult.$and$mult.v:67$70 ($and).
Removed top 2 bits (of 16) from port A of cell mult.$xor$mult.v:65$81 ($xor).
Removed top 2 bits (of 16) from port Y of cell mult.$xor$mult.v:65$81 ($xor).
Removed top 2 bits (of 16) from port A of cell mult.$and$mult.v:67$83 ($and).
Removed top 2 bits (of 16) from port Y of cell mult.$and$mult.v:67$83 ($and).
Removed top 2 bits (of 16) from port A of cell mult.$or$mult.v:67$85 ($or).
Removed top 1 bits (of 16) from port Y of cell mult.$or$mult.v:67$85 ($or).
Removed top 2 bits (of 16) from port A of cell mult.$and$mult.v:67$86 ($and).
Removed top 1 bits (of 16) from port Y of cell mult.$and$mult.v:67$86 ($and).
Removed top 1 bits (of 16) from wire mult.$0\csa_3_to_2$func$mult.v:102$9.carry_gen[15:0]$63.
Removed top 1 bits (of 16) from wire mult.$0\csa_3_to_2$func$mult.v:106$10.carry_gen[15:0]$79.
Removed top 6 bits (of 16) from wire mult.$0\csa_3_to_2$func$mult.v:80$7.carry_gen[15:0]$31.
Removed top 3 bits (of 16) from wire mult.$0\csa_3_to_2$func$mult.v:81$8.carry_gen[15:0]$47.
Removed top 7 bits (of 16) from wire mult.$and$mult.v:67$35_Y.
Removed top 6 bits (of 16) from wire mult.$and$mult.v:67$36_Y.
Removed top 4 bits (of 16) from wire mult.$and$mult.v:67$51_Y.
Removed top 3 bits (of 16) from wire mult.$and$mult.v:67$54_Y.
Removed top 7 bits (of 16) from wire mult.$xor$mult.v:65$33_Y.
Removed top 5 bits (of 16) from wire mult.C_r3[0].
Removed top 2 bits (of 16) from wire mult.C_r3[1].
Removed top 5 bits (of 16) from wire mult.C_w3[0].
Removed top 2 bits (of 16) from wire mult.C_w3[1].
Removed top 8 bits (of 16) from wire mult.PPs_r2[0].
Removed top 7 bits (of 16) from wire mult.PPs_r2[1].
Removed top 6 bits (of 16) from wire mult.PPs_r2[2].
Removed top 2 bits (of 16) from wire mult.PPs_r2[6].
Removed top 8 bits (of 16) from wire mult.PPs_w[0].
Removed top 7 bits (of 16) from wire mult.PPs_w[1].
Removed top 3 bits (of 16) from wire mult.S_w4_a.

56. Executing PEEPOPT pass (run peephole optimizers).

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

58. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult:
  creating $macc model for $add$mult.v:114$19 ($add).
  creating $macc model for $add$mult.v:116$20 ($add).
  creating $macc model for $add$mult.v:122$21 ($add).
  creating $alu model for $macc $add$mult.v:122$21.
  creating $alu model for $macc $add$mult.v:116$20.
  creating $alu model for $macc $add$mult.v:114$19.
  creating $alu cell for $add$mult.v:114$19: $auto$alumacc.cc:485:replace_alu$237
  creating $alu cell for $add$mult.v:116$20: $auto$alumacc.cc:485:replace_alu$240
  creating $alu cell for $add$mult.v:122$21: $auto$alumacc.cc:485:replace_alu$243
  created 3 $alu and 0 $macc cells.

59. Executing SHARE pass (SAT-based resource sharing).

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

68. Executing MEMORY pass.

68.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

68.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

68.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

68.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

68.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

68.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

68.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

68.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

68.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

68.10. Executing MEMORY_COLLECT pass (generating $mem cells).

69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

70. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~320 debug messages>

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

72. Executing OPT_DFF pass (perform DFF optimizations).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

74. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

75. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

80. Executing OPT_SHARE pass.

81. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$205 ($adff) from module mult.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$205 ($adff) from module mult.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$206 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$206 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$206 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$206 ($adff) from module mult.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$206 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$207 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$207 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$207 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$207 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$207 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$207 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$207 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$208 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$208 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$208 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$208 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$208 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$208 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$208 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$209 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$209 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$209 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$209 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$209 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$209 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$209 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$210 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$210 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$210 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$210 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$210 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$210 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$210 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$211 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$211 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$211 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$211 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$211 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$211 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$211 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$212 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$212 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$212 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$212 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$212 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$212 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$212 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$213 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$213 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$213 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$213 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$213 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$213 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$213 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$214 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$214 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$214 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$214 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$214 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$214 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$214 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$119 ($adff) from module mult.
Setting constant 0-bit at position 0 on $procdff$129 ($adff) from module mult.
Setting constant 0-bit at position 1 on $procdff$129 ($adff) from module mult.
Setting constant 0-bit at position 2 on $procdff$129 ($adff) from module mult.

82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

83. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~103 debug messages>

84. Rerunning OPT passes. (Maybe there is more to do…)

85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

88. Executing OPT_SHARE pass.

89. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$426 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$216 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$216 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$216 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$216 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$216 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$216 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$216 ($adff) from module mult.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$415 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$215 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$215 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$215 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$215 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$215 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$215 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$215 ($adff) from module mult.
Setting constant 0-bit at position 9 on $procdff$124 ($adff) from module mult.

90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

91. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~56 debug messages>

92. Rerunning OPT passes. (Maybe there is more to do…)

93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

94. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

96. Executing OPT_SHARE pass.

97. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$477 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$477 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$477 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$477 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$477 ($adff) from module mult.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$477 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$474 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$474 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$474 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$474 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$474 ($adff) from module mult.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$474 ($adff) from module mult.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$425 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$425 ($adff) from module mult.

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

99. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~6 debug messages>

100. Rerunning OPT passes. (Maybe there is more to do…)

101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

104. Executing OPT_SHARE pass.

105. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$503 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$114 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$114 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$114 ($adff) from module mult.

106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

107. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~3 debug messages>

108. Rerunning OPT passes. (Maybe there is more to do…)

109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

112. Executing OPT_SHARE pass.

113. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$504 ($adff) from module mult.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$504 ($adff) from module mult.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$504 ($adff) from module mult.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$504 ($adff) from module mult.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$504 ($adff) from module mult.

114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

115. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

116. Rerunning OPT passes. (Maybe there is more to do…)

117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

120. Executing OPT_SHARE pass.

121. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $procdff$109 ($adff) from module mult.
Setting constant 0-bit at position 9 on $procdff$109 ($adff) from module mult.
Setting constant 0-bit at position 10 on $procdff$109 ($adff) from module mult.
Setting constant 0-bit at position 11 on $procdff$109 ($adff) from module mult.
Setting constant 0-bit at position 12 on $procdff$109 ($adff) from module mult.
Setting constant 0-bit at position 13 on $procdff$109 ($adff) from module mult.
Setting constant 0-bit at position 14 on $procdff$109 ($adff) from module mult.
Setting constant 0-bit at position 15 on $procdff$109 ($adff) from module mult.

122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

123. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

124. Rerunning OPT passes. (Maybe there is more to do…)

125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

128. Executing OPT_SHARE pass.

129. Executing OPT_DFF pass (perform DFF optimizations).

130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

131. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

132. Executing TECHMAP pass (map to technology primitives).

132.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

132.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~97 debug messages>

133. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

135. Executing OPT_DFF pass (perform DFF optimizations).

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 7 unused cells and 0 unused wires.
<suppressed ~7 debug messages>

137. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

139. Executing OPT_DFF pass (perform DFF optimizations).

140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

141. Executing ABC pass (technology mapping using ABC).

141.1. Extracting gate netlist of module `\mult' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

141.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

141.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

142. Executing OPT pass (performing simple optimizations).

142.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

142.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

142.3. Executing OPT_DFF pass (perform DFF optimizations).

142.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

142.5. Finished fast OPT passes.

143. Executing HIERARCHY pass (managing design hierarchy).

143.1. Analyzing design hierarchy..
Top module:  \mult

143.2. Analyzing design hierarchy..
Top module:  \mult
Removed 0 unused modules.

144. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.

145. Printing statistics.

=== mult ===

   Number of wires:                 64
   Number of wire bits:            907
   Number of public wires:          64
   Number of public wire bits:     907
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $_AND_                          8
     $_DFF_PN0_                     41

146. Generating Graphviz representation of design.
Writing dot description to `/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module mult to page 1.

147. Executing OPT pass (performing simple optimizations).

147.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

147.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

147.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

147.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

147.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

147.6. Executing OPT_DFF pass (perform DFF optimizations).

147.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

147.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

147.9. Finished OPT passes. (There is nothing left to do.)

148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 36 unused wires.
<suppressed ~36 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/tmp/36f46cbb63e24c77bd853a45646f4911.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         28,
         "num_wire_bits":     348,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 348,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         49,
         "num_cells_by_type": {
            "$_AND_": 8,
            "$_DFF_PN0_": 41
         }
      }
   },
      "design": {
         "num_wires":         28,
         "num_wire_bits":     348,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 348,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         49,
         "num_cells_by_type": {
            "$_AND_": 8,
            "$_DFF_PN0_": 41
         }
      }
}

149. Printing statistics.

=== mult ===

   Number of wires:                 28
   Number of wire bits:            348
   Number of public wires:          28
   Number of public wire bits:     348
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $_AND_                          8
     $_DFF_PN0_                     41

   Area for cell type $_AND_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

150. Executing TECHMAP pass (map to technology primitives).

150.1. Executing Verilog-2005 frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

150.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

151. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

152. Executing TECHMAP pass (map to technology primitives).

152.1. Executing Verilog-2005 frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

152.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

153. Executing SIMPLEMAP pass (map simple cells to gate primitives).

154. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

154.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mult':
  mapped 41 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/tmp/36f46cbb63e24c77bd853a45646f4911.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         28,
         "num_wire_bits":     348,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 348,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         49,
         "area":              1077.283200,
         "num_cells_by_type": {
            "$_AND_": 8,
            "sky130_fd_sc_hd__dfrtp_2": 41
         }
      }
   },
      "design": {
         "num_wires":         28,
         "num_wire_bits":     348,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 348,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         49,
         "area":              1077.283200,
         "num_cells_by_type": {
            "$_AND_": 8,
            "sky130_fd_sc_hd__dfrtp_2": 41
         }
      }
}

155. Printing statistics.

=== mult ===

   Number of wires:                 28
   Number of wire bits:            348
   Number of public wires:          28
   Number of public wire bits:     348
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $_AND_                          8
     sky130_fd_sc_hd__dfrtp_2       41

   Area for cell type $_AND_ is unknown!

   Chip area for module '\mult': 1077.283200
     of which used for sequential elements: 1077.283200 (100.00%)

[INFO] Using generated ABC script '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/06-yosys-synthesis/AREA_0.abc'…

156. Executing ABC pass (technology mapping using ABC).

156.1. Extracting gate netlist of module `\mult' to `/tmp/yosys-abc-Gt9mrs/input.blif'..
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

156.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-Gt9mrs/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Gt9mrs/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Gt9mrs/input.blif 
ABC: + read_lib -w /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/tmp/36f46cbb63e24c77bd853a45646f4911.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/tmp/36f46cbb63e24c77bd853a45646f4911.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =      8 (  0.0 %)   Cap = 17.1 ff (  0.0 %)   Area =       60.06 (100.0 %)   Delay =   241.74 ps  (100.0 %)               
ABC: Path  0 --       2 : 0    8 pi                      A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  11.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      18 : 2    1 sky130_fd_sc_hd__and2_2 A =   7.51  Df = 241.7  -14.0 ps  S = 180.6 ps  Cin =  1.5 ff  Cout =  33.4 ff  Cmax = 303.0 ff  G = 2288  
ABC: Start-point = pi1 (\b_r1 [0]).  End-point = po0 (\PPs_w[6] [6]).
ABC: netlist                       : i/o =    9/    8  lat =    0  nd =     8  edge =     16  area =60.08  delay = 1.00  lev = 1
ABC: + write_blif /tmp/yosys-abc-Gt9mrs/output.blif 

156.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

157. Executing SETUNDEF pass (replace undef values with defined constants).

158. Executing HILOMAP pass (mapping to constant drivers).

159. Executing SPLITNETS pass (splitting up multi-bit signals).

160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 266 unused cells and 564 unused wires.
<suppressed ~540 debug messages>

161. Executing INSBUF pass (insert buffer cells for connected wires).

162. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/tmp/36f46cbb63e24c77bd853a45646f4911.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         46,
         "num_wire_bits":     75,
         "num_pub_wires":     46,
         "num_pub_wire_bits": 75,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         57,
         "area":              1167.369600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and2_2": 8,
            "sky130_fd_sc_hd__conb_1": 8,
            "sky130_fd_sc_hd__dfrtp_2": 41
         }
      }
   },
      "design": {
         "num_wires":         46,
         "num_wire_bits":     75,
         "num_pub_wires":     46,
         "num_pub_wire_bits": 75,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         57,
         "area":              1167.369600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and2_2": 8,
            "sky130_fd_sc_hd__conb_1": 8,
            "sky130_fd_sc_hd__dfrtp_2": 41
         }
      }
}

163. Printing statistics.

=== mult ===

   Number of wires:                 46
   Number of wire bits:             75
   Number of public wires:          46
   Number of public wire bits:      75
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     sky130_fd_sc_hd__and2_2         8
     sky130_fd_sc_hd__conb_1         8
     sky130_fd_sc_hd__dfrtp_2       41

   Chip area for module '\mult': 1167.369600
     of which used for sequential elements: 1077.283200 (92.28%)

164. Executing Verilog backend.
Dumping module `\mult'.

165. Executing JSON backend.
