Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Feb 04 01:32:29 2017
| Host         : Ali-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_timing_summary_routed.rpt -rpx game_timing_summary_routed.rpx
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 464 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.376     -121.723                     12                  118        0.274        0.000                      0                  118        3.000        0.000                       0                    66  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
VGA/pixel_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/pixel_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -14.376     -121.723                     12                  118        0.274        0.000                      0                  118        4.130        0.000                       0                    62  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/pixel_clock/inst/clk_in1
  To Clock:  VGA/pixel_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/pixel_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack      -14.376ns,  Total Violation     -121.723ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.376ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.530ns  (logic 9.868ns (41.937%)  route 13.662ns (58.063%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 10.764 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.302    24.257    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.556 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.544    25.100    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.504    10.764    VGA/pxl_clk
    SLICE_X1Y23          FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.080    10.844    
                         clock uncertainty           -0.073    10.771    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.047    10.724    VGA/vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                         -25.100    
  -------------------------------------------------------------------
                         slack                                -14.376    

Slack (VIOLATED) :        -14.293ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.449ns  (logic 9.868ns (42.084%)  route 13.581ns (57.916%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.765 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.418    24.372    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.671 r  VGA/vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.346    25.018    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.505    10.765    VGA/pxl_clk
    SLICE_X3Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.080    10.845    
                         clock uncertainty           -0.073    10.772    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.047    10.725    VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                         -25.018    
  -------------------------------------------------------------------
                         slack                                -14.293    

Slack (VIOLATED) :        -14.287ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.447ns  (logic 9.868ns (42.087%)  route 13.579ns (57.913%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.765 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.418    24.372    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.671 r  VGA/vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.344    25.016    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.505    10.765    VGA/pxl_clk
    SLICE_X3Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.080    10.845    
                         clock uncertainty           -0.073    10.772    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.043    10.729    VGA/vga_green_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                         -25.016    
  -------------------------------------------------------------------
                         slack                                -14.287    

Slack (VIOLATED) :        -14.216ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.351ns  (logic 9.868ns (42.259%)  route 13.483ns (57.741%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.765 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.302    24.257    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.556 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.365    24.920    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.505    10.765    VGA/pxl_clk
    SLICE_X1Y22          FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    10.845    
                         clock uncertainty           -0.073    10.772    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)       -0.067    10.705    VGA/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                         -24.920    
  -------------------------------------------------------------------
                         slack                                -14.216    

Slack (VIOLATED) :        -14.194ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.316ns  (logic 9.868ns (42.323%)  route 13.448ns (57.677%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.765 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.418    24.372    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.671 r  VGA/vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.214    24.885    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.505    10.765    VGA/pxl_clk
    SLICE_X0Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.080    10.845    
                         clock uncertainty           -0.073    10.772    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.081    10.691    VGA/vga_green_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                -14.194    

Slack (VIOLATED) :        -14.171ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.333ns  (logic 9.868ns (42.292%)  route 13.465ns (57.708%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.765 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.302    24.257    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.556 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.347    24.902    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.505    10.765    VGA/pxl_clk
    SLICE_X3Y22          FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.080    10.845    
                         clock uncertainty           -0.073    10.772    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.040    10.732    VGA/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -24.902    
  -------------------------------------------------------------------
                         slack                                -14.171    

Slack (VIOLATED) :        -13.869ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.102ns  (logic 9.868ns (42.715%)  route 13.234ns (57.285%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.765 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.418    24.372    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.671 r  VGA/vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.000    24.671    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.505    10.765    VGA/pxl_clk
    SLICE_X1Y22          FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    10.845    
                         clock uncertainty           -0.073    10.772    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.031    10.803    VGA/vga_green_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                         -24.671    
  -------------------------------------------------------------------
                         slack                                -13.869    

Slack (VIOLATED) :        -13.753ns  (required time - arrival time)
  Source:                 VGA/X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.986ns  (logic 9.868ns (42.930%)  route 13.118ns (57.070%))
  Logic Levels:           28  (CARRY4=12 LUT3=3 LUT4=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 10.765 - 9.259 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.569     1.569    VGA/pxl_clk
    SLICE_X10Y6          FDRE                                         r  VGA/X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     2.087 r  VGA/X_reg[2]/Q
                         net (fo=127, routed)         1.372     3.460    VGA/X[2]
    SLICE_X14Y1          LUT4 (Prop_lut4_I1_O)        0.152     3.612 r  VGA/vga_red_reg[3]_i_38/O
                         net (fo=10, routed)          1.068     4.680    VGA/vga_red_reg[3]_i_38_n_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I2_O)        0.348     5.028 r  VGA/g0_b0_i_744/O
                         net (fo=1, routed)           0.000     5.028    VGA/g0_b0_i_744_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.426 r  VGA/g0_b0_i_660/CO[3]
                         net (fo=1, routed)           0.000     5.426    VGA/g0_b0_i_660_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  VGA/g0_b0_i_542/CO[3]
                         net (fo=1, routed)           0.000     5.540    VGA/g0_b0_i_542_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  VGA/g0_b0_i_417/CO[3]
                         net (fo=1, routed)           0.000     5.654    VGA/g0_b0_i_417_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.811 r  VGA/g0_b0_i_268/CO[1]
                         net (fo=31, routed)          0.622     6.433    VGA/vga_red_reg_reg[3]_76[0]
    SLICE_X7Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.230 r  VGA/g0_b0_i_264/CO[2]
                         net (fo=5, routed)           0.537     7.767    VGA/vga_red_reg_reg[3]_78[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.548 r  VGA/g0_b0_i_267/CO[2]
                         net (fo=9, routed)           0.366     8.915    VGA/vga_red_reg_reg[3]_80[0]
    SLICE_X2Y10          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.712 f  VGA/g0_b0_i_581/CO[2]
                         net (fo=33, routed)          1.075    10.786    VGA_n_166
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.335    11.121 r  g0_b0_i_448/O
                         net (fo=2, routed)           0.813    11.934    g0_b0_i_448_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.332    12.266 r  g0_b0_i_450/O
                         net (fo=1, routed)           0.000    12.266    VGA/X_reg[8]_9[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.690 r  VGA/g0_b0_i_293/O[1]
                         net (fo=7, routed)           0.900    13.590    VGA_n_226
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.303    13.893 r  g0_b0_i_291/O
                         net (fo=1, routed)           0.000    13.893    g0_b0_i_291_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.443 r  g0_b0_i_185/CO[3]
                         net (fo=1, routed)           0.000    14.443    g0_b0_i_185_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.665 r  g0_b0_i_80/O[0]
                         net (fo=5, routed)           0.747    15.412    VGA/X_reg[8]_10[0]
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.299    15.711 r  VGA/g0_b0_i_183/O
                         net (fo=1, routed)           0.000    15.711    VGA/g0_b0_i_183_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.202 r  VGA/g0_b0_i_79/CO[1]
                         net (fo=4, routed)           0.517    16.720    VGA/g0_b0_i_79_n_2
    SLICE_X5Y17          LUT5 (Prop_lut5_I1_O)        0.329    17.049 r  VGA/g0_b0_i_41/O
                         net (fo=6, routed)           0.639    17.687    VGA/g0_b0_i_41_n_0
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    17.811 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.686    18.497    VGA/s[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124    18.621 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.621    VGA/g0_b0_i_15_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.019    20.218    VGA/g0_b0_i_4_n_5
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.301    20.519 r  VGA/g24_b4/O
                         net (fo=1, routed)           1.055    21.574    VGA/g24_b4_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  VGA/vga_red_reg[3]_i_193/O
                         net (fo=1, routed)           0.642    22.340    VGA/vga_red_reg[3]_i_193_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    22.464 r  VGA/vga_red_reg[3]_i_124/O
                         net (fo=1, routed)           0.000    22.464    VGA/vga_red_reg[3]_i_124_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217    22.681 r  VGA/vga_red_reg_reg[3]_i_66/O
                         net (fo=1, routed)           0.757    23.439    VGA/vga_red_reg_reg[3]_i_66_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.299    23.738 f  VGA/vga_red_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    23.738    VGA/vga_red_reg[3]_i_18_n_0
    SLICE_X0Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    23.955 f  VGA/vga_red_reg_reg[3]_i_5/O
                         net (fo=2, routed)           0.302    24.257    VGA/vga_red_reg_reg[3]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.299    24.556 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.000    24.556    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  VGA/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.505    10.765    VGA/pxl_clk
    SLICE_X1Y22          FDRE                                         r  VGA/vga_red_reg_reg[3]/C
                         clock pessimism              0.080    10.845    
                         clock uncertainty           -0.073    10.772    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.031    10.803    VGA/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                         -24.555    
  -------------------------------------------------------------------
                         slack                                -13.753    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 VGA/X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.328ns  (logic 2.043ns (18.035%)  route 9.285ns (81.965%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 10.772 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.568     1.568    VGA/pxl_clk
    SLICE_X9Y7           FDRE                                         r  VGA/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     2.024 r  VGA/X_reg[3]/Q
                         net (fo=102, routed)         4.641     6.665    VGA/X[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.789 r  VGA/vga_blue_reg[3]_i_531/O
                         net (fo=1, routed)           0.000     6.789    VGA/vga_blue_reg[3]_i_531_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.339 r  VGA/vga_blue_reg_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000     7.339    VGA/vga_blue_reg_reg[3]_i_409_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.567 r  VGA/vga_blue_reg_reg[3]_i_231/CO[2]
                         net (fo=1, routed)           0.594     8.162    VGA/Blue235_in
    SLICE_X40Y6          LUT4 (Prop_lut4_I0_O)        0.313     8.475 r  VGA/vga_blue_reg[3]_i_80/O
                         net (fo=1, routed)           0.971     9.445    VGA/vga_blue_reg[3]_i_80_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.569 r  VGA/vga_blue_reg[3]_i_21/O
                         net (fo=1, routed)           0.776    10.346    VGA/vga_blue_reg[3]_i_21_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  VGA/vga_blue_reg[3]_i_5/O
                         net (fo=1, routed)           0.916    11.385    VGA/vga_blue_reg[3]_i_5_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.509 r  VGA/vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           1.387    12.896    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.512    10.772    VGA/pxl_clk
    SLICE_X0Y33          FDRE                                         r  VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.080    10.852    
                         clock uncertainty           -0.073    10.779    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    10.712    VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 VGA/X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 2.043ns (18.096%)  route 9.247ns (81.904%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 10.769 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.568     1.568    VGA/pxl_clk
    SLICE_X9Y7           FDRE                                         r  VGA/X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     2.024 r  VGA/X_reg[3]/Q
                         net (fo=102, routed)         4.641     6.665    VGA/X[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.124     6.789 r  VGA/vga_blue_reg[3]_i_531/O
                         net (fo=1, routed)           0.000     6.789    VGA/vga_blue_reg[3]_i_531_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.339 r  VGA/vga_blue_reg_reg[3]_i_409/CO[3]
                         net (fo=1, routed)           0.000     7.339    VGA/vga_blue_reg_reg[3]_i_409_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.567 r  VGA/vga_blue_reg_reg[3]_i_231/CO[2]
                         net (fo=1, routed)           0.594     8.162    VGA/Blue235_in
    SLICE_X40Y6          LUT4 (Prop_lut4_I0_O)        0.313     8.475 r  VGA/vga_blue_reg[3]_i_80/O
                         net (fo=1, routed)           0.971     9.445    VGA/vga_blue_reg[3]_i_80_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.569 r  VGA/vga_blue_reg[3]_i_21/O
                         net (fo=1, routed)           0.776    10.346    VGA/vga_blue_reg[3]_i_21_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.470 r  VGA/vga_blue_reg[3]_i_5/O
                         net (fo=1, routed)           0.916    11.385    VGA/vga_blue_reg[3]_i_5_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.509 r  VGA/vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           1.349    12.858    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          1.509    10.769    VGA/pxl_clk
    SLICE_X0Y31          FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.080    10.849    
                         clock uncertainty           -0.073    10.776    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    10.709    VGA/vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                 -2.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.565     0.565    VGA/pxl_clk
    SLICE_X15Y8          FDRE                                         r  VGA/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA/v_cntr_reg_reg[7]/Q
                         net (fo=6, routed)           0.130     0.836    VGA/v_cntr_reg_reg[7]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.944 r  VGA/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.944    VGA/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X15Y8          FDRE                                         r  VGA/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835     0.835    VGA/pxl_clk
    SLICE_X15Y8          FDRE                                         r  VGA/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X15Y8          FDRE (Hold_fdre_C_D)         0.105     0.670    VGA/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.166%)  route 0.219ns (60.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.594     0.594    VGA/pxl_clk
    SLICE_X7Y0           FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=6, routed)           0.219     0.954    VGA/h_cntr_reg_reg[0]
    SLICE_X7Y4           FDRE                                         r  VGA/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.864     0.864    VGA/pxl_clk
    SLICE_X7Y4           FDRE                                         r  VGA/X_reg[0]/C
                         clock pessimism             -0.255     0.609    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.070     0.679    VGA/X_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.594     0.594    VGA/pxl_clk
    SLICE_X7Y2           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA/h_cntr_reg_reg[11]/Q
                         net (fo=8, routed)           0.131     0.866    VGA/h_cntr_reg_reg__0[11]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.974 r  VGA/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.974    VGA/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X7Y2           FDRE                                         r  VGA/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865     0.865    VGA/pxl_clk
    SLICE_X7Y2           FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.105     0.699    VGA/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.594     0.594    VGA/pxl_clk
    SLICE_X7Y1           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA/h_cntr_reg_reg[7]/Q
                         net (fo=7, routed)           0.132     0.867    VGA/h_cntr_reg_reg[7]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.975 r  VGA/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.975    VGA/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X7Y1           FDRE                                         r  VGA/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865     0.865    VGA/pxl_clk
    SLICE_X7Y1           FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.105     0.699    VGA/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.594     0.594    VGA/pxl_clk
    SLICE_X7Y0           FDRE                                         r  VGA/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA/h_cntr_reg_reg[3]/Q
                         net (fo=6, routed)           0.133     0.867    VGA/h_cntr_reg_reg[3]
    SLICE_X7Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.975 r  VGA/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.975    VGA/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X7Y0           FDRE                                         r  VGA/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865     0.865    VGA/pxl_clk
    SLICE_X7Y0           FDRE                                         r  VGA/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.105     0.699    VGA/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.809%)  route 0.127ns (33.191%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.565     0.565    VGA/pxl_clk
    SLICE_X15Y8          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=6, routed)           0.127     0.833    VGA/v_cntr_reg_reg[4]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.948 r  VGA/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.948    VGA/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X15Y8          FDRE                                         r  VGA/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835     0.835    VGA/pxl_clk
    SLICE_X15Y8          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X15Y8          FDRE (Hold_fdre_C_D)         0.105     0.670    VGA/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.565     0.565    VGA/pxl_clk
    SLICE_X15Y7          FDRE                                         r  VGA/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA/v_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.246     0.952    VGA/v_cntr_reg_reg[0]
    SLICE_X11Y2          FDRE                                         r  VGA/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.837     0.837    VGA/pxl_clk
    SLICE_X11Y2          FDRE                                         r  VGA/Y_reg[0]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.070     0.673    VGA/Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.565     0.565    VGA/pxl_clk
    SLICE_X15Y9          FDRE                                         r  VGA/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA/v_cntr_reg_reg[8]/Q
                         net (fo=6, routed)           0.129     0.835    VGA/v_cntr_reg_reg[8]
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.950 r  VGA/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.950    VGA/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X15Y9          FDRE                                         r  VGA/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835     0.835    VGA/pxl_clk
    SLICE_X15Y9          FDRE                                         r  VGA/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X15Y9          FDRE (Hold_fdre_C_D)         0.105     0.670    VGA/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.256ns (64.520%)  route 0.141ns (35.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.594     0.594    VGA/pxl_clk
    SLICE_X7Y2           FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=8, routed)           0.141     0.875    VGA/h_cntr_reg_reg[8]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.990 r  VGA/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.990    VGA/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X7Y2           FDRE                                         r  VGA/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.865     0.865    VGA/pxl_clk
    SLICE_X7Y2           FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.105     0.699    VGA/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (62.998%)  route 0.148ns (37.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.565     0.565    VGA/pxl_clk
    SLICE_X15Y9          FDRE                                         r  VGA/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA/v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.148     0.854    VGA/v_cntr_reg_reg[10]
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.965 r  VGA/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.965    VGA/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X15Y9          FDRE                                         r  VGA/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=465, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835     0.835    VGA/pxl_clk
    SLICE_X15Y9          FDRE                                         r  VGA/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X15Y9          FDRE (Hold_fdre_C_D)         0.105     0.670    VGA/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    VGA/pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y7      VGA/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y9      VGA/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y9      VGA/v_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y7      VGA/v_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y7      VGA/v_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y7      VGA/v_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y8      VGA/v_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y8      VGA/v_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y7      VGA/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y7      VGA/v_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y7      VGA/v_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y7      VGA/v_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y8      VGA/v_cntr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y8      VGA/v_cntr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y8      VGA/v_cntr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y22      VGA/vga_red_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y8      VGA/v_cntr_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y11     VGA/v_sync_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y4       VGA/X_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y31      VGA/vga_blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA/vga_blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA/vga_blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA/vga_blue_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y7      VGA/v_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y7      VGA/v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y9      VGA/v_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y9      VGA/v_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y9      VGA/v_cntr_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    VGA/pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



