Implementing a RISC-V Single and 5-stage stage processor with a modified FFT instruction which calculates N-point FFT.
