scenario: All Input Combinations
description: Test all possible input combinations 00 01 10 11 to verify truth table of AND gate with inverted in2

scenario: Input Transitions
description: Test transitions between all input combinations to verify no glitches during input changes

scenario: Input Signal Stability
description: Verify output remains stable when inputs are held constant for extended periods

scenario: Propagation Delay
description: Measure propagation delay from input changes to output changes to verify timing requirements

scenario: Simultaneous Input Changes
description: Test behavior when both inputs change simultaneously to verify proper handling of concurrent transitions

scenario: Input Setup Time
description: Verify minimum setup time required between input changes for stable output
