<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_int')">gem_reg_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/design/ip/GbE/hdl/gem_reg_int.v')">/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/design/ip/GbE/hdl/gem_reg_int.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1311"  onclick="showContent('inst_tag_1311')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1311_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1311_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1311_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1311_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1312"  onclick="showContent('inst_tag_1312')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1312_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1312_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1312_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1312_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1313"  onclick="showContent('inst_tag_1313')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1313_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1313_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1313_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1313_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1314"  onclick="showContent('inst_tag_1314')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1314_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1314_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1314_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1314_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1315"  onclick="showContent('inst_tag_1315')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1315_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1315_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1315_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1315_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1316"  onclick="showContent('inst_tag_1316')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1316_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1316_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1316_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1316_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1317"  onclick="showContent('inst_tag_1317')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1317_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1317_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1317_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1317_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1318"  onclick="showContent('inst_tag_1318')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1318_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1318_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1318_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1318_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1319"  onclick="showContent('inst_tag_1319')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1319_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1319_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1319_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1319_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1320"  onclick="showContent('inst_tag_1320')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1320_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1320_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1320_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1320_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1321"  onclick="showContent('inst_tag_1321')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1321_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1321_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1321_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1321_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1322"  onclick="showContent('inst_tag_1322')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1322_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1322_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1322_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1322_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1323"  onclick="showContent('inst_tag_1323')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1323_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1323_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1323_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1323_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1324"  onclick="showContent('inst_tag_1324')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1324_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1324_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1324_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1324_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1325"  onclick="showContent('inst_tag_1325')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1325_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1325_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1325_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1325_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1326"  onclick="showContent('inst_tag_1326')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1326_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1326_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1326_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1326_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1327"  onclick="showContent('inst_tag_1327')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1327_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1327_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1327_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1327_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1328"  onclick="showContent('inst_tag_1328')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1328_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1328_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1328_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1328_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1329"  onclick="showContent('inst_tag_1329')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1329_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1329_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1329_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1329_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1330"  onclick="showContent('inst_tag_1330')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1330_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1330_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1330_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1330_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1331"  onclick="showContent('inst_tag_1331')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1331_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1331_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1331_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1331_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1332"  onclick="showContent('inst_tag_1332')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1332_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1332_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1332_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1332_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1333"  onclick="showContent('inst_tag_1333')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1333_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1333_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1333_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1333_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1334"  onclick="showContent('inst_tag_1334')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1334_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1334_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1334_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1334_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1335"  onclick="showContent('inst_tag_1335')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1335_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1335_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1335_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1335_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1336"  onclick="showContent('inst_tag_1336')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1336_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1336_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1336_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1336_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1337"  onclick="showContent('inst_tag_1337')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1337_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1337_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1337_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1337_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1338"  onclick="showContent('inst_tag_1338')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></td>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1338_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1338_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1338_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1338_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1311'>
<hr>
<a name="inst_tag_1311"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1311" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1311_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1311_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1311_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1311_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1312'>
<hr>
<a name="inst_tag_1312"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1312" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1312_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1312_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1312_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1312_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1313'>
<hr>
<a name="inst_tag_1313"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1313" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1313_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1313_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1313_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1313_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1314'>
<hr>
<a name="inst_tag_1314"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1314" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1314_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1314_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1314_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1314_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1315'>
<hr>
<a name="inst_tag_1315"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1315" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1315_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1315_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1315_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1315_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1316'>
<hr>
<a name="inst_tag_1316"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1316" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1316_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1316_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1316_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1316_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1317'>
<hr>
<a name="inst_tag_1317"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1317" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1317_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1317_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1317_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1317_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1318'>
<hr>
<a name="inst_tag_1318"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1318" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1318_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1318_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1318_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1318_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1319'>
<hr>
<a name="inst_tag_1319"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1319" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1319_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1319_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1319_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1319_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1320'>
<hr>
<a name="inst_tag_1320"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1320" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1320_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1320_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1320_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1320_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1321'>
<hr>
<a name="inst_tag_1321"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1321" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1321_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1321_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1321_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1321_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1322'>
<hr>
<a name="inst_tag_1322"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1322" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1322_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1322_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1322_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1322_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1323'>
<hr>
<a name="inst_tag_1323"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1323" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1323_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1323_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1323_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1323_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1324'>
<hr>
<a name="inst_tag_1324"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1324" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1324_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1324_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1324_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1324_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1325'>
<hr>
<a name="inst_tag_1325"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1325" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1325_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1325_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1325_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1325_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1326'>
<hr>
<a name="inst_tag_1326"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1326" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1326_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1326_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1326_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1326_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1327'>
<hr>
<a name="inst_tag_1327"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1327" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1327_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1327_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1327_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1327_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1328'>
<hr>
<a name="inst_tag_1328"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1328" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1328_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1328_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1328_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1328_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1329'>
<hr>
<a name="inst_tag_1329"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1329" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1329_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1329_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1329_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1329_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1330'>
<hr>
<a name="inst_tag_1330"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1330" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1330_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1330_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1330_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1330_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1331'>
<hr>
<a name="inst_tag_1331"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1331" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1331_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1331_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1331_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1331_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1332'>
<hr>
<a name="inst_tag_1332"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1332" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1332_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1332_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1332_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1332_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1333'>
<hr>
<a name="inst_tag_1333"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1333" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1333_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1333_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1333_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1333_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1334'>
<hr>
<a name="inst_tag_1334"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1334" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1334_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1334_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1334_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1334_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1335'>
<hr>
<a name="inst_tag_1335"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1335" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1335_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1335_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1335_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1335_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1336'>
<hr>
<a name="inst_tag_1336"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1336" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1336_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1336_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1336_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1336_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1337'>
<hr>
<a name="inst_tag_1337"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1337" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1337_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1337_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1337_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1337_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1338'>
<hr>
<a name="inst_tag_1338"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_1338" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"><a href="mod62.html#inst_tag_1338_Line" > 64.29</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1338_Cond" > 16.67</a></td>
<td class="s1 cl rt"><a href="mod62.html#inst_tag_1338_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod62.html#inst_tag_1338_Branch" > 44.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.89</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.73</td>
<td class="s3 cl rt"> 35.50</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.90</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_100309" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod62.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod62.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod62.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod62.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1311'>
<a name="inst_tag_1311_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1311" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1311_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1311" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1311_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1311" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1311_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1311" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1312'>
<a name="inst_tag_1312_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1312" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1312_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1312" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1312_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1312" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1312_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1312" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1313'>
<a name="inst_tag_1313_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1313" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1313_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1313" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1313_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1313" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1313_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1313" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1314'>
<a name="inst_tag_1314_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1314" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1314_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1314" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1314_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1314" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1314_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1314" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1315'>
<a name="inst_tag_1315_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1315" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1315_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1315" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1315_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1315" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1315_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1315" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1316'>
<a name="inst_tag_1316_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1316" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1316_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1316" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1316_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1316" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1316_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1316" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1317'>
<a name="inst_tag_1317_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1317" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1317_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1317" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1317_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1317" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1317_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1317" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1318'>
<a name="inst_tag_1318_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1318" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1318_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1318" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1318_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1318" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1318_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1318" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1319'>
<a name="inst_tag_1319_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1319" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1319_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1319" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1319_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1319" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1319_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1319" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1320'>
<a name="inst_tag_1320_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1320" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1320_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1320" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1320_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1320" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1320_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1320" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1321'>
<a name="inst_tag_1321_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1321" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1321_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1321" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1321_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1321" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1321_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1321" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1322'>
<a name="inst_tag_1322_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1322" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1322_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1322" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1322_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1322" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1322_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1322" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1323'>
<a name="inst_tag_1323_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1323" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1323_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1323" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1323_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1323" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1323_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1323" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1324'>
<a name="inst_tag_1324_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1324" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1324_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1324" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1324_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1324" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1324_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1324" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1325'>
<a name="inst_tag_1325_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1325" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1325_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1325" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1325_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1325" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1325_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1325" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1326'>
<a name="inst_tag_1326_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1326" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1326_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1326" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1326_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1326" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1326_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1326" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1327'>
<a name="inst_tag_1327_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1327" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1327_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1327" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1327_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1327" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1327_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1327" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1328'>
<a name="inst_tag_1328_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1328" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1328_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1328" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1328_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1328" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1328_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1328" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1329'>
<a name="inst_tag_1329_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1329" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1329_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1329" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1329_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1329" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1329_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1329" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1330'>
<a name="inst_tag_1330_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1330" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1330_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1330" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1330_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1330" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1330_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1330" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1331'>
<a name="inst_tag_1331_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1331" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1331_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1331" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1331_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1331" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1331_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1331" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1332'>
<a name="inst_tag_1332_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1332" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1332_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1332" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1332_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1332" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1332_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1332" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1333'>
<a name="inst_tag_1333_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1333" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1333_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1333" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1333_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1333" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1333_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1333" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1334'>
<a name="inst_tag_1334_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1334" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1334_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1334" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1334_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1334" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1334_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1334" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1335'>
<a name="inst_tag_1335_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1335" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1335_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1335" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1335_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1335" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1335_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1335" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1336'>
<a name="inst_tag_1336_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1336" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1336_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1336" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1336_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1336" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1336_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1336" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1337'>
<a name="inst_tag_1337_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1337" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1337_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1337" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1337_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1337" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1337_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1337" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1338'>
<a name="inst_tag_1338_Line"></a>
<b>Line Coverage for Instance : <a href="mod62.html#inst_tag_1338" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>14</td><td>9</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>5</td><td>62.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         <font color = "red">0/1     ==>          int_mask  &lt;= 1'b0;</font>
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         <font color = "red">0/1     ==>        int_status &lt;= 1'b0;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_1338_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod62.html#inst_tag_1338" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1338_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod62.html#inst_tag_1338" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1338_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod62.html#inst_tag_1338" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "red">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "red">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "red">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1311">
    <li>
      <a href="#inst_tag_1311_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1311_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1311_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1311_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1312">
    <li>
      <a href="#inst_tag_1312_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1312_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1312_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1312_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1313">
    <li>
      <a href="#inst_tag_1313_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1313_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1313_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1313_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1314">
    <li>
      <a href="#inst_tag_1314_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1314_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1314_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1314_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1315">
    <li>
      <a href="#inst_tag_1315_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1315_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1315_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1315_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1316">
    <li>
      <a href="#inst_tag_1316_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1316_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1316_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1316_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1317">
    <li>
      <a href="#inst_tag_1317_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1317_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1317_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1317_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1318">
    <li>
      <a href="#inst_tag_1318_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1318_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1318_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1318_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1319">
    <li>
      <a href="#inst_tag_1319_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1319_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1319_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1319_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1320">
    <li>
      <a href="#inst_tag_1320_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1320_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1320_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1320_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1321">
    <li>
      <a href="#inst_tag_1321_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1321_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1321_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1321_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1322">
    <li>
      <a href="#inst_tag_1322_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1322_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1322_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1322_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1323">
    <li>
      <a href="#inst_tag_1323_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1323_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1323_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1323_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1324">
    <li>
      <a href="#inst_tag_1324_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1324_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1324_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1324_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1325">
    <li>
      <a href="#inst_tag_1325_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1325_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1325_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1325_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1326">
    <li>
      <a href="#inst_tag_1326_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1326_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1326_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1326_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1327">
    <li>
      <a href="#inst_tag_1327_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1327_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1327_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1327_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1328">
    <li>
      <a href="#inst_tag_1328_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1328_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1328_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1328_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1329">
    <li>
      <a href="#inst_tag_1329_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1329_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1329_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1329_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1330">
    <li>
      <a href="#inst_tag_1330_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1330_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1330_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1330_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1331">
    <li>
      <a href="#inst_tag_1331_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1331_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1331_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1331_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1332">
    <li>
      <a href="#inst_tag_1332_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1332_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1332_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1332_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1333">
    <li>
      <a href="#inst_tag_1333_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1333_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1333_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1333_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1334">
    <li>
      <a href="#inst_tag_1334_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1334_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1334_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1334_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1335">
    <li>
      <a href="#inst_tag_1335_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1335_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1335_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1335_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1336">
    <li>
      <a href="#inst_tag_1336_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1336_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1336_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1336_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1337">
    <li>
      <a href="#inst_tag_1337_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1337_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1337_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1337_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1338">
    <li>
      <a href="#inst_tag_1338_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1338_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1338_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1338_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gem_reg_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
