// Seed: 3955355640
module module_0 (
    input reg id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7
);
  always @(posedge id_0) #1 id_8 <= {id_0, 1'b0};
  type_12(
      1, id_6
  );
endmodule
