Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 33
Stopped at time : 0 fs : File "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 33
Time=0 | rx_wr=x | rx_rd=x | tx_rd=x | tx_wr=x | fifo_rx=xxxxxxxx | tx_data=xxxxxxxx | data_a=xxxxxxxx | data_b=xxxxxxxx | data_op=xxxxxxxx
Stopped at time : 5 ns : File "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 33
Stopped at time : 5 ns : File "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 33
Time=5000 | rx_wr=0 | rx_rd=x | tx_rd=0 | tx_wr=x | fifo_rx=xxxxxxxx | tx_data=xxxxxxxx | data_a=xxxxxxxx | data_b=xxxxxxxx | data_op=xxxxxxxx
Time=25000 | rx_wr=1 | rx_rd=x | tx_rd=0 | tx_wr=x | fifo_rx=xxxxxxxx | tx_data=xxxxxxxx | data_a=xxxxxxxx | data_b=xxxxxxxx | data_op=xxxxxxxx
Time=35000 | rx_wr=0 | rx_rd=x | tx_rd=0 | tx_wr=x | fifo_rx=xxxxxxxx | tx_data=xxxxxxxx | data_a=xxxxxxxx | data_b=xxxxxxxx | data_op=xxxxxxxx
Time=45000 | rx_wr=1 | rx_rd=x | tx_rd=0 | tx_wr=x | fifo_rx=xxxxxxxx | tx_data=xxxxxxxx | data_a=xxxxxxxx | data_b=xxxxxxxx | data_op=xxxxxxxx
Time=55000 | rx_wr=0 | rx_rd=x | tx_rd=0 | tx_wr=x | fifo_rx=xxxxxxxx | tx_data=xxxxxxxx | data_a=xxxxxxxx | data_b=xxxxxxxx | data_op=xxxxxxxx
Time=65000 | rx_wr=1 | rx_rd=x | tx_rd=0 | tx_wr=x | fifo_rx=xxxxxxxx | tx_data=xxxxxxxx | data_a=xxxxxxxx | data_b=xxxxxxxx | data_op=xxxxxxxx
$finish called at time : 75 ns : File "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/interface_tb.v" Line 122
