
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003565                       # Number of seconds simulated
sim_ticks                                  3564890883                       # Number of ticks simulated
final_tick                               530596670526                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87053                       # Simulator instruction rate (inst/s)
host_op_rate                                   109992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307263                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877280                       # Number of bytes of host memory used
host_seconds                                 11602.07                       # Real time elapsed on the host
sim_insts                                  1010000007                       # Number of instructions simulated
sim_ops                                    1276137579                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       329472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               334848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        69632                       # Number of bytes written to this memory
system.physmem.bytes_written::total             69632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2574                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2616                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             544                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  544                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1508041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     92421342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                93929383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1508041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1508041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19532716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19532716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19532716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1508041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     92421342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113462098                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8548900                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3140574                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2549365                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       213353                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1307956                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1238009                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           334092                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9242                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3286872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17301988                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3140574                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1572101                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3653527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1123623                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         585358                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1618399                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         99192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8431046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.530084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.325617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4777519     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           228714      2.71%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           261152      3.10%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           473900      5.62%     68.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           217161      2.58%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           326903      3.88%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           178865      2.12%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           152466      1.81%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1814366     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8431046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.367366                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.023885                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3469249                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        536170                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3487015                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35476                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         903132                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       533280                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2158                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20598802                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5028                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         903132                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3658653                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          145184                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       130119                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3328643                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        265305                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19789040                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4298                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         142521                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         77609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         1002                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27698277                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92180686                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92180686                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17055185                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10642948                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4213                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2562                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            679790                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1848133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       945209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        13814                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       365409                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18595276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14968609                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29040                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6270023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18803956                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          793                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8431046                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.775415                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.917402                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2941966     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1772745     21.03%     55.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1252589     14.86%     70.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       849846     10.08%     80.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       695136      8.24%     89.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       385318      4.57%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       373795      4.43%     98.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        85964      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73687      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8431046                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108335     76.99%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15504     11.02%     88.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16867     11.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12479555     83.37%     83.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       211999      1.42%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1495197      9.99%     94.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       780211      5.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14968609                       # Type of FU issued
system.switch_cpus.iq.rate                   1.750940                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              140709                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009400                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38538012                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24869697                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14539072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15109318                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        30046                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       720124                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       238470                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         903132                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57947                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          9299                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18599511                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        65112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1848133                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       945209                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2528                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          178                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       125710                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       122916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       248626                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14690197                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1396348                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       278411                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2148751                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2081309                       # Number of branches executed
system.switch_cpus.iew.exec_stores             752403                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.718373                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14550847                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14539072                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9518809                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26691395                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.700695                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356625                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12282694                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6316820                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3438                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       216103                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7527914                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.631620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.161035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2970367     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2048245     27.21%     66.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       839460     11.15%     77.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       420350      5.58%     83.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       430375      5.72%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       170892      2.27%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       185938      2.47%     93.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        95405      1.27%     95.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       366882      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7527914                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12282694                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834748                       # Number of memory references committed
system.switch_cpus.commit.loads               1128009                       # Number of loads committed
system.switch_cpus.commit.membars                1698                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1766504                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11064790                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       249787                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        366882                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25760221                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38103031                       # The number of ROB writes
system.switch_cpus.timesIdled                    4864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  117854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12282694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.854889                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.854889                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.169742                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.169742                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66047441                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20092660                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19059527                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3430                       # number of misc regfile writes
system.l2.replacements                           2617                       # number of replacements
system.l2.tagsinuse                       4093.152446                       # Cycle average of tags in use
system.l2.total_refs                           378803                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6712                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.436681                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            42.665268                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      36.257257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     953.619365                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3060.610556                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010416                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.008852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.232817                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.747219                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999305                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         5186                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5190                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1726                       # number of Writeback hits
system.l2.Writeback_hits::total                  1726                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   107                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5293                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5297                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5293                       # number of overall hits
system.l2.overall_hits::total                    5297                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2574                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2616                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2574                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2616                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2574                       # number of overall misses
system.l2.overall_misses::total                  2616                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2033319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    100475084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       102508403                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2033319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    100475084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102508403                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2033319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    100475084                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102508403                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7760                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7806                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1726                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1726                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               107                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7913                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7913                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.331701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.335127                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.327190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330595                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.327190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330595                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 48412.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 39034.609169                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 39185.169343                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 48412.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 39034.609169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39185.169343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 48412.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 39034.609169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39185.169343                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  544                       # number of writebacks
system.l2.writebacks::total                       544                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2574                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2616                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2616                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2616                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1792092                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     85502849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     87294941                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1792092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     85502849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     87294941                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1792092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     85502849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     87294941                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.331701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.335127                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.327190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.327190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330595                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 42668.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 33217.890054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 33369.625765                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 42668.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 33217.890054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33369.625765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 42668.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 33217.890054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33369.625765                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                515.304298                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001628164                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    518                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1933645.104247                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    43.304298                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            472                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.069398                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.756410                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.825808                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1618340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1618340                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1618340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1618340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1618340                       # number of overall hits
system.cpu.icache.overall_hits::total         1618340                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2805623                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2805623                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2805623                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2805623                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2805623                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2805623                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1618399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1618399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1618399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1618399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1618399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1618399                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 47552.932203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47552.932203                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 47552.932203                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47552.932203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 47552.932203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47552.932203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2379526                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2379526                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2379526                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2379526                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2379526                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2379526                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51728.826087                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51728.826087                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 51728.826087                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51728.826087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 51728.826087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51728.826087                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7867                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164440325                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   8123                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               20243.792318                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.875220                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.124780                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.882325                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.117675                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1088620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1088620                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       702778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702778                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2444                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1715                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1715                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1791398                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1791398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1791398                       # number of overall hits
system.cpu.dcache.overall_hits::total         1791398                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14943                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          399                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15342                       # number of overall misses
system.cpu.dcache.overall_misses::total         15342                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    451079143                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    451079143                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     16069596                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16069596                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    467148739                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    467148739                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    467148739                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    467148739                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1103563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1103563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1715                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1806740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1806740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1806740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1806740                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013541                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000567                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008492                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30186.652145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30186.652145                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 40274.676692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40274.676692                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30449.011798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30449.011798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30449.011798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30449.011798                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1726                       # number of writebacks
system.cpu.dcache.writebacks::total              1726                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7183                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          292                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          292                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7475                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7475                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7475                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7475                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7760                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7867                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    150634967                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    150634967                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2914516                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2914516                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    153549483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    153549483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    153549483                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    153549483                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004354                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004354                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004354                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 19411.722552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19411.722552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27238.467290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27238.467290                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 19518.175035                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19518.175035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 19518.175035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19518.175035                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
