<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_hcd_intr.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>dwc_otg_hcd_intr.c File Reference</h1>This file contains the implementation of the HCD Interrupt handlers. <a href="#_details">More...</a>
<p>
<code>#include &quot;<a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&quot;</code><br>

<p>
<a href="dwc__otg__hcd__intr_8c-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#b9dde24773f2741b9ff67e2d46760dc0">dwc_otg_hcd_handle_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function should be called on every hardware interrupt.  <a href="#b9dde24773f2741b9ff67e2d46760dc0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#bbf5740390826d69bba80651ef9bd725">dwc_otg_hcd_handle_sof_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles the start-of-frame interrupt in host mode.  <a href="#bbf5740390826d69bba80651ef9bd725"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#9d979e33e04fc694a72242dec63aeb89">dwc_otg_hcd_handle_rx_status_q_level_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles the Rx Status Queue Level Interrupt, which indicates that there is at least one packet in the Rx FIFO.  <a href="#9d979e33e04fc694a72242dec63aeb89"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#51c953aefbc2382adee9f585fdb26f35">dwc_otg_hcd_handle_np_tx_fifo_empty_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This interrupt occurs when the non-periodic Tx FIFO is half-empty.  <a href="#51c953aefbc2382adee9f585fdb26f35"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#dcfa21f80c7732df9aaf3db59a86eb1d">dwc_otg_hcd_handle_perio_tx_fifo_empty_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This interrupt occurs when the periodic Tx FIFO is half-empty.  <a href="#dcfa21f80c7732df9aaf3db59a86eb1d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#18bb807c86935a45f5fe5940e5ded70c">dwc_otg_hcd_handle_port_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">There are multiple conditions that can cause a port interrupt.  <a href="#18bb807c86935a45f5fe5940e5ded70c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#1f28e296c0bc4146da309385d95b5d7e">dwc_otg_hcd_handle_hc_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a>)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This interrupt indicates that one or more host channels has a pending interrupt.  <a href="#1f28e296c0bc4146da309385d95b5d7e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#6cdb134cbb3cdf3501ca39761137baf0">get_actual_xfer_length</a> (<a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd, dwc_otg_halt_status_e halt_status, int *short_read)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the actual length of a transfer after the transfer halts.  <a href="#6cdb134cbb3cdf3501ca39761137baf0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#ecb30a961e8d4831e8691d45a77162e3">update_urb_state_xfer_comp</a> (<a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__hcd__urb.html">dwc_otg_hcd_urb_t</a> *urb, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Updates the state of the URB after a Transfer Complete interrupt on the host channel.  <a href="#ecb30a961e8d4831e8691d45a77162e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8bce109004d7869bfdd9aa1075c6bd2c"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_save_data_toggle" ref="8bce109004d7869bfdd9aa1075c6bd2c" args="(dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#8bce109004d7869bfdd9aa1075c6bd2c">dwc_otg_hcd_save_data_toggle</a> (<a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static dwc_otg_halt_status_e&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#e93d54bdf873c5a31882660c2984458e">update_isoc_urb_state</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd, dwc_otg_halt_status_e halt_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Updates the state of an Isochronous URB when the transfer is stopped for any reason.  <a href="#e93d54bdf873c5a31882660c2984458e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#57e9a29ec2dc8cd8d119acade0ae4ff1">deactivate_qh</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> *qh, int free_qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frees the first QTD in the QH's list if free_qtd is 1.  <a href="#57e9a29ec2dc8cd8d119acade0ae4ff1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#4f6bf01b14a03eeed81d27bffa5e99fc">release_channel</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd, dwc_otg_halt_status_e halt_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Releases a host channel for use by other transfers.  <a href="#4f6bf01b14a03eeed81d27bffa5e99fc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#8b774e79e18861e9ad3ab1d0de00d47c">halt_channel</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd, dwc_otg_halt_status_e halt_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halts a host channel.  <a href="#8b774e79e18861e9ad3ab1d0de00d47c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#2fa47944efef508dddcab00b0050ef0a">complete_non_periodic_xfer</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd, dwc_otg_halt_status_e halt_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs common cleanup for non-periodic transfers after a Transfer Complete interrupt.  <a href="#2fa47944efef508dddcab00b0050ef0a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#a0fa0d4fa5f0af15860d685bb8fe3e50">complete_periodic_xfer</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd, dwc_otg_halt_status_e halt_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs common cleanup for periodic transfers after a Transfer Complete interrupt.  <a href="#a0fa0d4fa5f0af15860d685bb8fe3e50"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56eb0602c101ab380581b164973fb33"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_xfercomp_isoc_split_in" ref="a56eb0602c101ab380581b164973fb33" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#a56eb0602c101ab380581b164973fb33">handle_xfercomp_isoc_split_in</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#e8bfcabff910322ef19eec9fc99fd097">handle_hc_xfercomp_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel Transfer Complete interrupt.  <a href="#e8bfcabff910322ef19eec9fc99fd097"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#e89fabf3023fa4f0279f312e5e9d4223">handle_hc_stall_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel STALL interrupt.  <a href="#e89fabf3023fa4f0279f312e5e9d4223"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0640c3606be7a8700ea4813e590ebf43"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::update_urb_state_xfer_intr" ref="0640c3606be7a8700ea4813e590ebf43" args="(dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_hcd_urb_t *urb, dwc_otg_qtd_t *qtd, dwc_otg_halt_status_e halt_status)" -->
static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#0640c3606be7a8700ea4813e590ebf43">update_urb_state_xfer_intr</a> (<a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__hcd__urb.html">dwc_otg_hcd_urb_t</a> *urb, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd, dwc_otg_halt_status_e halt_status)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#19f718e1e8f7cded3bb7431008ee0309">handle_hc_nak_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel NAK interrupt.  <a href="#19f718e1e8f7cded3bb7431008ee0309"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#243b0fb4191e46127a6823c0b5e970bb">handle_hc_ack_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel ACK interrupt.  <a href="#243b0fb4191e46127a6823c0b5e970bb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#5093a2b94c1d5cd1988eb93d9def298f">handle_hc_nyet_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel NYET interrupt.  <a href="#5093a2b94c1d5cd1988eb93d9def298f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#ab5348f52aac4081a9c35d529c1fcd79">handle_hc_babble_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel babble interrupt.  <a href="#ab5348f52aac4081a9c35d529c1fcd79"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#1edf7eebc0475898518e18dc12c1b4b9">handle_hc_ahberr_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel AHB error interrupt.  <a href="#1edf7eebc0475898518e18dc12c1b4b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#464af1671bd416d5db48a51fc93366ee">handle_hc_xacterr_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel transaction error interrupt.  <a href="#464af1671bd416d5db48a51fc93366ee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#a30d61b2809dccf609bcf83cc61c9d63">handle_hc_frmovrun_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel frame overrun interrupt.  <a href="#a30d61b2809dccf609bcf83cc61c9d63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#f73e70f0e622267b6281e0cd6c1d89cf">handle_hc_datatglerr_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel data toggle error interrupt.  <a href="#f73e70f0e622267b6281e0cd6c1d89cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#d75ed153a90dbda39d4d8e6cde4358df">handle_hc_chhltd_intr_dma</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host Channel Halted interrupt in DMA mode.  <a href="#d75ed153a90dbda39d4d8e6cde4358df"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#83541cd20d3297d7d7d24052834ef019">handle_hc_chhltd_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs, <a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles a host channel Channel Halted interrupt.  <a href="#83541cd20d3297d7d7d24052834ef019"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="019c9cc38ec85275a7ef0b0d38bf53ab"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_hc_n_intr" ref="019c9cc38ec85275a7ef0b0d38bf53ab" args="(dwc_otg_hcd_t *dwc_otg_hcd, uint32_t num)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__hcd__intr_8c.html#019c9cc38ec85275a7ef0b0d38bf53ab">dwc_otg_hcd_handle_hc_n_intr</a> (<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *<a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a>, uint32_t num)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handles interrupt for a specific Host Channel. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the implementation of the HCD Interrupt handlers. 
<p>

<p>
Definition in file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.<hr><h2>Function Documentation</h2>
<a class="anchor" name="b9dde24773f2741b9ff67e2d46760dc0"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_intr" ref="b9dde24773f2741b9ff67e2d46760dc0" args="(dwc_otg_hcd_t *dwc_otg_hcd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_hcd_handle_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>dwc_otg_hcd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function should be called on every hardware interrupt. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd</a></em>&nbsp;</td><td>The HCD</td></tr>
  </table>
</dl>
Returns non zero if interrupt is handled Return 0 if interrupt is not handled 
<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000016">Todo:</a></b></dt><dd>Implement i2cintr handler. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00043">43</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="bbf5740390826d69bba80651ef9bd725"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_sof_intr" ref="bbf5740390826d69bba80651ef9bd725" args="(dwc_otg_hcd_t *hcd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_hcd_handle_sof_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles the start-of-frame interrupt in host mode. 
<p>
Non-periodic transactions may be queued to the DWC_otg controller for the current (micro)frame. Periodic transactions may be queued to the controller for the next (micro)frame. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00169">169</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="9d979e33e04fc694a72242dec63aeb89"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_rx_status_q_level_intr" ref="9d979e33e04fc694a72242dec63aeb89" args="(dwc_otg_hcd_t *dwc_otg_hcd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_hcd_handle_rx_status_q_level_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>dwc_otg_hcd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles the Rx Status Queue Level Interrupt, which indicates that there is at least one packet in the Rx FIFO. 
<p>
The packets are moved from the FIFO to memory if the DWC_otg controller is operating in Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00222">222</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="51c953aefbc2382adee9f585fdb26f35"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_np_tx_fifo_empty_intr" ref="51c953aefbc2382adee9f585fdb26f35" args="(dwc_otg_hcd_t *dwc_otg_hcd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_hcd_handle_np_tx_fifo_empty_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>dwc_otg_hcd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This interrupt occurs when the non-periodic Tx FIFO is half-empty. 
<p>
More data packets may be written to the FIFO for OUT transfers. More requests may be written to the non-periodic request queue for IN transfers. This interrupt is enabled only in Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00271">271</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="dcfa21f80c7732df9aaf3db59a86eb1d"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_perio_tx_fifo_empty_intr" ref="dcfa21f80c7732df9aaf3db59a86eb1d" args="(dwc_otg_hcd_t *dwc_otg_hcd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_hcd_handle_perio_tx_fifo_empty_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>dwc_otg_hcd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This interrupt occurs when the periodic Tx FIFO is half-empty. 
<p>
More data packets may be written to the FIFO for OUT transfers. More requests may be written to the periodic request queue for IN transfers. This interrupt is enabled only in Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00283">283</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="18bb807c86935a45f5fe5940e5ded70c"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_port_intr" ref="18bb807c86935a45f5fe5940e5ded70c" args="(dwc_otg_hcd_t *dwc_otg_hcd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_hcd_handle_port_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>dwc_otg_hcd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
There are multiple conditions that can cause a port interrupt. 
<p>
This function determines which interrupt conditions have occurred and handles them appropriately. 
<p>
Overcurrent Change Interrupt 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00294">294</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="1f28e296c0bc4146da309385d95b5d7e"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::dwc_otg_hcd_handle_hc_intr" ref="1f28e296c0bc4146da309385d95b5d7e" args="(dwc_otg_hcd_t *dwc_otg_hcd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dwc_otg_hcd_handle_hc_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>dwc_otg_hcd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This interrupt indicates that one or more host channels has a pending interrupt. 
<p>
There are multiple conditions that can cause each host channel interrupt. This function determines which conditions have occurred for each host channel interrupt and handles them appropriately. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00453">453</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="6cdb134cbb3cdf3501ca39761137baf0"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::get_actual_xfer_length" ref="6cdb134cbb3cdf3501ca39761137baf0" args="(dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd, dwc_otg_halt_status_e halt_status, int *short_read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t get_actual_xfer_length           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>short_read</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Gets the actual length of a transfer after the transfer halts. 
<p>
_halt_status holds the reason for the halt.<p>
For IN transfers where halt_status is DWC_OTG_HC_XFER_COMPLETE, *short_read is set to 1 upon return if less than the requested number of bytes were transferred. Otherwise, *short_read is set to 0 upon return. short_read may also be NULL on entry, in which case it remains unchanged. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00485">485</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="ecb30a961e8d4831e8691d45a77162e3"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::update_urb_state_xfer_comp" ref="ecb30a961e8d4831e8691d45a77162e3" args="(dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_hcd_urb_t *urb, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int update_urb_state_xfer_comp           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd__urb.html">dwc_otg_hcd_urb_t</a> *&nbsp;</td>
          <td class="paramname"> <em>urb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Updates the state of the URB after a Transfer Complete interrupt on the host channel. 
<p>
Updates the actual_length field of the URB based on the number of bytes transferred via the host channel. Sets the URB status if the data transfer is finished.<p>
<dl compact><dt><b>Returns:</b></dt><dd>1 if the data transfer specified by the URB is completely finished, 0 otherwise. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00536">536</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="e93d54bdf873c5a31882660c2984458e"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::update_isoc_urb_state" ref="e93d54bdf873c5a31882660c2984458e" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd, dwc_otg_halt_status_e halt_status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static dwc_otg_halt_status_e update_isoc_urb_state           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Updates the state of an Isochronous URB when the transfer is stopped for any reason. 
<p>
The fields of the current entry in the frame descriptor array are set based on the transfer state and the input _halt_status. Completes the Isochronous URB if all the URB frames have been completed.<p>
<dl compact><dt><b>Returns:</b></dt><dd>DWC_OTG_HC_XFER_COMPLETE if there are more frames remaining to be transferred in the URB. Otherwise return DWC_OTG_HC_XFER_URB_COMPLETE. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00626">626</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="57e9a29ec2dc8cd8d119acade0ae4ff1"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::deactivate_qh" ref="57e9a29ec2dc8cd8d119acade0ae4ff1" args="(dwc_otg_hcd_t *hcd, dwc_otg_qh_t *qh, int free_qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void deactivate_qh           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>free_qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frees the first QTD in the QH's list if free_qtd is 1. 
<p>
For non-periodic QHs, removes the QH from the active non-periodic schedule. If any QTDs are still linked to the QH, the QH is added to the end of the inactive non-periodic schedule. For periodic QHs, removes the QH from the periodic schedule if no more QTDs are linked to the QH. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00706">706</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="4f6bf01b14a03eeed81d27bffa5e99fc"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::release_channel" ref="4f6bf01b14a03eeed81d27bffa5e99fc" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_qtd_t *qtd, dwc_otg_halt_status_e halt_status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void release_channel           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Releases a host channel for use by other transfers. 
<p>
Attempts to select and queue more transactions since at least one host channel is available.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hcd</em>&nbsp;</td><td>The HCD state structure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>The host channel to release. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>qtd</em>&nbsp;</td><td>The QTD associated with the host channel. This QTD may be freed if the transfer is complete or an error has occurred. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>halt_status</em>&nbsp;</td><td>Reason the channel is being released. This status determines the actions taken by this function. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00742">742</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="8b774e79e18861e9ad3ab1d0de00d47c"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::halt_channel" ref="8b774e79e18861e9ad3ab1d0de00d47c" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_qtd_t *qtd, dwc_otg_halt_status_e halt_status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void halt_channel           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Halts a host channel. 
<p>
If the channel cannot be halted immediately because the request queue is full, this function ensures that the FIFO empty interrupt for the appropriate queue is enabled so that the halt request can be queued when there is space in the request queue.<p>
This function may also be called in DMA mode. In that case, the channel is simply released since the core always halts the channel automatically in DMA mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00833">833</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="2fa47944efef508dddcab00b0050ef0a"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::complete_non_periodic_xfer" ref="2fa47944efef508dddcab00b0050ef0a" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd, dwc_otg_halt_status_e halt_status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void complete_non_periodic_xfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Performs common cleanup for non-periodic transfers after a Transfer Complete interrupt. 
<p>
This function should be called after any endpoint type specific handling is finished to release the host channel. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00885">885</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="a0fa0d4fa5f0af15860d685bb8fe3e50"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::complete_periodic_xfer" ref="a0fa0d4fa5f0af15860d685bb8fe3e50" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd, dwc_otg_halt_status_e halt_status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void complete_periodic_xfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Performs common cleanup for periodic transfers after a Transfer Complete interrupt. 
<p>
This function should be called after any endpoint type specific handling is finished to release the host channel. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l00937">937</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="e8bfcabff910322ef19eec9fc99fd097"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_xfercomp_intr" ref="e8bfcabff910322ef19eec9fc99fd097" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_xfercomp_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel Transfer Complete interrupt. 
<p>
This handler may be called in either DMA mode or Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01002">1002</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="e89fabf3023fa4f0279f312e5e9d4223"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_stall_intr" ref="e89fabf3023fa4f0279f312e5e9d4223" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_stall_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel STALL interrupt. 
<p>
This handler may be called in either DMA mode or Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01128">1128</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="19f718e1e8f7cded3bb7431008ee0309"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_nak_intr" ref="19f718e1e8f7cded3bb7431008ee0309" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_nak_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel NAK interrupt. 
<p>
This handler may be called in either DMA mode or Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01214">1214</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="243b0fb4191e46127a6823c0b5e970bb"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_ack_intr" ref="243b0fb4191e46127a6823c0b5e970bb" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_ack_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel ACK interrupt. 
<p>
This interrupt is enabled when performing the PING protocol in Slave mode, when errors occur during either Slave mode or DMA mode, and during Start Split transactions. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01294">1294</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="5093a2b94c1d5cd1988eb93d9def298f"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_nyet_intr" ref="5093a2b94c1d5cd1988eb93d9def298f" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_nyet_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel NYET interrupt. 
<p>
This interrupt should only occur on Bulk and Control OUT endpoints and for complete split transactions. If a NYET occurs at the same time as a Transfer Complete interrupt, it is handled in the xfercomp interrupt handler, not here. This handler may be called in either DMA mode or Slave mode. 
<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000017">Todo:</a></b></dt><dd>add support for isoc release </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01388">1388</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="ab5348f52aac4081a9c35d529c1fcd79"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_babble_intr" ref="ab5348f52aac4081a9c35d529c1fcd79" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_babble_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel babble interrupt. 
<p>
This handler may be called in either DMA mode or Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01466">1466</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="1edf7eebc0475898518e18dc12c1b4b9"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_ahberr_intr" ref="1edf7eebc0475898518e18dc12c1b4b9" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_ahberr_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel AHB error interrupt. 
<p>
This handler is only called in DMA mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01499">1499</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="464af1671bd416d5db48a51fc93366ee"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_xacterr_intr" ref="464af1671bd416d5db48a51fc93366ee" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_xacterr_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel transaction error interrupt. 
<p>
This handler may be called in either DMA mode or Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01599">1599</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="a30d61b2809dccf609bcf83cc61c9d63"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_frmovrun_intr" ref="a30d61b2809dccf609bcf83cc61c9d63" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_frmovrun_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel frame overrun interrupt. 
<p>
This handler may be called in either DMA mode or Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01661">1661</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="f73e70f0e622267b6281e0cd6c1d89cf"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_datatglerr_intr" ref="f73e70f0e622267b6281e0cd6c1d89cf" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_datatglerr_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel data toggle error interrupt. 
<p>
This handler may be called in either DMA mode or Slave mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01697">1697</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="d75ed153a90dbda39d4d8e6cde4358df"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_chhltd_intr_dma" ref="d75ed153a90dbda39d4d8e6cde4358df" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void handle_hc_chhltd_intr_dma           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host Channel Halted interrupt in DMA mode. 
<p>
This handler determines the reason the channel halted and proceeds accordingly. 
<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000018">Todo:</a></b></dt><dd>This is here because of a possible hardware bug. Spec says that on SPLIT-ISOC OUT transfers in DMA mode that a HALT interrupt w/ACK bit set should occur, but I only see the XFERCOMP bit, even with it masked out. This is a workaround for that behavior. Should fix this when hardware is fixed. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01784">1784</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<a class="anchor" name="83541cd20d3297d7d7d24052834ef019"></a><!-- doxytag: member="dwc_otg_hcd_intr.c::handle_hc_chhltd_intr" ref="83541cd20d3297d7d7d24052834ef019" args="(dwc_otg_hcd_t *hcd, dwc_hc_t *hc, dwc_otg_hc_regs_t *hc_regs, dwc_otg_qtd_t *qtd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t handle_hc_chhltd_intr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc_regs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *&nbsp;</td>
          <td class="paramname"> <em>qtd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Handles a host channel Channel Halted interrupt. 
<p>
In slave mode, this handler is called only when the driver specifically requests a halt. This occurs during handling other host channel interrupts (e.g. nak, xacterr, stall, nyet, etc.).<p>
In DMA mode, this is the interrupt that occurs when the core has finished processing a transfer on a channel. Other host channel interrupts (except ahberr) are disabled in DMA mode. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd__intr_8c-source.html#l01928">1928</a> of file <a class="el" href="dwc__otg__hcd__intr_8c-source.html">dwc_otg_hcd_intr.c</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
