--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml toplevel_preroute.twx toplevel_map.ncd -o
toplevel_preroute.twr toplevel.pcf -ucf top_ucf(1).ucf

Design file:              toplevel_map.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carryout    |   14.531(R)|clock_BUFGP       |   0.000|
dout<0>     |   18.091(R)|clock_BUFGP       |   0.000|
dout<1>     |   18.091(R)|clock_BUFGP       |   0.000|
dout<2>     |   18.091(R)|clock_BUFGP       |   0.000|
dout<3>     |   18.091(R)|clock_BUFGP       |   0.000|
dout<4>     |   18.091(R)|clock_BUFGP       |   0.000|
dout<5>     |   18.091(R)|clock_BUFGP       |   0.000|
dout<6>     |   18.091(R)|clock_BUFGP       |   0.000|
overflow    |   15.677(R)|clock_BUFGP       |   0.000|
pcout<0>    |    6.548(R)|clock_BUFGP       |   0.000|
pcout<1>    |    6.545(R)|clock_BUFGP       |   0.000|
pcout<2>    |    6.545(R)|clock_BUFGP       |   0.000|
pcout<3>    |    6.548(R)|clock_BUFGP       |   0.000|
pcout<4>    |    6.545(R)|clock_BUFGP       |   0.000|
zero        |   15.936(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clock1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    8.959(R)|clock1_BUFGP      |   0.000|
dout<1>     |    8.959(R)|clock1_BUFGP      |   0.000|
dout<2>     |    8.959(R)|clock1_BUFGP      |   0.000|
dout<3>     |    8.959(R)|clock1_BUFGP      |   0.000|
dout<4>     |    8.959(R)|clock1_BUFGP      |   0.000|
dout<5>     |    8.959(R)|clock1_BUFGP      |   0.000|
dout<6>     |    8.959(R)|clock1_BUFGP      |   0.000|
enout<0>    |    7.260(R)|clock1_BUFGP      |   0.000|
enout<1>    |    7.260(R)|clock1_BUFGP      |   0.000|
enout<2>    |    7.260(R)|clock1_BUFGP      |   0.000|
enout<3>    |    7.260(R)|clock1_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.740|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock1         |    3.206|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
MSB            |dout<0>        |    5.801|
MSB            |dout<1>        |    5.801|
MSB            |dout<2>        |    5.801|
MSB            |dout<3>        |    5.801|
MSB            |dout<4>        |    5.801|
MSB            |dout<5>        |    5.801|
MSB            |dout<6>        |    5.801|
MSB            |dout<7>        |    4.377|
---------------+---------------+---------+


Analysis completed Sat Oct 31 21:21:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



