
ECEN2370_StarterCode_SP25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ea4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000125c  08008054  08008054  00009054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092b0  080092b0  0000b06c  2**0
                  CONTENTS
  4 .ARM          00000008  080092b0  080092b0  0000a2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092b8  080092b8  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092b8  080092b8  0000a2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092bc  080092bc  0000a2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080092c0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b06c  2**0
                  CONTENTS
 10 .bss          00025cf4  2000006c  2000006c  0000b06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025d60  20025d60  0000b06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001433e  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034f3  00000000  00000000  0001f3da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  000228d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fed  00000000  00000000  00023d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000279a1  00000000  00000000  00024d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019802  00000000  00000000  0004c6f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2eb2  00000000  00000000  00065ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00148daa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c60  00000000  00000000  00148df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000c0  00000000  00000000  0014ea50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800803c 	.word	0x0800803c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	0800803c 	.word	0x0800803c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	@ 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295
 80008b0:	f000 b96a 	b.w	8000b88 <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	460c      	mov	r4, r1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d14e      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008d8:	4694      	mov	ip, r2
 80008da:	458c      	cmp	ip, r1
 80008dc:	4686      	mov	lr, r0
 80008de:	fab2 f282 	clz	r2, r2
 80008e2:	d962      	bls.n	80009aa <__udivmoddi4+0xde>
 80008e4:	b14a      	cbz	r2, 80008fa <__udivmoddi4+0x2e>
 80008e6:	f1c2 0320 	rsb	r3, r2, #32
 80008ea:	4091      	lsls	r1, r2
 80008ec:	fa20 f303 	lsr.w	r3, r0, r3
 80008f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f4:	4319      	orrs	r1, r3
 80008f6:	fa00 fe02 	lsl.w	lr, r0, r2
 80008fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008fe:	fa1f f68c 	uxth.w	r6, ip
 8000902:	fbb1 f4f7 	udiv	r4, r1, r7
 8000906:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800090a:	fb07 1114 	mls	r1, r7, r4, r1
 800090e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000912:	fb04 f106 	mul.w	r1, r4, r6
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000922:	f080 8112 	bcs.w	8000b4a <__udivmoddi4+0x27e>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 810f 	bls.w	8000b4a <__udivmoddi4+0x27e>
 800092c:	3c02      	subs	r4, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a59      	subs	r1, r3, r1
 8000932:	fa1f f38e 	uxth.w	r3, lr
 8000936:	fbb1 f0f7 	udiv	r0, r1, r7
 800093a:	fb07 1110 	mls	r1, r7, r0, r1
 800093e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000942:	fb00 f606 	mul.w	r6, r0, r6
 8000946:	429e      	cmp	r6, r3
 8000948:	d90a      	bls.n	8000960 <__udivmoddi4+0x94>
 800094a:	eb1c 0303 	adds.w	r3, ip, r3
 800094e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000952:	f080 80fc 	bcs.w	8000b4e <__udivmoddi4+0x282>
 8000956:	429e      	cmp	r6, r3
 8000958:	f240 80f9 	bls.w	8000b4e <__udivmoddi4+0x282>
 800095c:	4463      	add	r3, ip
 800095e:	3802      	subs	r0, #2
 8000960:	1b9b      	subs	r3, r3, r6
 8000962:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000966:	2100      	movs	r1, #0
 8000968:	b11d      	cbz	r5, 8000972 <__udivmoddi4+0xa6>
 800096a:	40d3      	lsrs	r3, r2
 800096c:	2200      	movs	r2, #0
 800096e:	e9c5 3200 	strd	r3, r2, [r5]
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d905      	bls.n	8000986 <__udivmoddi4+0xba>
 800097a:	b10d      	cbz	r5, 8000980 <__udivmoddi4+0xb4>
 800097c:	e9c5 0100 	strd	r0, r1, [r5]
 8000980:	2100      	movs	r1, #0
 8000982:	4608      	mov	r0, r1
 8000984:	e7f5      	b.n	8000972 <__udivmoddi4+0xa6>
 8000986:	fab3 f183 	clz	r1, r3
 800098a:	2900      	cmp	r1, #0
 800098c:	d146      	bne.n	8000a1c <__udivmoddi4+0x150>
 800098e:	42a3      	cmp	r3, r4
 8000990:	d302      	bcc.n	8000998 <__udivmoddi4+0xcc>
 8000992:	4290      	cmp	r0, r2
 8000994:	f0c0 80f0 	bcc.w	8000b78 <__udivmoddi4+0x2ac>
 8000998:	1a86      	subs	r6, r0, r2
 800099a:	eb64 0303 	sbc.w	r3, r4, r3
 800099e:	2001      	movs	r0, #1
 80009a0:	2d00      	cmp	r5, #0
 80009a2:	d0e6      	beq.n	8000972 <__udivmoddi4+0xa6>
 80009a4:	e9c5 6300 	strd	r6, r3, [r5]
 80009a8:	e7e3      	b.n	8000972 <__udivmoddi4+0xa6>
 80009aa:	2a00      	cmp	r2, #0
 80009ac:	f040 8090 	bne.w	8000ad0 <__udivmoddi4+0x204>
 80009b0:	eba1 040c 	sub.w	r4, r1, ip
 80009b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009b8:	fa1f f78c 	uxth.w	r7, ip
 80009bc:	2101      	movs	r1, #1
 80009be:	fbb4 f6f8 	udiv	r6, r4, r8
 80009c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80009c6:	fb08 4416 	mls	r4, r8, r6, r4
 80009ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009ce:	fb07 f006 	mul.w	r0, r7, r6
 80009d2:	4298      	cmp	r0, r3
 80009d4:	d908      	bls.n	80009e8 <__udivmoddi4+0x11c>
 80009d6:	eb1c 0303 	adds.w	r3, ip, r3
 80009da:	f106 34ff 	add.w	r4, r6, #4294967295
 80009de:	d202      	bcs.n	80009e6 <__udivmoddi4+0x11a>
 80009e0:	4298      	cmp	r0, r3
 80009e2:	f200 80cd 	bhi.w	8000b80 <__udivmoddi4+0x2b4>
 80009e6:	4626      	mov	r6, r4
 80009e8:	1a1c      	subs	r4, r3, r0
 80009ea:	fa1f f38e 	uxth.w	r3, lr
 80009ee:	fbb4 f0f8 	udiv	r0, r4, r8
 80009f2:	fb08 4410 	mls	r4, r8, r0, r4
 80009f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009fa:	fb00 f707 	mul.w	r7, r0, r7
 80009fe:	429f      	cmp	r7, r3
 8000a00:	d908      	bls.n	8000a14 <__udivmoddi4+0x148>
 8000a02:	eb1c 0303 	adds.w	r3, ip, r3
 8000a06:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a0a:	d202      	bcs.n	8000a12 <__udivmoddi4+0x146>
 8000a0c:	429f      	cmp	r7, r3
 8000a0e:	f200 80b0 	bhi.w	8000b72 <__udivmoddi4+0x2a6>
 8000a12:	4620      	mov	r0, r4
 8000a14:	1bdb      	subs	r3, r3, r7
 8000a16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a1a:	e7a5      	b.n	8000968 <__udivmoddi4+0x9c>
 8000a1c:	f1c1 0620 	rsb	r6, r1, #32
 8000a20:	408b      	lsls	r3, r1
 8000a22:	fa22 f706 	lsr.w	r7, r2, r6
 8000a26:	431f      	orrs	r7, r3
 8000a28:	fa20 fc06 	lsr.w	ip, r0, r6
 8000a2c:	fa04 f301 	lsl.w	r3, r4, r1
 8000a30:	ea43 030c 	orr.w	r3, r3, ip
 8000a34:	40f4      	lsrs	r4, r6
 8000a36:	fa00 f801 	lsl.w	r8, r0, r1
 8000a3a:	0c38      	lsrs	r0, r7, #16
 8000a3c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000a40:	fbb4 fef0 	udiv	lr, r4, r0
 8000a44:	fa1f fc87 	uxth.w	ip, r7
 8000a48:	fb00 441e 	mls	r4, r0, lr, r4
 8000a4c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a50:	fb0e f90c 	mul.w	r9, lr, ip
 8000a54:	45a1      	cmp	r9, r4
 8000a56:	fa02 f201 	lsl.w	r2, r2, r1
 8000a5a:	d90a      	bls.n	8000a72 <__udivmoddi4+0x1a6>
 8000a5c:	193c      	adds	r4, r7, r4
 8000a5e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000a62:	f080 8084 	bcs.w	8000b6e <__udivmoddi4+0x2a2>
 8000a66:	45a1      	cmp	r9, r4
 8000a68:	f240 8081 	bls.w	8000b6e <__udivmoddi4+0x2a2>
 8000a6c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000a70:	443c      	add	r4, r7
 8000a72:	eba4 0409 	sub.w	r4, r4, r9
 8000a76:	fa1f f983 	uxth.w	r9, r3
 8000a7a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000a7e:	fb00 4413 	mls	r4, r0, r3, r4
 8000a82:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a86:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a8a:	45a4      	cmp	ip, r4
 8000a8c:	d907      	bls.n	8000a9e <__udivmoddi4+0x1d2>
 8000a8e:	193c      	adds	r4, r7, r4
 8000a90:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a94:	d267      	bcs.n	8000b66 <__udivmoddi4+0x29a>
 8000a96:	45a4      	cmp	ip, r4
 8000a98:	d965      	bls.n	8000b66 <__udivmoddi4+0x29a>
 8000a9a:	3b02      	subs	r3, #2
 8000a9c:	443c      	add	r4, r7
 8000a9e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000aa2:	fba0 9302 	umull	r9, r3, r0, r2
 8000aa6:	eba4 040c 	sub.w	r4, r4, ip
 8000aaa:	429c      	cmp	r4, r3
 8000aac:	46ce      	mov	lr, r9
 8000aae:	469c      	mov	ip, r3
 8000ab0:	d351      	bcc.n	8000b56 <__udivmoddi4+0x28a>
 8000ab2:	d04e      	beq.n	8000b52 <__udivmoddi4+0x286>
 8000ab4:	b155      	cbz	r5, 8000acc <__udivmoddi4+0x200>
 8000ab6:	ebb8 030e 	subs.w	r3, r8, lr
 8000aba:	eb64 040c 	sbc.w	r4, r4, ip
 8000abe:	fa04 f606 	lsl.w	r6, r4, r6
 8000ac2:	40cb      	lsrs	r3, r1
 8000ac4:	431e      	orrs	r6, r3
 8000ac6:	40cc      	lsrs	r4, r1
 8000ac8:	e9c5 6400 	strd	r6, r4, [r5]
 8000acc:	2100      	movs	r1, #0
 8000ace:	e750      	b.n	8000972 <__udivmoddi4+0xa6>
 8000ad0:	f1c2 0320 	rsb	r3, r2, #32
 8000ad4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ad8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000adc:	fa24 f303 	lsr.w	r3, r4, r3
 8000ae0:	4094      	lsls	r4, r2
 8000ae2:	430c      	orrs	r4, r1
 8000ae4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aec:	fa1f f78c 	uxth.w	r7, ip
 8000af0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000af4:	fb08 3110 	mls	r1, r8, r0, r3
 8000af8:	0c23      	lsrs	r3, r4, #16
 8000afa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000afe:	fb00 f107 	mul.w	r1, r0, r7
 8000b02:	4299      	cmp	r1, r3
 8000b04:	d908      	bls.n	8000b18 <__udivmoddi4+0x24c>
 8000b06:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b0e:	d22c      	bcs.n	8000b6a <__udivmoddi4+0x29e>
 8000b10:	4299      	cmp	r1, r3
 8000b12:	d92a      	bls.n	8000b6a <__udivmoddi4+0x29e>
 8000b14:	3802      	subs	r0, #2
 8000b16:	4463      	add	r3, ip
 8000b18:	1a5b      	subs	r3, r3, r1
 8000b1a:	b2a4      	uxth	r4, r4
 8000b1c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b20:	fb08 3311 	mls	r3, r8, r1, r3
 8000b24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b28:	fb01 f307 	mul.w	r3, r1, r7
 8000b2c:	42a3      	cmp	r3, r4
 8000b2e:	d908      	bls.n	8000b42 <__udivmoddi4+0x276>
 8000b30:	eb1c 0404 	adds.w	r4, ip, r4
 8000b34:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b38:	d213      	bcs.n	8000b62 <__udivmoddi4+0x296>
 8000b3a:	42a3      	cmp	r3, r4
 8000b3c:	d911      	bls.n	8000b62 <__udivmoddi4+0x296>
 8000b3e:	3902      	subs	r1, #2
 8000b40:	4464      	add	r4, ip
 8000b42:	1ae4      	subs	r4, r4, r3
 8000b44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b48:	e739      	b.n	80009be <__udivmoddi4+0xf2>
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	e6f0      	b.n	8000930 <__udivmoddi4+0x64>
 8000b4e:	4608      	mov	r0, r1
 8000b50:	e706      	b.n	8000960 <__udivmoddi4+0x94>
 8000b52:	45c8      	cmp	r8, r9
 8000b54:	d2ae      	bcs.n	8000ab4 <__udivmoddi4+0x1e8>
 8000b56:	ebb9 0e02 	subs.w	lr, r9, r2
 8000b5a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000b5e:	3801      	subs	r0, #1
 8000b60:	e7a8      	b.n	8000ab4 <__udivmoddi4+0x1e8>
 8000b62:	4631      	mov	r1, r6
 8000b64:	e7ed      	b.n	8000b42 <__udivmoddi4+0x276>
 8000b66:	4603      	mov	r3, r0
 8000b68:	e799      	b.n	8000a9e <__udivmoddi4+0x1d2>
 8000b6a:	4630      	mov	r0, r6
 8000b6c:	e7d4      	b.n	8000b18 <__udivmoddi4+0x24c>
 8000b6e:	46d6      	mov	lr, sl
 8000b70:	e77f      	b.n	8000a72 <__udivmoddi4+0x1a6>
 8000b72:	4463      	add	r3, ip
 8000b74:	3802      	subs	r0, #2
 8000b76:	e74d      	b.n	8000a14 <__udivmoddi4+0x148>
 8000b78:	4606      	mov	r6, r0
 8000b7a:	4623      	mov	r3, r4
 8000b7c:	4608      	mov	r0, r1
 8000b7e:	e70f      	b.n	80009a0 <__udivmoddi4+0xd4>
 8000b80:	3e02      	subs	r6, #2
 8000b82:	4463      	add	r3, ip
 8000b84:	e730      	b.n	80009e8 <__udivmoddi4+0x11c>
 8000b86:	bf00      	nop

08000b88 <__aeabi_idiv0>:
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <ApplicationInit>:

volatile bool isButtonPressed = BUTTON_UNPRESSED;


void ApplicationInit(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000b90:	f003 f8e6 	bl	8003d60 <initialise_monitor_handles>
    LTCD__Init();
 8000b94:	f000 fee8 	bl	8001968 <LTCD__Init>
    LTCD_Layer_Init(0);
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f000 fea5 	bl	80018e8 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000b9e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f001 f832 	bl	8001c0c <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 8000ba8:	f001 f92c 	bl	8001e04 <InitializeLCDTouch>

	// This is the orientation for the board to be directly up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 8000bac:	4b03      	ldr	r3, [pc, #12]	@ (8000bbc <ApplicationInit+0x30>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	719a      	strb	r2, [r3, #6]

	#endif // COMPILE_TOUCH_FUNCTIONS
	ButtonInitInterruptMode();
 8000bb2:	f000 f913 	bl	8000ddc <ButtonInitInterruptMode>
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000088 	.word	0x20000088

08000bc0 <startGame>:
	visualDemo();
}

#if COMPILE_TOUCH_FUNCTIONS == 1

void startGame(){
 8000bc0:	b5b0      	push	{r4, r5, r7, lr}
 8000bc2:	b09c      	sub	sp, #112	@ 0x70
 8000bc4:	af0c      	add	r7, sp, #48	@ 0x30
	GameData gameInfo = getGameData();
 8000bc6:	463b      	mov	r3, r7
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f000 fdab 	bl	8001724 <getGameData>
	displayStartScreen();
 8000bce:	f001 f941 	bl	8001e54 <displayStartScreen>

	while (1) {
		/* If touch pressed */
		if (returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed) {
 8000bd2:	481c      	ldr	r0, [pc, #112]	@ (8000c44 <startGame+0x84>)
 8000bd4:	f001 f921 	bl	8001e1a <returnTouchStateAndLocation>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1f9      	bne.n	8000bd2 <startGame+0x12>
//			/* Touch valid */
			HAL_Delay(500);
 8000bde:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000be2:	f003 f9a9 	bl	8003f38 <HAL_Delay>
			if(DetermineLeftOrRightTouch(StaticTouchData.x) == LEFT){
 8000be6:	4b17      	ldr	r3, [pc, #92]	@ (8000c44 <startGame+0x84>)
 8000be8:	881b      	ldrh	r3, [r3, #0]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f001 f921 	bl	8001e32 <DetermineLeftOrRightTouch>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d111      	bne.n	8000c1a <startGame+0x5a>
				gameInfo.mode = SINGLE_PLAYER;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	703b      	strb	r3, [r7, #0]
				setGameData(gameInfo);
 8000bfa:	466d      	mov	r5, sp
 8000bfc:	f107 0410 	add.w	r4, r7, #16
 8000c00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c08:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c0c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000c10:	463b      	mov	r3, r7
 8000c12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c14:	f000 fd6a 	bl	80016ec <setGameData>
				break;
 8000c18:	e010      	b.n	8000c3c <startGame+0x7c>
			}else{
				gameInfo.mode = MULTI_PLAYER;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	703b      	strb	r3, [r7, #0]
				setGameData(gameInfo);
 8000c1e:	466d      	mov	r5, sp
 8000c20:	f107 0410 	add.w	r4, r7, #16
 8000c24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c2c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c30:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000c34:	463b      	mov	r3, r7
 8000c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c38:	f000 fd58 	bl	80016ec <setGameData>
				break;
			}

		}
	}
}
 8000c3c:	bf00      	nop
 8000c3e:	3740      	adds	r7, #64	@ 0x40
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bdb0      	pop	{r4, r5, r7, pc}
 8000c44:	20000088 	.word	0x20000088

08000c48 <Run_Game>:

void Run_Game(void){
 8000c48:	b5b0      	push	{r4, r5, r7, lr}
 8000c4a:	b0ac      	sub	sp, #176	@ 0xb0
 8000c4c:	af0c      	add	r7, sp, #48	@ 0x30
	startGame();
 8000c4e:	f7ff ffb7 	bl	8000bc0 <startGame>
	GameData gameInfo = getGameData();
 8000c52:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 fd64 	bl	8001724 <getGameData>


	displayGameScreen();
 8000c5c:	f001 f98a 	bl	8001f74 <displayGameScreen>

	gameInfo.startTime = HAL_GetTick();
 8000c60:	f003 f95e 	bl	8003f20 <HAL_GetTick>
 8000c64:	4603      	mov	r3, r0
 8000c66:	67bb      	str	r3, [r7, #120]	@ 0x78
	setGameData(gameInfo);
 8000c68:	466d      	mov	r5, sp
 8000c6a:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8000c6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c76:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c7a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000c7e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c84:	f000 fd32 	bl	80016ec <setGameData>

	while(1){
		HAL_Delay(200);
 8000c88:	20c8      	movs	r0, #200	@ 0xc8
 8000c8a:	f003 f955 	bl	8003f38 <HAL_Delay>
		gameInfo = getGameData();
 8000c8e:	463b      	mov	r3, r7
 8000c90:	4618      	mov	r0, r3
 8000c92:	f000 fd47 	bl	8001724 <getGameData>
 8000c96:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000c9a:	463d      	mov	r5, r7
 8000c9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ca0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ca2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ca6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ca8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000cac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		if(gameInfo.redWin || gameInfo.yellowWin || isBoardFull()){
 8000cb0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d108      	bne.n	8000cca <Run_Game+0x82>
 8000cb8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d104      	bne.n	8000cca <Run_Game+0x82>
 8000cc0:	f000 fc00 	bl	80014c4 <isBoardFull>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d02c      	beq.n	8000d24 <Run_Game+0xdc>
			gameInfo.endTime = HAL_GetTick();
 8000cca:	f003 f929 	bl	8003f20 <HAL_GetTick>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
			setGameData(gameInfo);
 8000cd2:	466d      	mov	r5, sp
 8000cd4:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8000cd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ce0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ce4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000ce8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000cec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cee:	f000 fcfd 	bl	80016ec <setGameData>
			displayWinner();
 8000cf2:	f001 fa3b 	bl	800216c <displayWinner>
			while(1){
				if(returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed){
 8000cf6:	4829      	ldr	r0, [pc, #164]	@ (8000d9c <Run_Game+0x154>)
 8000cf8:	f001 f88f 	bl	8001e1a <returnTouchStateAndLocation>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d1f9      	bne.n	8000cf6 <Run_Game+0xae>
					displayEndScreen();
 8000d02:	f001 faff 	bl	8002304 <displayEndScreen>
					while(1){
						HAL_Delay(200);
 8000d06:	20c8      	movs	r0, #200	@ 0xc8
 8000d08:	f003 f916 	bl	8003f38 <HAL_Delay>
						if(returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed){
 8000d0c:	4823      	ldr	r0, [pc, #140]	@ (8000d9c <Run_Game+0x154>)
 8000d0e:	f001 f884 	bl	8001e1a <returnTouchStateAndLocation>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d1f6      	bne.n	8000d06 <Run_Game+0xbe>
							HAL_Delay(200);
 8000d18:	20c8      	movs	r0, #200	@ 0xc8
 8000d1a:	f003 f90d 	bl	8003f38 <HAL_Delay>
							break;
 8000d1e:	bf00      	nop
						}
					}
					break;
 8000d20:	bf00      	nop
				}
			}
			break;
 8000d22:	e036      	b.n	8000d92 <Run_Game+0x14a>
		}

		if(gameInfo.currentPlayer == RED_PLAYER){
 8000d24:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d104      	bne.n	8000d36 <Run_Game+0xee>
			spawnPendingToken(LCD_COLOR_RED);
 8000d2c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000d30:	f000 f8d1 	bl	8000ed6 <spawnPendingToken>
 8000d34:	e003      	b.n	8000d3e <Run_Game+0xf6>
		}else{
			spawnPendingToken(LCD_COLOR_YELLOW);
 8000d36:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8000d3a:	f000 f8cc 	bl	8000ed6 <spawnPendingToken>
		}

		if(gameInfo.mode == SINGLE_PLAYER && gameInfo.currentPlayer == YELLOW_PLAYER){
 8000d3e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000d42:	f083 0301 	eor.w	r3, r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <Run_Game+0x112>
 8000d4c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d102      	bne.n	8000d5a <Run_Game+0x112>
//			OpponentPlayRNG();
			OpponentPlayAI();
 8000d54:	f000 fc31 	bl	80015ba <OpponentPlayAI>
 8000d58:	e01a      	b.n	8000d90 <Run_Game+0x148>
		}else{
			if(returnTouchStateAndLocation(&StaticTouchData) == STMPE811_State_Pressed){
 8000d5a:	4810      	ldr	r0, [pc, #64]	@ (8000d9c <Run_Game+0x154>)
 8000d5c:	f001 f85d 	bl	8001e1a <returnTouchStateAndLocation>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d108      	bne.n	8000d78 <Run_Game+0x130>
				movePendingToken(DetermineLeftOrRightTouch(StaticTouchData.x));
 8000d66:	4b0d      	ldr	r3, [pc, #52]	@ (8000d9c <Run_Game+0x154>)
 8000d68:	881b      	ldrh	r3, [r3, #0]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f001 f861 	bl	8001e32 <DetermineLeftOrRightTouch>
 8000d70:	4603      	mov	r3, r0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f8ec 	bl	8000f50 <movePendingToken>
			}
			if(isButtonPressed){
 8000d78:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <Run_Game+0x158>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d082      	beq.n	8000c88 <Run_Game+0x40>
				dropToken(LCD_COLOR_RED);
 8000d82:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000d86:	f000 f949 	bl	800101c <dropToken>
				isButtonPressed = BUTTON_UNPRESSED;
 8000d8a:	4b05      	ldr	r3, [pc, #20]	@ (8000da0 <Run_Game+0x158>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8000d90:	e77a      	b.n	8000c88 <Run_Game+0x40>
			}
		}
	}
}
 8000d92:	bf00      	nop
 8000d94:	3780      	adds	r7, #128	@ 0x80
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bdb0      	pop	{r4, r5, r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20000088 	.word	0x20000088
 8000da0:	20000090 	.word	0x20000090

08000da4 <EXTI0_IRQHandler>:


void EXTI0_IRQHandler(void){
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
//	{
//		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
//		isButtonPressed = true;
//	}

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000da8:	2001      	movs	r0, #1
 8000daa:	f003 fccd 	bl	8004748 <HAL_GPIO_EXTI_IRQHandler>
	return;
 8000dae:	bf00      	nop
}
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0){
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d102      	bne.n	8000dca <HAL_GPIO_EXTI_Callback+0x16>
		isButtonPressed = BUTTON_PRESSED;
 8000dc4:	4b04      	ldr	r3, [pc, #16]	@ (8000dd8 <HAL_GPIO_EXTI_Callback+0x24>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	701a      	strb	r2, [r3, #0]
	}
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	20000090 	.word	0x20000090

08000ddc <ButtonInitInterruptMode>:
 */


#include "Button_Driver.h"

void ButtonInitInterruptMode(){
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	603b      	str	r3, [r7, #0]
 8000de6:	4b14      	ldr	r3, [pc, #80]	@ (8000e38 <ButtonInitInterruptMode+0x5c>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	4a13      	ldr	r2, [pc, #76]	@ (8000e38 <ButtonInitInterruptMode+0x5c>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df2:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <ButtonInitInterruptMode+0x5c>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	603b      	str	r3, [r7, #0]
 8000dfc:	683b      	ldr	r3, [r7, #0]


	GPIO_InitTypeDef pinConfig = {0};
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]

	pinConfig.Pin = GPIO_PIN_0;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	607b      	str	r3, [r7, #4]
	pinConfig.Mode = GPIO_MODE_IT_RISING;
 8000e10:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e14:	60bb      	str	r3, [r7, #8]
	pinConfig.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e16:	2303      	movs	r3, #3
 8000e18:	613b      	str	r3, [r7, #16]
	pinConfig.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &pinConfig);
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	4619      	mov	r1, r3
 8000e22:	4806      	ldr	r0, [pc, #24]	@ (8000e3c <ButtonInitInterruptMode+0x60>)
 8000e24:	f003 f9be 	bl	80041a4 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e28:	2006      	movs	r0, #6
 8000e2a:	f003 f9a0 	bl	800416e <HAL_NVIC_EnableIRQ>
}
 8000e2e:	bf00      	nop
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	40020000 	.word	0x40020000

08000e40 <gameInit>:

#include "Game_Driver.h"

GameData gameInfo = {0};

void gameInit(){
 8000e40:	b5b0      	push	{r4, r5, r7, lr}
 8000e42:	b09e      	sub	sp, #120	@ 0x78
 8000e44:	af0c      	add	r7, sp, #48	@ 0x30
	GameData gameInfo = getGameData();
 8000e46:	463b      	mov	r3, r7
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f000 fc6b 	bl	8001724 <getGameData>

	gameInfo.currentPlayer = RED_PLAYER;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	707b      	strb	r3, [r7, #1]

	gameInfo.coinDropped = false;
 8000e52:	2300      	movs	r3, #0
 8000e54:	71bb      	strb	r3, [r7, #6]

	gameInfo.tokenLocation.x = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	813b      	strh	r3, [r7, #8]
	gameInfo.tokenLocation.y = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	817b      	strh	r3, [r7, #10]
	gameInfo.tokenLocation.column = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	733b      	strb	r3, [r7, #12]
	gameInfo.tokenLocation.row = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	737b      	strb	r3, [r7, #13]

	gameInfo.startTime = 0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	63bb      	str	r3, [r7, #56]	@ 0x38
	gameInfo.endTime = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c

	gameInfo.redWin = false;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	70bb      	strb	r3, [r7, #2]
	gameInfo.yellowWin = false;
 8000e72:	2300      	movs	r3, #0
 8000e74:	713b      	strb	r3, [r7, #4]

	//clean board
	for(int i = 0; i < NUM_ROWS; i++){
 8000e76:	2300      	movs	r3, #0
 8000e78:	647b      	str	r3, [r7, #68]	@ 0x44
 8000e7a:	e016      	b.n	8000eaa <gameInit+0x6a>
		for(int j = 0; j < NUM_COLUMNS; j++){
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000e80:	e00d      	b.n	8000e9e <gameInit+0x5e>
			gameInfo.board[i][j] = EMPTY_SQUARE;
 8000e82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000e84:	4613      	mov	r3, r2
 8000e86:	00db      	lsls	r3, r3, #3
 8000e88:	1a9b      	subs	r3, r3, r2
 8000e8a:	3348      	adds	r3, #72	@ 0x48
 8000e8c:	19da      	adds	r2, r3, r7
 8000e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e90:	4413      	add	r3, r2
 8000e92:	3b3a      	subs	r3, #58	@ 0x3a
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < NUM_COLUMNS; j++){
 8000e98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8000e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ea0:	2b06      	cmp	r3, #6
 8000ea2:	ddee      	ble.n	8000e82 <gameInit+0x42>
	for(int i = 0; i < NUM_ROWS; i++){
 8000ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8000eaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000eac:	2b05      	cmp	r3, #5
 8000eae:	dde5      	ble.n	8000e7c <gameInit+0x3c>
		}
	}

	setGameData(gameInfo);
 8000eb0:	466d      	mov	r5, sp
 8000eb2:	f107 0410 	add.w	r4, r7, #16
 8000eb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000eba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ebc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ebe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ec2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000ec6:	463b      	mov	r3, r7
 8000ec8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000eca:	f000 fc0f 	bl	80016ec <setGameData>
}
 8000ece:	bf00      	nop
 8000ed0:	3748      	adds	r7, #72	@ 0x48
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bdb0      	pop	{r4, r5, r7, pc}

08000ed6 <spawnPendingToken>:

void spawnPendingToken(uint16_t tokenColor){
 8000ed6:	b5b0      	push	{r4, r5, r7, lr}
 8000ed8:	b09e      	sub	sp, #120	@ 0x78
 8000eda:	af0c      	add	r7, sp, #48	@ 0x30
 8000edc:	4603      	mov	r3, r0
 8000ede:	80fb      	strh	r3, [r7, #6]
	GameData gameInfo = getGameData();
 8000ee0:	f107 0308 	add.w	r3, r7, #8
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f000 fc1d 	bl	8001724 <getGameData>

	if((gameInfo.tokenLocation.x == 0 && gameInfo.tokenLocation.y == 0) || gameInfo.coinDropped == true){
 8000eea:	8a3b      	ldrh	r3, [r7, #16]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d102      	bne.n	8000ef6 <spawnPendingToken+0x20>
 8000ef0:	8a7b      	ldrh	r3, [r7, #18]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d002      	beq.n	8000efc <spawnPendingToken+0x26>
 8000ef6:	7bbb      	ldrb	r3, [r7, #14]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d007      	beq.n	8000f0c <spawnPendingToken+0x36>
		gameInfo.tokenLocation.x = (LCD_PIXEL_WIDTH * CHIP_OFFSET);
 8000efc:	2378      	movs	r3, #120	@ 0x78
 8000efe:	823b      	strh	r3, [r7, #16]
		gameInfo.tokenLocation.y = (LCD_PIXEL_HEIGHT * COLUMN_NUM_DIVISOR) * CHIP_OFFSET;
 8000f00:	2316      	movs	r3, #22
 8000f02:	827b      	strh	r3, [r7, #18]
		gameInfo.tokenLocation.column = CENTER_COL;
 8000f04:	2303      	movs	r3, #3
 8000f06:	753b      	strb	r3, [r7, #20]
		gameInfo.coinDropped = false;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	73bb      	strb	r3, [r7, #14]
	}
	setGameData(gameInfo);
 8000f0c:	466d      	mov	r5, sp
 8000f0e:	f107 0418 	add.w	r4, r7, #24
 8000f12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f1e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000f22:	f107 0308 	add.w	r3, r7, #8
 8000f26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f28:	f000 fbe0 	bl	80016ec <setGameData>

	if (gameInfo.tokenLocation.x >= LCD_PIXEL_WIDTH || gameInfo.tokenLocation.y >= LCD_PIXEL_HEIGHT){
 8000f2c:	8a3b      	ldrh	r3, [r7, #16]
 8000f2e:	2bef      	cmp	r3, #239	@ 0xef
 8000f30:	d80a      	bhi.n	8000f48 <spawnPendingToken+0x72>
 8000f32:	8a7b      	ldrh	r3, [r7, #18]
 8000f34:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000f38:	d206      	bcs.n	8000f48 <spawnPendingToken+0x72>
		return;
	}

	LCD_Draw_Circle_Fill(gameInfo.tokenLocation.x, gameInfo.tokenLocation.y, CHIP_RADIUS, tokenColor);
 8000f3a:	8a38      	ldrh	r0, [r7, #16]
 8000f3c:	8a79      	ldrh	r1, [r7, #18]
 8000f3e:	88fb      	ldrh	r3, [r7, #6]
 8000f40:	220f      	movs	r2, #15
 8000f42:	f000 fd8d 	bl	8001a60 <LCD_Draw_Circle_Fill>
 8000f46:	e000      	b.n	8000f4a <spawnPendingToken+0x74>
		return;
 8000f48:	bf00      	nop
}
 8000f4a:	3748      	adds	r7, #72	@ 0x48
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bdb0      	pop	{r4, r5, r7, pc}

08000f50 <movePendingToken>:


void movePendingToken(uint8_t direction){
 8000f50:	b5b0      	push	{r4, r5, r7, lr}
 8000f52:	b09e      	sub	sp, #120	@ 0x78
 8000f54:	af0c      	add	r7, sp, #48	@ 0x30
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
	GameData gameInfo = getGameData();
 8000f5a:	f107 0308 	add.w	r3, r7, #8
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 fbe0 	bl	8001724 <getGameData>
	if(gameInfo.tokenLocation.column >= LEFT_MOST_COL || gameInfo.tokenLocation.column <= RIGHT_MOST_COL){

		if(direction == LEFT && gameInfo.tokenLocation.column != LEFT_MOST_COL){
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d107      	bne.n	8000f7a <movePendingToken+0x2a>
 8000f6a:	7d3b      	ldrb	r3, [r7, #20]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d004      	beq.n	8000f7a <movePendingToken+0x2a>
			gameInfo.tokenLocation.column--;
 8000f70:	7d3b      	ldrb	r3, [r7, #20]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	753b      	strb	r3, [r7, #20]
 8000f78:	e009      	b.n	8000f8e <movePendingToken+0x3e>
		}else if(direction == RIGHT && gameInfo.tokenLocation.column != RIGHT_MOST_COL){
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d106      	bne.n	8000f8e <movePendingToken+0x3e>
 8000f80:	7d3b      	ldrb	r3, [r7, #20]
 8000f82:	2b06      	cmp	r3, #6
 8000f84:	d003      	beq.n	8000f8e <movePendingToken+0x3e>
			gameInfo.tokenLocation.column++;
 8000f86:	7d3b      	ldrb	r3, [r7, #20]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	753b      	strb	r3, [r7, #20]
		}

		gameInfo.tokenLocation.x = (LCD_PIXEL_WIDTH * COLUMN_NUM_DIVISOR * (gameInfo.tokenLocation.column + CHIP_OFFSET));
 8000f8e:	7d3b      	ldrb	r3, [r7, #20]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fbf9 	bl	8000788 <__aeabi_i2d>
 8000f96:	f04f 0200 	mov.w	r2, #0
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <movePendingToken+0xc4>)
 8000f9c:	f7ff faa8 	bl	80004f0 <__adddf3>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	f04f 0200 	mov.w	r2, #0
 8000fac:	4b1a      	ldr	r3, [pc, #104]	@ (8001018 <movePendingToken+0xc8>)
 8000fae:	f7ff f96f 	bl	8000290 <__aeabi_dmul>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f7ff fc4f 	bl	800085c <__aeabi_d2uiz>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	823b      	strh	r3, [r7, #16]

		if(gameInfo.tokenLocation.y == 0){
 8000fc4:	8a7b      	ldrh	r3, [r7, #18]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <movePendingToken+0x7e>
			gameInfo.tokenLocation.y = (LCD_PIXEL_HEIGHT * COLUMN_NUM_DIVISOR) * CHIP_OFFSET;
 8000fca:	2316      	movs	r3, #22
 8000fcc:	827b      	strh	r3, [r7, #18]
		}
		setGameData(gameInfo);
 8000fce:	466d      	mov	r5, sp
 8000fd0:	f107 0418 	add.w	r4, r7, #24
 8000fd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fdc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000fe0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000fe4:	f107 0308 	add.w	r3, r7, #8
 8000fe8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fea:	f000 fb7f 	bl	80016ec <setGameData>
	}
	displayGameScreen();
 8000fee:	f000 ffc1 	bl	8001f74 <displayGameScreen>
	if(gameInfo.currentPlayer == RED_PLAYER){
 8000ff2:	7a7b      	ldrb	r3, [r7, #9]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d104      	bne.n	8001002 <movePendingToken+0xb2>
		spawnPendingToken(LCD_COLOR_RED);
 8000ff8:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000ffc:	f7ff ff6b 	bl	8000ed6 <spawnPendingToken>
	}else{
		spawnPendingToken(LCD_COLOR_YELLOW);
	}

}
 8001000:	e003      	b.n	800100a <movePendingToken+0xba>
		spawnPendingToken(LCD_COLOR_YELLOW);
 8001002:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8001006:	f7ff ff66 	bl	8000ed6 <spawnPendingToken>
}
 800100a:	bf00      	nop
 800100c:	3748      	adds	r7, #72	@ 0x48
 800100e:	46bd      	mov	sp, r7
 8001010:	bdb0      	pop	{r4, r5, r7, pc}
 8001012:	bf00      	nop
 8001014:	3fe00000 	.word	0x3fe00000
 8001018:	40410000 	.word	0x40410000

0800101c <dropToken>:

void dropToken(uint16_t tokenColor){
 800101c:	b5b0      	push	{r4, r5, r7, lr}
 800101e:	b0a0      	sub	sp, #128	@ 0x80
 8001020:	af0c      	add	r7, sp, #48	@ 0x30
 8001022:	4603      	mov	r3, r0
 8001024:	80fb      	strh	r3, [r7, #6]
	GameData gameInfo = getGameData();
 8001026:	f107 030c 	add.w	r3, r7, #12
 800102a:	4618      	mov	r0, r3
 800102c:	f000 fb7a 	bl	8001724 <getGameData>
	for(int i = 5; i >= 0; i--){
 8001030:	2305      	movs	r3, #5
 8001032:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001034:	e06d      	b.n	8001112 <dropToken+0xf6>
		if(gameInfo.board[i][gameInfo.tokenLocation.column] == EMPTY_SQUARE){
 8001036:	7e3b      	ldrb	r3, [r7, #24]
 8001038:	4619      	mov	r1, r3
 800103a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800103c:	4613      	mov	r3, r2
 800103e:	00db      	lsls	r3, r3, #3
 8001040:	1a9b      	subs	r3, r3, r2
 8001042:	3350      	adds	r3, #80	@ 0x50
 8001044:	443b      	add	r3, r7
 8001046:	440b      	add	r3, r1
 8001048:	3b36      	subs	r3, #54	@ 0x36
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d15d      	bne.n	800110c <dropToken+0xf0>
			if(gameInfo.currentPlayer == RED_PLAYER){
 8001050:	7b7b      	ldrb	r3, [r7, #13]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d12b      	bne.n	80010ae <dropToken+0x92>
				gameInfo.board[i][gameInfo.tokenLocation.column] = RED_TAKEN_SQUARE;
 8001056:	7e3b      	ldrb	r3, [r7, #24]
 8001058:	4619      	mov	r1, r3
 800105a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800105c:	4613      	mov	r3, r2
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	1a9b      	subs	r3, r3, r2
 8001062:	3350      	adds	r3, #80	@ 0x50
 8001064:	443b      	add	r3, r7
 8001066:	440b      	add	r3, r1
 8001068:	3b36      	subs	r3, #54	@ 0x36
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
				gameInfo.tokenLocation.y = (LCD_PIXEL_HEIGHT * ROW_NUM_DIVISOR * (i + 1 + CHIP_OFFSET));
 800106e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001070:	3301      	adds	r3, #1
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fb88 	bl	8000788 <__aeabi_i2d>
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	4b77      	ldr	r3, [pc, #476]	@ (800125c <dropToken+0x240>)
 800107e:	f7ff fa37 	bl	80004f0 <__adddf3>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	4b74      	ldr	r3, [pc, #464]	@ (8001260 <dropToken+0x244>)
 8001090:	f7ff f8fe 	bl	8000290 <__aeabi_dmul>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f7ff fbde 	bl	800085c <__aeabi_d2uiz>
 80010a0:	4603      	mov	r3, r0
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	82fb      	strh	r3, [r7, #22]
				gameInfo.tokenLocation.row = i;
 80010a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	767b      	strb	r3, [r7, #25]
				break;
 80010ac:	e034      	b.n	8001118 <dropToken+0xfc>

			}else if(gameInfo.currentPlayer == YELLOW_PLAYER){
 80010ae:	7b7b      	ldrb	r3, [r7, #13]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d12b      	bne.n	800110c <dropToken+0xf0>
				gameInfo.board[i][gameInfo.tokenLocation.column] = YELLOW_TAKEN_SQUARE;
 80010b4:	7e3b      	ldrb	r3, [r7, #24]
 80010b6:	4619      	mov	r1, r3
 80010b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80010ba:	4613      	mov	r3, r2
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	1a9b      	subs	r3, r3, r2
 80010c0:	3350      	adds	r3, #80	@ 0x50
 80010c2:	443b      	add	r3, r7
 80010c4:	440b      	add	r3, r1
 80010c6:	3b36      	subs	r3, #54	@ 0x36
 80010c8:	2202      	movs	r2, #2
 80010ca:	701a      	strb	r2, [r3, #0]
				gameInfo.tokenLocation.y = (LCD_PIXEL_HEIGHT * ROW_NUM_DIVISOR * (i + 1 + CHIP_OFFSET));
 80010cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ce:	3301      	adds	r3, #1
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fb59 	bl	8000788 <__aeabi_i2d>
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	4b60      	ldr	r3, [pc, #384]	@ (800125c <dropToken+0x240>)
 80010dc:	f7ff fa08 	bl	80004f0 <__adddf3>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f04f 0200 	mov.w	r2, #0
 80010ec:	4b5c      	ldr	r3, [pc, #368]	@ (8001260 <dropToken+0x244>)
 80010ee:	f7ff f8cf 	bl	8000290 <__aeabi_dmul>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4610      	mov	r0, r2
 80010f8:	4619      	mov	r1, r3
 80010fa:	f7ff fbaf 	bl	800085c <__aeabi_d2uiz>
 80010fe:	4603      	mov	r3, r0
 8001100:	b29b      	uxth	r3, r3
 8001102:	82fb      	strh	r3, [r7, #22]
				gameInfo.tokenLocation.row = i;
 8001104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001106:	b2db      	uxtb	r3, r3
 8001108:	767b      	strb	r3, [r7, #25]
				break;
 800110a:	e005      	b.n	8001118 <dropToken+0xfc>
	for(int i = 5; i >= 0; i--){
 800110c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800110e:	3b01      	subs	r3, #1
 8001110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001114:	2b00      	cmp	r3, #0
 8001116:	da8e      	bge.n	8001036 <dropToken+0x1a>
			}
		}
	}

	//if(gameInfo.tokenLocation.x == 0){
		gameInfo.tokenLocation.x = (LCD_PIXEL_WIDTH * COLUMN_NUM_DIVISOR * (gameInfo.tokenLocation.column + CHIP_OFFSET));
 8001118:	7e3b      	ldrb	r3, [r7, #24]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff fb34 	bl	8000788 <__aeabi_i2d>
 8001120:	f04f 0200 	mov.w	r2, #0
 8001124:	4b4d      	ldr	r3, [pc, #308]	@ (800125c <dropToken+0x240>)
 8001126:	f7ff f9e3 	bl	80004f0 <__adddf3>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f04f 0200 	mov.w	r2, #0
 8001136:	4b4b      	ldr	r3, [pc, #300]	@ (8001264 <dropToken+0x248>)
 8001138:	f7ff f8aa 	bl	8000290 <__aeabi_dmul>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f7ff fb8a 	bl	800085c <__aeabi_d2uiz>
 8001148:	4603      	mov	r3, r0
 800114a:	b29b      	uxth	r3, r3
 800114c:	82bb      	strh	r3, [r7, #20]
	//}

	if(!isColumnFull(gameInfo.tokenLocation.column)){
 800114e:	7e3b      	ldrb	r3, [r7, #24]
 8001150:	4618      	mov	r0, r3
 8001152:	f000 f991 	bl	8001478 <isColumnFull>
 8001156:	4603      	mov	r3, r0
 8001158:	f083 0301 	eor.w	r3, r3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	2b00      	cmp	r3, #0
 8001160:	d078      	beq.n	8001254 <dropToken+0x238>
		setGameData(gameInfo);
 8001162:	466d      	mov	r5, sp
 8001164:	f107 041c 	add.w	r4, r7, #28
 8001168:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800116a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800116c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800116e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001170:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001174:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800117e:	f000 fab5 	bl	80016ec <setGameData>
		displayGameScreen();
 8001182:	f000 fef7 	bl	8001f74 <displayGameScreen>

		if(gameInfo.currentPlayer == RED_PLAYER){
 8001186:	7b7b      	ldrb	r3, [r7, #13]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d104      	bne.n	8001196 <dropToken+0x17a>
			spawnPendingToken(LCD_COLOR_RED);
 800118c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8001190:	f7ff fea1 	bl	8000ed6 <spawnPendingToken>
 8001194:	e003      	b.n	800119e <dropToken+0x182>
		}else{
			spawnPendingToken(LCD_COLOR_YELLOW);
 8001196:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 800119a:	f7ff fe9c 	bl	8000ed6 <spawnPendingToken>
		}

		gameInfo.coinDropped = true;
 800119e:	2301      	movs	r3, #1
 80011a0:	74bb      	strb	r3, [r7, #18]

		if(gameInfo.currentPlayer == RED_PLAYER){
 80011a2:	7b7b      	ldrb	r3, [r7, #13]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d11b      	bne.n	80011e0 <dropToken+0x1c4>
			gameInfo.redWin = check_win_cond();
 80011a8:	f000 f8c0 	bl	800132c <check_win_cond>
 80011ac:	4603      	mov	r3, r0
 80011ae:	73bb      	strb	r3, [r7, #14]

			if(gameInfo.redWin){
 80011b0:	7bbb      	ldrb	r3, [r7, #14]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d030      	beq.n	8001218 <dropToken+0x1fc>
				gameInfo.numRedWins++;
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
 80011b8:	3301      	adds	r3, #1
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	73fb      	strb	r3, [r7, #15]
				setGameData(gameInfo);
 80011be:	466d      	mov	r5, sp
 80011c0:	f107 041c 	add.w	r4, r7, #28
 80011c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011d0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011da:	f000 fa87 	bl	80016ec <setGameData>
				return;
 80011de:	e039      	b.n	8001254 <dropToken+0x238>
			}
		}else{
			gameInfo.yellowWin = check_win_cond();
 80011e0:	f000 f8a4 	bl	800132c <check_win_cond>
 80011e4:	4603      	mov	r3, r0
 80011e6:	743b      	strb	r3, [r7, #16]

			if(gameInfo.yellowWin) {
 80011e8:	7c3b      	ldrb	r3, [r7, #16]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d014      	beq.n	8001218 <dropToken+0x1fc>
				gameInfo.numYellowWins++;
 80011ee:	7c7b      	ldrb	r3, [r7, #17]
 80011f0:	3301      	adds	r3, #1
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	747b      	strb	r3, [r7, #17]
				setGameData(gameInfo);
 80011f6:	466d      	mov	r5, sp
 80011f8:	f107 041c 	add.w	r4, r7, #28
 80011fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001200:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001202:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001204:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001208:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800120c:	f107 030c 	add.w	r3, r7, #12
 8001210:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001212:	f000 fa6b 	bl	80016ec <setGameData>
				return;
 8001216:	e01d      	b.n	8001254 <dropToken+0x238>
			}
		}

		gameInfo.tokenLocation.x = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	82bb      	strh	r3, [r7, #20]
		gameInfo.tokenLocation.y = 0;
 800121c:	2300      	movs	r3, #0
 800121e:	82fb      	strh	r3, [r7, #22]
		gameInfo.tokenLocation.column = 3;
 8001220:	2303      	movs	r3, #3
 8001222:	763b      	strb	r3, [r7, #24]

		if(gameInfo.currentPlayer == RED_PLAYER){
 8001224:	7b7b      	ldrb	r3, [r7, #13]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d102      	bne.n	8001230 <dropToken+0x214>
			gameInfo.currentPlayer = YELLOW_PLAYER;
 800122a:	2301      	movs	r3, #1
 800122c:	737b      	strb	r3, [r7, #13]
 800122e:	e001      	b.n	8001234 <dropToken+0x218>
		}else{
			gameInfo.currentPlayer = RED_PLAYER;
 8001230:	2300      	movs	r3, #0
 8001232:	737b      	strb	r3, [r7, #13]
		}

		setGameData(gameInfo);
 8001234:	466d      	mov	r5, sp
 8001236:	f107 041c 	add.w	r4, r7, #28
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800123e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001242:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001246:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800124a:	f107 030c 	add.w	r3, r7, #12
 800124e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001250:	f000 fa4c 	bl	80016ec <setGameData>
	}
}
 8001254:	3750      	adds	r7, #80	@ 0x50
 8001256:	46bd      	mov	sp, r7
 8001258:	bdb0      	pop	{r4, r5, r7, pc}
 800125a:	bf00      	nop
 800125c:	3fe00000 	.word	0x3fe00000
 8001260:	40468000 	.word	0x40468000
 8001264:	40410000 	.word	0x40410000

08001268 <countMatchesInEachDirection>:

int countMatchesInEachDirection(uint8_t currPlayer, uint8_t currRow, uint8_t currCol, int rowDirection, int colDirection){
 8001268:	b580      	push	{r7, lr}
 800126a:	b096      	sub	sp, #88	@ 0x58
 800126c:	af00      	add	r7, sp, #0
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	4603      	mov	r3, r0
 8001272:	71fb      	strb	r3, [r7, #7]
 8001274:	460b      	mov	r3, r1
 8001276:	71bb      	strb	r3, [r7, #6]
 8001278:	4613      	mov	r3, r2
 800127a:	717b      	strb	r3, [r7, #5]
	GameData gameInfo = getGameData();
 800127c:	f107 0308 	add.w	r3, r7, #8
 8001280:	4618      	mov	r0, r3
 8001282:	f000 fa4f 	bl	8001724 <getGameData>

	int count = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	657b      	str	r3, [r7, #84]	@ 0x54
	for(int i = 1; i < 4; i++) {
 800128a:	2301      	movs	r3, #1
 800128c:	653b      	str	r3, [r7, #80]	@ 0x50
 800128e:	e041      	b.n	8001314 <countMatchesInEachDirection+0xac>
		int row = currRow + (rowDirection * i);
 8001290:	79ba      	ldrb	r2, [r7, #6]
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001296:	fb01 f303 	mul.w	r3, r1, r3
 800129a:	4413      	add	r3, r2
 800129c:	64fb      	str	r3, [r7, #76]	@ 0x4c
		int col = currCol + (colDirection * i);
 800129e:	797a      	ldrb	r2, [r7, #5]
 80012a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80012a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80012a4:	fb01 f303 	mul.w	r3, r1, r3
 80012a8:	4413      	add	r3, r2
 80012aa:	64bb      	str	r3, [r7, #72]	@ 0x48


		//clamping bounds of board
		if(row < 0 || row >= NUM_ROWS){
 80012ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	db37      	blt.n	8001322 <countMatchesInEachDirection+0xba>
 80012b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	dc34      	bgt.n	8001322 <countMatchesInEachDirection+0xba>
			break;
		}
		if(col < 0 || col >= NUM_COLUMNS){
 80012b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db31      	blt.n	8001322 <countMatchesInEachDirection+0xba>
 80012be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012c0:	2b06      	cmp	r3, #6
 80012c2:	dc2e      	bgt.n	8001322 <countMatchesInEachDirection+0xba>
			break;
		}

		//check if token color matches player
		if(currPlayer == RED_PLAYER){
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10f      	bne.n	80012ea <countMatchesInEachDirection+0x82>
			if (gameInfo.board[row][col] == RED_TAKEN_SQUARE){
 80012ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012cc:	4613      	mov	r3, r2
 80012ce:	00db      	lsls	r3, r3, #3
 80012d0:	1a9b      	subs	r3, r3, r2
 80012d2:	3358      	adds	r3, #88	@ 0x58
 80012d4:	19da      	adds	r2, r3, r7
 80012d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012d8:	4413      	add	r3, r2
 80012da:	3b42      	subs	r3, #66	@ 0x42
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d11c      	bne.n	800131c <countMatchesInEachDirection+0xb4>
				count++;
 80012e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012e4:	3301      	adds	r3, #1
 80012e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80012e8:	e011      	b.n	800130e <countMatchesInEachDirection+0xa6>
			}else{
				break;
			}
		}else if(currPlayer == YELLOW_PLAYER){
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d10e      	bne.n	800130e <countMatchesInEachDirection+0xa6>
			if(gameInfo.board[row][col] == YELLOW_TAKEN_SQUARE){
 80012f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012f2:	4613      	mov	r3, r2
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	1a9b      	subs	r3, r3, r2
 80012f8:	3358      	adds	r3, #88	@ 0x58
 80012fa:	19da      	adds	r2, r3, r7
 80012fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012fe:	4413      	add	r3, r2
 8001300:	3b42      	subs	r3, #66	@ 0x42
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b02      	cmp	r3, #2
 8001306:	d10b      	bne.n	8001320 <countMatchesInEachDirection+0xb8>
				count++;
 8001308:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800130a:	3301      	adds	r3, #1
 800130c:	657b      	str	r3, [r7, #84]	@ 0x54
	for(int i = 1; i < 4; i++) {
 800130e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001310:	3301      	adds	r3, #1
 8001312:	653b      	str	r3, [r7, #80]	@ 0x50
 8001314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001316:	2b03      	cmp	r3, #3
 8001318:	ddba      	ble.n	8001290 <countMatchesInEachDirection+0x28>
 800131a:	e002      	b.n	8001322 <countMatchesInEachDirection+0xba>
				break;
 800131c:	bf00      	nop
 800131e:	e000      	b.n	8001322 <countMatchesInEachDirection+0xba>
			}else{
				break;
 8001320:	bf00      	nop
			}
		}

	}
	return count;
 8001322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
}
 8001324:	4618      	mov	r0, r3
 8001326:	3758      	adds	r7, #88	@ 0x58
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <check_win_cond>:

bool check_win_cond(){
 800132c:	b5b0      	push	{r4, r5, r7, lr}
 800132e:	b09e      	sub	sp, #120	@ 0x78
 8001330:	af02      	add	r7, sp, #8
	int directions[4][2] = {
 8001332:	4b26      	ldr	r3, [pc, #152]	@ (80013cc <check_win_cond+0xa0>)
 8001334:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001338:	461d      	mov	r5, r3
 800133a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001342:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    {1, 0},   // Vertical
	    {1, 1},   // Diagonal down-right
	    {-1, 1}   // Diagonal up-right
	};

	GameData gameInfo = getGameData();
 8001346:	463b      	mov	r3, r7
 8001348:	4618      	mov	r0, r3
 800134a:	f000 f9eb 	bl	8001724 <getGameData>

	for (int i = 0; i < 4; i++) {
 800134e:	2300      	movs	r3, #0
 8001350:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001352:	e032      	b.n	80013ba <check_win_cond+0x8e>
		 int count = 1;
 8001354:	2301      	movs	r3, #1
 8001356:	66bb      	str	r3, [r7, #104]	@ 0x68

		int row = directions[i][0];
 8001358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	3370      	adds	r3, #112	@ 0x70
 800135e:	443b      	add	r3, r7
 8001360:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001364:	667b      	str	r3, [r7, #100]	@ 0x64
	    int col = directions[i][1];
 8001366:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	3370      	adds	r3, #112	@ 0x70
 800136c:	443b      	add	r3, r7
 800136e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001372:	663b      	str	r3, [r7, #96]	@ 0x60


		//checking in both directions
		count += countMatchesInEachDirection(gameInfo.currentPlayer, gameInfo.tokenLocation.row, gameInfo.tokenLocation.column, row, col);
 8001374:	7878      	ldrb	r0, [r7, #1]
 8001376:	7b79      	ldrb	r1, [r7, #13]
 8001378:	7b3a      	ldrb	r2, [r7, #12]
 800137a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001380:	f7ff ff72 	bl	8001268 <countMatchesInEachDirection>
 8001384:	4602      	mov	r2, r0
 8001386:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001388:	4413      	add	r3, r2
 800138a:	66bb      	str	r3, [r7, #104]	@ 0x68
		count += countMatchesInEachDirection(gameInfo.currentPlayer, gameInfo.tokenLocation.row, gameInfo.tokenLocation.column, -row, -col);
 800138c:	7878      	ldrb	r0, [r7, #1]
 800138e:	7b79      	ldrb	r1, [r7, #13]
 8001390:	7b3a      	ldrb	r2, [r7, #12]
 8001392:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001394:	425c      	negs	r4, r3
 8001396:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001398:	425b      	negs	r3, r3
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	4623      	mov	r3, r4
 800139e:	f7ff ff63 	bl	8001268 <countMatchesInEachDirection>
 80013a2:	4602      	mov	r2, r0
 80013a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80013a6:	4413      	add	r3, r2
 80013a8:	66bb      	str	r3, [r7, #104]	@ 0x68

		if (count >= 4){
 80013aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80013ac:	2b03      	cmp	r3, #3
 80013ae:	dd01      	ble.n	80013b4 <check_win_cond+0x88>
			return true;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e006      	b.n	80013c2 <check_win_cond+0x96>
	for (int i = 0; i < 4; i++) {
 80013b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013b6:	3301      	adds	r3, #1
 80013b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80013ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013bc:	2b03      	cmp	r3, #3
 80013be:	ddc9      	ble.n	8001354 <check_win_cond+0x28>
		}
	}
	return false;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3770      	adds	r7, #112	@ 0x70
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bdb0      	pop	{r4, r5, r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08008054 	.word	0x08008054

080013d0 <check_possible_win_cond>:

bool check_possible_win_cond(uint8_t currPlayer, uint8_t currRow, uint8_t currCol){
 80013d0:	b5b0      	push	{r4, r5, r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
 80013da:	460b      	mov	r3, r1
 80013dc:	71bb      	strb	r3, [r7, #6]
 80013de:	4613      	mov	r3, r2
 80013e0:	717b      	strb	r3, [r7, #5]
	int directions[4][2] = {
 80013e2:	4b24      	ldr	r3, [pc, #144]	@ (8001474 <check_possible_win_cond+0xa4>)
 80013e4:	f107 0408 	add.w	r4, r7, #8
 80013e8:	461d      	mov	r5, r3
 80013ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    {-1, 1}   // Diagonal up-right
	};

//	GameData gameInfo = getGameData();

	for (int i = 0; i < 4; i++) {
 80013f6:	2300      	movs	r3, #0
 80013f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80013fa:	e032      	b.n	8001462 <check_possible_win_cond+0x92>
		int count = 1;
 80013fc:	2301      	movs	r3, #1
 80013fe:	633b      	str	r3, [r7, #48]	@ 0x30

		int row = directions[i][0];
 8001400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	3338      	adds	r3, #56	@ 0x38
 8001406:	443b      	add	r3, r7
 8001408:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800140c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    int col = directions[i][1];
 800140e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	3338      	adds	r3, #56	@ 0x38
 8001414:	443b      	add	r3, r7
 8001416:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800141a:	62bb      	str	r3, [r7, #40]	@ 0x28


		//checking in both directions
		count += countMatchesInEachDirection(currPlayer, currRow, currCol, row, col);
 800141c:	797a      	ldrb	r2, [r7, #5]
 800141e:	79b9      	ldrb	r1, [r7, #6]
 8001420:	79f8      	ldrb	r0, [r7, #7]
 8001422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001428:	f7ff ff1e 	bl	8001268 <countMatchesInEachDirection>
 800142c:	4602      	mov	r2, r0
 800142e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001430:	4413      	add	r3, r2
 8001432:	633b      	str	r3, [r7, #48]	@ 0x30
		count += countMatchesInEachDirection(currPlayer, currRow, currCol, -row, -col);
 8001434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001436:	425c      	negs	r4, r3
 8001438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800143a:	425b      	negs	r3, r3
 800143c:	797a      	ldrb	r2, [r7, #5]
 800143e:	79b9      	ldrb	r1, [r7, #6]
 8001440:	79f8      	ldrb	r0, [r7, #7]
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	4623      	mov	r3, r4
 8001446:	f7ff ff0f 	bl	8001268 <countMatchesInEachDirection>
 800144a:	4602      	mov	r2, r0
 800144c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800144e:	4413      	add	r3, r2
 8001450:	633b      	str	r3, [r7, #48]	@ 0x30

//		if (count >= 4){
		if(count >= 4){
 8001452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001454:	2b03      	cmp	r3, #3
 8001456:	dd01      	ble.n	800145c <check_possible_win_cond+0x8c>
			return true;
 8001458:	2301      	movs	r3, #1
 800145a:	e006      	b.n	800146a <check_possible_win_cond+0x9a>
	for (int i = 0; i < 4; i++) {
 800145c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800145e:	3301      	adds	r3, #1
 8001460:	637b      	str	r3, [r7, #52]	@ 0x34
 8001462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001464:	2b03      	cmp	r3, #3
 8001466:	ddc9      	ble.n	80013fc <check_possible_win_cond+0x2c>
		}
	}
	return false;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3738      	adds	r7, #56	@ 0x38
 800146e:	46bd      	mov	sp, r7
 8001470:	bdb0      	pop	{r4, r5, r7, pc}
 8001472:	bf00      	nop
 8001474:	08008054 	.word	0x08008054

08001478 <isColumnFull>:


bool isColumnFull(uint8_t column){
 8001478:	b580      	push	{r7, lr}
 800147a:	b094      	sub	sp, #80	@ 0x50
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
	GameData gameInfo = getGameData();
 8001482:	f107 030c 	add.w	r3, r7, #12
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f94c 	bl	8001724 <getGameData>
	for(int i = 5; i >= 0; i--){
 800148c:	2305      	movs	r3, #5
 800148e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001490:	e010      	b.n	80014b4 <isColumnFull+0x3c>
		if(gameInfo.board[i][column] == EMPTY_SQUARE){
 8001492:	79f9      	ldrb	r1, [r7, #7]
 8001494:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001496:	4613      	mov	r3, r2
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	1a9b      	subs	r3, r3, r2
 800149c:	3350      	adds	r3, #80	@ 0x50
 800149e:	443b      	add	r3, r7
 80014a0:	440b      	add	r3, r1
 80014a2:	3b36      	subs	r3, #54	@ 0x36
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <isColumnFull+0x36>
			return false;
 80014aa:	2300      	movs	r3, #0
 80014ac:	e006      	b.n	80014bc <isColumnFull+0x44>
	for(int i = 5; i >= 0; i--){
 80014ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014b0:	3b01      	subs	r3, #1
 80014b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80014b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	daeb      	bge.n	8001492 <isColumnFull+0x1a>
		}
	}
	return true;
 80014ba:	2301      	movs	r3, #1
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3750      	adds	r7, #80	@ 0x50
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <isBoardFull>:

bool isBoardFull(){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_COLUMNS; i++){
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	e00f      	b.n	80014f0 <isBoardFull+0x2c>
		if(!isColumnFull(i)){
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff ffcf 	bl	8001478 <isColumnFull>
 80014da:	4603      	mov	r3, r0
 80014dc:	f083 0301 	eor.w	r3, r3, #1
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <isBoardFull+0x26>
			return false;
 80014e6:	2300      	movs	r3, #0
 80014e8:	e006      	b.n	80014f8 <isBoardFull+0x34>
	for(int i = 0; i < NUM_COLUMNS; i++){
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	3301      	adds	r3, #1
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b06      	cmp	r3, #6
 80014f4:	ddec      	ble.n	80014d0 <isBoardFull+0xc>
		}
	}
	return true;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <calculateTotalTime>:

int calculateTotalTime(){
 8001500:	b580      	push	{r7, lr}
 8001502:	b092      	sub	sp, #72	@ 0x48
 8001504:	af00      	add	r7, sp, #0
	GameData gameInfo = getGameData();
 8001506:	463b      	mov	r3, r7
 8001508:	4618      	mov	r0, r3
 800150a:	f000 f90b 	bl	8001724 <getGameData>
	uint32_t totalTime = (gameInfo.endTime - gameInfo.startTime);
 800150e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t totalTimeInSeconds = roundToSeconds(totalTime);
 8001516:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001518:	f000 f806 	bl	8001528 <roundToSeconds>
 800151c:	6438      	str	r0, [r7, #64]	@ 0x40
	return (int) totalTimeInSeconds;
 800151e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8001520:	4618      	mov	r0, r3
 8001522:	3748      	adds	r7, #72	@ 0x48
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <roundToSeconds>:

uint32_t roundToSeconds(uint32_t value)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
    if (value < 1000)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001536:	d201      	bcs.n	800153c <roundToSeconds+0x14>
        return value;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	e006      	b.n	800154a <roundToSeconds+0x22>

    return ((value + 500) / 1000);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001542:	4a05      	ldr	r2, [pc, #20]	@ (8001558 <roundToSeconds+0x30>)
 8001544:	fba2 2303 	umull	r2, r3, r2, r3
 8001548:	099b      	lsrs	r3, r3, #6
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	10624dd3 	.word	0x10624dd3

0800155c <OpponentPlayRNG>:

void OpponentPlayRNG(){
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
	uint32_t rand = getRandomInRange(0, 10);
 8001562:	210a      	movs	r1, #10
 8001564:	2000      	movs	r0, #0
 8001566:	f000 f8a1 	bl	80016ac <getRandomInRange>
 800156a:	60b8      	str	r0, [r7, #8]
	for(int i = 0; i < rand; i++){
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	e014      	b.n	800159c <OpponentPlayRNG+0x40>
		HAL_Delay(200);
 8001572:	20c8      	movs	r0, #200	@ 0xc8
 8001574:	f002 fce0 	bl	8003f38 <HAL_Delay>
		uint32_t moveTokenRand = getRandomInRange(0,1);
 8001578:	2101      	movs	r1, #1
 800157a:	2000      	movs	r0, #0
 800157c:	f000 f896 	bl	80016ac <getRandomInRange>
 8001580:	6078      	str	r0, [r7, #4]
		if(moveTokenRand == 0){
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d103      	bne.n	8001590 <OpponentPlayRNG+0x34>
			movePendingToken(LEFT);
 8001588:	2000      	movs	r0, #0
 800158a:	f7ff fce1 	bl	8000f50 <movePendingToken>
 800158e:	e002      	b.n	8001596 <OpponentPlayRNG+0x3a>
		}else{
			movePendingToken(RIGHT);
 8001590:	2001      	movs	r0, #1
 8001592:	f7ff fcdd 	bl	8000f50 <movePendingToken>
	for(int i = 0; i < rand; i++){
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	3301      	adds	r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	68ba      	ldr	r2, [r7, #8]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d8e6      	bhi.n	8001572 <OpponentPlayRNG+0x16>
		}
	}
	HAL_Delay(200);
 80015a4:	20c8      	movs	r0, #200	@ 0xc8
 80015a6:	f002 fcc7 	bl	8003f38 <HAL_Delay>
	dropToken(LCD_COLOR_YELLOW);
 80015aa:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 80015ae:	f7ff fd35 	bl	800101c <dropToken>
}
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <OpponentPlayAI>:

void OpponentPlayAI(){
 80015ba:	b5b0      	push	{r4, r5, r7, lr}
 80015bc:	b09e      	sub	sp, #120	@ 0x78
 80015be:	af0c      	add	r7, sp, #48	@ 0x30
	GameData gameInfo = getGameData();
 80015c0:	463b      	mov	r3, r7
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 f8ae 	bl	8001724 <getGameData>

	for(int c = 0; c < NUM_COLUMNS; c++){
 80015c8:	2300      	movs	r3, #0
 80015ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80015cc:	e065      	b.n	800169a <OpponentPlayAI+0xe0>
		int r = NUM_ROWS - 1;
 80015ce:	2305      	movs	r3, #5
 80015d0:	643b      	str	r3, [r7, #64]	@ 0x40
		for(r = NUM_ROWS - 1; r >= 0; r--){
 80015d2:	2305      	movs	r3, #5
 80015d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80015d6:	e058      	b.n	800168a <OpponentPlayAI+0xd0>
			if(gameInfo.board[r][c] == EMPTY_SQUARE){
 80015d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80015da:	4613      	mov	r3, r2
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	1a9b      	subs	r3, r3, r2
 80015e0:	3348      	adds	r3, #72	@ 0x48
 80015e2:	19da      	adds	r2, r3, r7
 80015e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80015e6:	4413      	add	r3, r2
 80015e8:	3b3a      	subs	r3, #58	@ 0x3a
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d149      	bne.n	8001684 <OpponentPlayAI+0xca>
				if(check_possible_win_cond(YELLOW_PLAYER, r, c)){
 80015f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	2001      	movs	r0, #1
 80015fc:	f7ff fee8 	bl	80013d0 <check_possible_win_cond>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d019      	beq.n	800163a <OpponentPlayAI+0x80>
					gameInfo.tokenLocation.row = r;
 8001606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001608:	b2db      	uxtb	r3, r3
 800160a:	737b      	strb	r3, [r7, #13]
					gameInfo.tokenLocation.column = c;
 800160c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800160e:	b2db      	uxtb	r3, r3
 8001610:	733b      	strb	r3, [r7, #12]
					setGameData(gameInfo);
 8001612:	466d      	mov	r5, sp
 8001614:	f107 0410 	add.w	r4, r7, #16
 8001618:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800161a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800161e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001620:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001624:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001628:	463b      	mov	r3, r7
 800162a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800162c:	f000 f85e 	bl	80016ec <setGameData>
					dropToken(LCD_COLOR_YELLOW);
 8001630:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8001634:	f7ff fcf2 	bl	800101c <dropToken>
					return;
 8001638:	e034      	b.n	80016a4 <OpponentPlayAI+0xea>
				}else if(check_possible_win_cond(RED_PLAYER, r, c)){
 800163a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800163c:	b2db      	uxtb	r3, r3
 800163e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	4619      	mov	r1, r3
 8001644:	2000      	movs	r0, #0
 8001646:	f7ff fec3 	bl	80013d0 <check_possible_win_cond>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d020      	beq.n	8001692 <OpponentPlayAI+0xd8>
					gameInfo.tokenLocation.row = r;
 8001650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001652:	b2db      	uxtb	r3, r3
 8001654:	737b      	strb	r3, [r7, #13]
					gameInfo.tokenLocation.column = c;
 8001656:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001658:	b2db      	uxtb	r3, r3
 800165a:	733b      	strb	r3, [r7, #12]
					setGameData(gameInfo);
 800165c:	466d      	mov	r5, sp
 800165e:	f107 0410 	add.w	r4, r7, #16
 8001662:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001664:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001666:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001668:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800166a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800166e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001672:	463b      	mov	r3, r7
 8001674:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001676:	f000 f839 	bl	80016ec <setGameData>
					dropToken(LCD_COLOR_YELLOW);
 800167a:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 800167e:	f7ff fccd 	bl	800101c <dropToken>
					return;
 8001682:	e00f      	b.n	80016a4 <OpponentPlayAI+0xea>
		for(r = NUM_ROWS - 1; r >= 0; r--){
 8001684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001686:	3b01      	subs	r3, #1
 8001688:	643b      	str	r3, [r7, #64]	@ 0x40
 800168a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800168c:	2b00      	cmp	r3, #0
 800168e:	daa3      	bge.n	80015d8 <OpponentPlayAI+0x1e>
 8001690:	e000      	b.n	8001694 <OpponentPlayAI+0xda>
				}
				break;
 8001692:	bf00      	nop
	for(int c = 0; c < NUM_COLUMNS; c++){
 8001694:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001696:	3301      	adds	r3, #1
 8001698:	647b      	str	r3, [r7, #68]	@ 0x44
 800169a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800169c:	2b06      	cmp	r3, #6
 800169e:	dd96      	ble.n	80015ce <OpponentPlayAI+0x14>
			}
		}
	}
	OpponentPlayRNG();
 80016a0:	f7ff ff5c 	bl	800155c <OpponentPlayRNG>
//	setGameData(gameInfo);
}
 80016a4:	3748      	adds	r7, #72	@ 0x48
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080016ac <getRandomInRange>:

uint32_t getRandomInRange(uint32_t min, uint32_t max)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
    uint32_t randNum;
    uint32_t bound = (max - min + 1);
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	3301      	adds	r3, #1
 80016be:	60fb      	str	r3, [r7, #12]

    HAL_RNG_GenerateRandomNumber(&hrng, &randNum);
 80016c0:	f107 0308 	add.w	r3, r7, #8
 80016c4:	4619      	mov	r1, r3
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <getRandomInRange+0x3c>)
 80016c8:	f005 fa0a 	bl	8006ae0 <HAL_RNG_GenerateRandomNumber>


    return min + (randNum % bound);
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	fbb3 f2f2 	udiv	r2, r3, r2
 80016d4:	68f9      	ldr	r1, [r7, #12]
 80016d6:	fb01 f202 	mul.w	r2, r1, r2
 80016da:	1a9a      	subs	r2, r3, r2
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4413      	add	r3, r2
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20025b08 	.word	0x20025b08

080016ec <setGameData>:

void setGameData(GameData gameData){
 80016ec:	b084      	sub	sp, #16
 80016ee:	b4b0      	push	{r4, r5, r7}
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	f107 040c 	add.w	r4, r7, #12
 80016f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	gameInfo = gameData;
 80016fa:	4b09      	ldr	r3, [pc, #36]	@ (8001720 <setGameData+0x34>)
 80016fc:	461d      	mov	r5, r3
 80016fe:	f107 040c 	add.w	r4, r7, #12
 8001702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001704:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001706:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001708:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800170a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800170e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001712:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	bcb0      	pop	{r4, r5, r7}
 800171c:	b004      	add	sp, #16
 800171e:	4770      	bx	lr
 8001720:	20000094 	.word	0x20000094

08001724 <getGameData>:

GameData getGameData(){
 8001724:	b4b0      	push	{r4, r5, r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
	return gameInfo;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4a09      	ldr	r2, [pc, #36]	@ (8001754 <getGameData+0x30>)
 8001730:	461c      	mov	r4, r3
 8001732:	4615      	mov	r5, r2
 8001734:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001736:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800173c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001740:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001744:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	bcb0      	pop	{r4, r5, r7}
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	20000094 	.word	0x20000094

08001758 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08c      	sub	sp, #48	@ 0x30
 800175c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
 8001762:	4b5a      	ldr	r3, [pc, #360]	@ (80018cc <LCD_GPIO_Init+0x174>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001766:	4a59      	ldr	r2, [pc, #356]	@ (80018cc <LCD_GPIO_Init+0x174>)
 8001768:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800176c:	6453      	str	r3, [r2, #68]	@ 0x44
 800176e:	4b57      	ldr	r3, [pc, #348]	@ (80018cc <LCD_GPIO_Init+0x174>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001776:	61bb      	str	r3, [r7, #24]
 8001778:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	4b53      	ldr	r3, [pc, #332]	@ (80018cc <LCD_GPIO_Init+0x174>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a52      	ldr	r2, [pc, #328]	@ (80018cc <LCD_GPIO_Init+0x174>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b50      	ldr	r3, [pc, #320]	@ (80018cc <LCD_GPIO_Init+0x174>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	4b4c      	ldr	r3, [pc, #304]	@ (80018cc <LCD_GPIO_Init+0x174>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a4b      	ldr	r2, [pc, #300]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b49      	ldr	r3, [pc, #292]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	4b45      	ldr	r3, [pc, #276]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a44      	ldr	r2, [pc, #272]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017bc:	f043 0304 	orr.w	r3, r3, #4
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b42      	ldr	r3, [pc, #264]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	4b3e      	ldr	r3, [pc, #248]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a3d      	ldr	r2, [pc, #244]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017d8:	f043 0308 	orr.w	r3, r3, #8
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b3b      	ldr	r3, [pc, #236]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0308 	and.w	r3, r3, #8
 80017e6:	60bb      	str	r3, [r7, #8]
 80017e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	4b37      	ldr	r3, [pc, #220]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a36      	ldr	r2, [pc, #216]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017f4:	f043 0320 	orr.w	r3, r3, #32
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b34      	ldr	r3, [pc, #208]	@ (80018cc <LCD_GPIO_Init+0x174>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0320 	and.w	r3, r3, #32
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	603b      	str	r3, [r7, #0]
 800180a:	4b30      	ldr	r3, [pc, #192]	@ (80018cc <LCD_GPIO_Init+0x174>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a2f      	ldr	r2, [pc, #188]	@ (80018cc <LCD_GPIO_Init+0x174>)
 8001810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b2d      	ldr	r3, [pc, #180]	@ (80018cc <LCD_GPIO_Init+0x174>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8001822:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001826:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001830:	2302      	movs	r3, #2
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8001834:	230e      	movs	r3, #14
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001838:	f107 031c 	add.w	r3, r7, #28
 800183c:	4619      	mov	r1, r3
 800183e:	4824      	ldr	r0, [pc, #144]	@ (80018d0 <LCD_GPIO_Init+0x178>)
 8001840:	f002 fcb0 	bl	80041a4 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8001844:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001848:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800184a:	f107 031c 	add.w	r3, r7, #28
 800184e:	4619      	mov	r1, r3
 8001850:	4820      	ldr	r0, [pc, #128]	@ (80018d4 <LCD_GPIO_Init+0x17c>)
 8001852:	f002 fca7 	bl	80041a4 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8001856:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800185a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800185c:	f107 031c 	add.w	r3, r7, #28
 8001860:	4619      	mov	r1, r3
 8001862:	481d      	ldr	r0, [pc, #116]	@ (80018d8 <LCD_GPIO_Init+0x180>)
 8001864:	f002 fc9e 	bl	80041a4 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8001868:	2348      	movs	r3, #72	@ 0x48
 800186a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800186c:	f107 031c 	add.w	r3, r7, #28
 8001870:	4619      	mov	r1, r3
 8001872:	481a      	ldr	r0, [pc, #104]	@ (80018dc <LCD_GPIO_Init+0x184>)
 8001874:	f002 fc96 	bl	80041a4 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8001878:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800187c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800187e:	f107 031c 	add.w	r3, r7, #28
 8001882:	4619      	mov	r1, r3
 8001884:	4816      	ldr	r0, [pc, #88]	@ (80018e0 <LCD_GPIO_Init+0x188>)
 8001886:	f002 fc8d 	bl	80041a4 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800188a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800188e:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001890:	f107 031c 	add.w	r3, r7, #28
 8001894:	4619      	mov	r1, r3
 8001896:	4813      	ldr	r0, [pc, #76]	@ (80018e4 <LCD_GPIO_Init+0x18c>)
 8001898:	f002 fc84 	bl	80041a4 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800189c:	2303      	movs	r3, #3
 800189e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80018a0:	2309      	movs	r3, #9
 80018a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018a4:	f107 031c 	add.w	r3, r7, #28
 80018a8:	4619      	mov	r1, r3
 80018aa:	480a      	ldr	r0, [pc, #40]	@ (80018d4 <LCD_GPIO_Init+0x17c>)
 80018ac:	f002 fc7a 	bl	80041a4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80018b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	4619      	mov	r1, r3
 80018bc:	4809      	ldr	r0, [pc, #36]	@ (80018e4 <LCD_GPIO_Init+0x18c>)
 80018be:	f002 fc71 	bl	80041a4 <HAL_GPIO_Init>
}
 80018c2:	bf00      	nop
 80018c4:	3730      	adds	r7, #48	@ 0x30
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800
 80018d0:	40020000 	.word	0x40020000
 80018d4:	40020400 	.word	0x40020400
 80018d8:	40020800 	.word	0x40020800
 80018dc:	40020c00 	.word	0x40020c00
 80018e0:	40021400 	.word	0x40021400
 80018e4:	40021800 	.word	0x40021800

080018e8 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b090      	sub	sp, #64	@ 0x40
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80018f6:	23f0      	movs	r3, #240	@ 0xf0
 80018f8:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80018fe:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001902:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8001904:	2302      	movs	r3, #2
 8001906:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8001908:	23ff      	movs	r3, #255	@ 0xff
 800190a:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001910:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001914:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001916:	2305      	movs	r3, #5
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8001920:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <LTCD_Layer_Init+0x78>)
 8001922:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8001924:	23f0      	movs	r3, #240	@ 0xf0
 8001926:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8001928:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800192c:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8001934:	2300      	movs	r3, #0
 8001936:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8001940:	79fa      	ldrb	r2, [r7, #7]
 8001942:	f107 030c 	add.w	r3, r7, #12
 8001946:	4619      	mov	r1, r3
 8001948:	4806      	ldr	r0, [pc, #24]	@ (8001964 <LTCD_Layer_Init+0x7c>)
 800194a:	f004 f885 	bl	8005a58 <HAL_LTDC_ConfigLayer>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8001954:	f000 fa50 	bl	8001df8 <LCD_Error_Handler>
	}
}
 8001958:	bf00      	nop
 800195a:	3740      	adds	r7, #64	@ 0x40
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	200001b0 	.word	0x200001b0
 8001964:	200000d4 	.word	0x200000d4

08001968 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 800196c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <LTCD__Init+0xb0>)
 800196e:	4a2b      	ldr	r2, [pc, #172]	@ (8001a1c <LTCD__Init+0xb4>)
 8001970:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8001972:	4b29      	ldr	r3, [pc, #164]	@ (8001a18 <LTCD__Init+0xb0>)
 8001974:	2209      	movs	r2, #9
 8001976:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8001978:	4b27      	ldr	r3, [pc, #156]	@ (8001a18 <LTCD__Init+0xb0>)
 800197a:	2201      	movs	r2, #1
 800197c:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 800197e:	4b26      	ldr	r3, [pc, #152]	@ (8001a18 <LTCD__Init+0xb0>)
 8001980:	221d      	movs	r2, #29
 8001982:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8001984:	4b24      	ldr	r3, [pc, #144]	@ (8001a18 <LTCD__Init+0xb0>)
 8001986:	2203      	movs	r2, #3
 8001988:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 800198a:	4b23      	ldr	r3, [pc, #140]	@ (8001a18 <LTCD__Init+0xb0>)
 800198c:	f240 120d 	movw	r2, #269	@ 0x10d
 8001990:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8001992:	4b21      	ldr	r3, [pc, #132]	@ (8001a18 <LTCD__Init+0xb0>)
 8001994:	f240 1243 	movw	r2, #323	@ 0x143
 8001998:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 800199a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a18 <LTCD__Init+0xb0>)
 800199c:	f240 1217 	movw	r2, #279	@ 0x117
 80019a0:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80019a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <LTCD__Init+0xb0>)
 80019a4:	f240 1247 	movw	r2, #327	@ 0x147
 80019a8:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 80019aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001a18 <LTCD__Init+0xb0>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80019b2:	4b19      	ldr	r3, [pc, #100]	@ (8001a18 <LTCD__Init+0xb0>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80019ba:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <LTCD__Init+0xb0>)
 80019bc:	2200      	movs	r2, #0
 80019be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80019c2:	4b17      	ldr	r3, [pc, #92]	@ (8001a20 <LTCD__Init+0xb8>)
 80019c4:	2208      	movs	r2, #8
 80019c6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80019c8:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <LTCD__Init+0xb8>)
 80019ca:	22c0      	movs	r2, #192	@ 0xc0
 80019cc:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80019ce:	4b14      	ldr	r3, [pc, #80]	@ (8001a20 <LTCD__Init+0xb8>)
 80019d0:	2204      	movs	r2, #4
 80019d2:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80019d4:	4b12      	ldr	r3, [pc, #72]	@ (8001a20 <LTCD__Init+0xb8>)
 80019d6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80019da:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80019dc:	4810      	ldr	r0, [pc, #64]	@ (8001a20 <LTCD__Init+0xb8>)
 80019de:	f004 fe95 	bl	800670c <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80019e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a18 <LTCD__Init+0xb0>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80019e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <LTCD__Init+0xb0>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80019ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001a18 <LTCD__Init+0xb0>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80019f4:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <LTCD__Init+0xb0>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 80019fa:	f7ff fead 	bl	8001758 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80019fe:	4806      	ldr	r0, [pc, #24]	@ (8001a18 <LTCD__Init+0xb0>)
 8001a00:	f003 ff5a 	bl	80058b8 <HAL_LTDC_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8001a0a:	f000 f9f5 	bl	8001df8 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8001a0e:	f000 fd3f 	bl	8002490 <ili9341_Init>
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	200000d4 	.word	0x200000d4
 8001a1c:	40016800 	.word	0x40016800
 8001a20:	2000017c 	.word	0x2000017c

08001a24 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	80fb      	strh	r3, [r7, #6]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	80bb      	strh	r3, [r7, #4]
 8001a32:	4613      	mov	r3, r2
 8001a34:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8001a36:	88ba      	ldrh	r2, [r7, #4]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	011b      	lsls	r3, r3, #4
 8001a3c:	1a9b      	subs	r3, r3, r2
 8001a3e:	011b      	lsls	r3, r3, #4
 8001a40:	461a      	mov	r2, r3
 8001a42:	88fb      	ldrh	r3, [r7, #6]
 8001a44:	4413      	add	r3, r2
 8001a46:	4905      	ldr	r1, [pc, #20]	@ (8001a5c <LCD_Draw_Pixel+0x38>)
 8001a48:	887a      	ldrh	r2, [r7, #2]
 8001a4a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	200001b0 	.word	0x200001b0

08001a60 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4604      	mov	r4, r0
 8001a68:	4608      	mov	r0, r1
 8001a6a:	4611      	mov	r1, r2
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4623      	mov	r3, r4
 8001a70:	80fb      	strh	r3, [r7, #6]
 8001a72:	4603      	mov	r3, r0
 8001a74:	80bb      	strh	r3, [r7, #4]
 8001a76:	460b      	mov	r3, r1
 8001a78:	807b      	strh	r3, [r7, #2]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 8001a7e:	887b      	ldrh	r3, [r7, #2]
 8001a80:	425b      	negs	r3, r3
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	81fb      	strh	r3, [r7, #14]
 8001a86:	e034      	b.n	8001af2 <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 8001a88:	887b      	ldrh	r3, [r7, #2]
 8001a8a:	425b      	negs	r3, r3
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	81bb      	strh	r3, [r7, #12]
 8001a90:	e024      	b.n	8001adc <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 8001a92:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a96:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001a9a:	fb03 f202 	mul.w	r2, r3, r2
 8001a9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001aa2:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8001aa6:	fb01 f303 	mul.w	r3, r1, r3
 8001aaa:	441a      	add	r2, r3
 8001aac:	887b      	ldrh	r3, [r7, #2]
 8001aae:	8879      	ldrh	r1, [r7, #2]
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	dc0b      	bgt.n	8001ad0 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8001ab8:	89ba      	ldrh	r2, [r7, #12]
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	4413      	add	r3, r2
 8001abe:	b298      	uxth	r0, r3
 8001ac0:	89fa      	ldrh	r2, [r7, #14]
 8001ac2:	88bb      	ldrh	r3, [r7, #4]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	883a      	ldrh	r2, [r7, #0]
 8001aca:	4619      	mov	r1, r3
 8001acc:	f7ff ffaa 	bl	8001a24 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8001ad0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	81bb      	strh	r3, [r7, #12]
 8001adc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ae0:	887b      	ldrh	r3, [r7, #2]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	ddd5      	ble.n	8001a92 <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8001ae6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	3301      	adds	r3, #1
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	81fb      	strh	r3, [r7, #14]
 8001af2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001af6:	887b      	ldrh	r3, [r7, #2]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	ddc5      	ble.n	8001a88 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8001afc:	bf00      	nop
 8001afe:	bf00      	nop
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd90      	pop	{r4, r7, pc}

08001b06 <LCD_Draw_Vertical_Line>:

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8001b06:	b590      	push	{r4, r7, lr}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	4604      	mov	r4, r0
 8001b0e:	4608      	mov	r0, r1
 8001b10:	4611      	mov	r1, r2
 8001b12:	461a      	mov	r2, r3
 8001b14:	4623      	mov	r3, r4
 8001b16:	80fb      	strh	r3, [r7, #6]
 8001b18:	4603      	mov	r3, r0
 8001b1a:	80bb      	strh	r3, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	807b      	strh	r3, [r7, #2]
 8001b20:	4613      	mov	r3, r2
 8001b22:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++){
 8001b24:	2300      	movs	r3, #0
 8001b26:	81fb      	strh	r3, [r7, #14]
 8001b28:	e00b      	b.n	8001b42 <LCD_Draw_Vertical_Line+0x3c>
	  LCD_Draw_Pixel(x, i+y, color);
 8001b2a:	89fa      	ldrh	r2, [r7, #14]
 8001b2c:	88bb      	ldrh	r3, [r7, #4]
 8001b2e:	4413      	add	r3, r2
 8001b30:	b299      	uxth	r1, r3
 8001b32:	883a      	ldrh	r2, [r7, #0]
 8001b34:	88fb      	ldrh	r3, [r7, #6]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff ff74 	bl	8001a24 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++){
 8001b3c:	89fb      	ldrh	r3, [r7, #14]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	81fb      	strh	r3, [r7, #14]
 8001b42:	89fa      	ldrh	r2, [r7, #14]
 8001b44:	887b      	ldrh	r3, [r7, #2]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d3ef      	bcc.n	8001b2a <LCD_Draw_Vertical_Line+0x24>
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	bf00      	nop
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd90      	pop	{r4, r7, pc}

08001b54 <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color){
 8001b54:	b590      	push	{r4, r7, lr}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4604      	mov	r4, r0
 8001b5c:	4608      	mov	r0, r1
 8001b5e:	4611      	mov	r1, r2
 8001b60:	461a      	mov	r2, r3
 8001b62:	4623      	mov	r3, r4
 8001b64:	80fb      	strh	r3, [r7, #6]
 8001b66:	4603      	mov	r3, r0
 8001b68:	80bb      	strh	r3, [r7, #4]
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	807b      	strh	r3, [r7, #2]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	803b      	strh	r3, [r7, #0]
	for (uint16_t i = 0; i < len; i++){
 8001b72:	2300      	movs	r3, #0
 8001b74:	81fb      	strh	r3, [r7, #14]
 8001b76:	e00b      	b.n	8001b90 <LCD_Draw_Horizontal_Line+0x3c>
	  LCD_Draw_Pixel(i+x, y, color);
 8001b78:	89fa      	ldrh	r2, [r7, #14]
 8001b7a:	88fb      	ldrh	r3, [r7, #6]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	883a      	ldrh	r2, [r7, #0]
 8001b82:	88b9      	ldrh	r1, [r7, #4]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff4d 	bl	8001a24 <LCD_Draw_Pixel>
	for (uint16_t i = 0; i < len; i++){
 8001b8a:	89fb      	ldrh	r3, [r7, #14]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	81fb      	strh	r3, [r7, #14]
 8001b90:	89fa      	ldrh	r2, [r7, #14]
 8001b92:	887b      	ldrh	r3, [r7, #2]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d3ef      	bcc.n	8001b78 <LCD_Draw_Horizontal_Line+0x24>
	}
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd90      	pop	{r4, r7, pc}

08001ba2 <LCD_Draw_Box>:

void LCD_Draw_Box(uint16_t x, uint16_t y, uint16_t height, uint16_t width, uint16_t color)
{
 8001ba2:	b590      	push	{r4, r7, lr}
 8001ba4:	b085      	sub	sp, #20
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	4604      	mov	r4, r0
 8001baa:	4608      	mov	r0, r1
 8001bac:	4611      	mov	r1, r2
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4623      	mov	r3, r4
 8001bb2:	80fb      	strh	r3, [r7, #6]
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	80bb      	strh	r3, [r7, #4]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	807b      	strh	r3, [r7, #2]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < height; i++){
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	81fb      	strh	r3, [r7, #14]
 8001bc4:	e018      	b.n	8001bf8 <LCD_Draw_Box+0x56>
	  for(uint16_t j = 0; j < width; j++){
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	81bb      	strh	r3, [r7, #12]
 8001bca:	e00e      	b.n	8001bea <LCD_Draw_Box+0x48>
		  LCD_Draw_Pixel(x+j, i+y, color);
 8001bcc:	88fa      	ldrh	r2, [r7, #6]
 8001bce:	89bb      	ldrh	r3, [r7, #12]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	b298      	uxth	r0, r3
 8001bd4:	89fa      	ldrh	r2, [r7, #14]
 8001bd6:	88bb      	ldrh	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	8c3a      	ldrh	r2, [r7, #32]
 8001bde:	4619      	mov	r1, r3
 8001be0:	f7ff ff20 	bl	8001a24 <LCD_Draw_Pixel>
	  for(uint16_t j = 0; j < width; j++){
 8001be4:	89bb      	ldrh	r3, [r7, #12]
 8001be6:	3301      	adds	r3, #1
 8001be8:	81bb      	strh	r3, [r7, #12]
 8001bea:	89ba      	ldrh	r2, [r7, #12]
 8001bec:	883b      	ldrh	r3, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d3ec      	bcc.n	8001bcc <LCD_Draw_Box+0x2a>
  for (uint16_t i = 0; i < height; i++){
 8001bf2:	89fb      	ldrh	r3, [r7, #14]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	81fb      	strh	r3, [r7, #14]
 8001bf8:	89fa      	ldrh	r2, [r7, #14]
 8001bfa:	887b      	ldrh	r3, [r7, #2]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d3e2      	bcc.n	8001bc6 <LCD_Draw_Box+0x24>
	  }
  }
}
 8001c00:	bf00      	nop
 8001c02:	bf00      	nop
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd90      	pop	{r4, r7, pc}
	...

08001c0c <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b085      	sub	sp, #20
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	460a      	mov	r2, r1
 8001c16:	71fb      	strb	r3, [r7, #7]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10e      	bne.n	8001c40 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	e007      	b.n	8001c38 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8001c28:	4908      	ldr	r1, [pc, #32]	@ (8001c4c <LCD_Clear+0x40>)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	88ba      	ldrh	r2, [r7, #4]
 8001c2e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	3301      	adds	r3, #1
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8001c3e:	d3f3      	bcc.n	8001c28 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8001c40:	bf00      	nop
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	200001b0 	.word	0x200001b0

08001c50 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8001c5a:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <LCD_SetTextColor+0x1c>)
 8001c5c:	88fb      	ldrh	r3, [r7, #6]
 8001c5e:	8013      	strh	r3, [r2, #0]
}
 8001c60:	bf00      	nop
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	20000000 	.word	0x20000000

08001c70 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8001c78:	4a04      	ldr	r2, [pc, #16]	@ (8001c8c <LCD_SetFont+0x1c>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6013      	str	r3, [r2, #0]
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200001ac 	.word	0x200001ac

08001c90 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	603a      	str	r2, [r7, #0]
 8001c9a:	80fb      	strh	r3, [r7, #6]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	e04c      	b.n	8001d48 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	e03f      	b.n	8001d34 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	683a      	ldr	r2, [r7, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4b27      	ldr	r3, [pc, #156]	@ (8001d60 <LCD_Draw_Char+0xd0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	889b      	ldrh	r3, [r3, #4]
 8001cc6:	4a27      	ldr	r2, [pc, #156]	@ (8001d64 <LCD_Draw_Char+0xd4>)
 8001cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ccc:	08db      	lsrs	r3, r3, #3
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	2280      	movs	r2, #128	@ 0x80
 8001cd4:	409a      	lsls	r2, r3
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	fa42 f303 	asr.w	r3, r2, r3
 8001cdc:	400b      	ands	r3, r1
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d104      	bne.n	8001cec <LCD_Draw_Char+0x5c>
 8001ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d60 <LCD_Draw_Char+0xd0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	889b      	ldrh	r3, [r3, #4]
 8001ce8:	2b0c      	cmp	r3, #12
 8001cea:	d920      	bls.n	8001d2e <LCD_Draw_Char+0x9e>
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	fa42 f303 	asr.w	r3, r2, r3
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d104      	bne.n	8001d10 <LCD_Draw_Char+0x80>
 8001d06:	4b16      	ldr	r3, [pc, #88]	@ (8001d60 <LCD_Draw_Char+0xd0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	889b      	ldrh	r3, [r3, #4]
 8001d0c:	2b0c      	cmp	r3, #12
 8001d0e:	d80e      	bhi.n	8001d2e <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	88fb      	ldrh	r3, [r7, #6]
 8001d16:	4413      	add	r3, r2
 8001d18:	b298      	uxth	r0, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	88bb      	ldrh	r3, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	4a10      	ldr	r2, [pc, #64]	@ (8001d68 <LCD_Draw_Char+0xd8>)
 8001d26:	8812      	ldrh	r2, [r2, #0]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f7ff fe7b 	bl	8001a24 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	3301      	adds	r3, #1
 8001d32:	60bb      	str	r3, [r7, #8]
 8001d34:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <LCD_Draw_Char+0xd0>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	889b      	ldrh	r3, [r3, #4]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d3b8      	bcc.n	8001cb4 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	3301      	adds	r3, #1
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	4b05      	ldr	r3, [pc, #20]	@ (8001d60 <LCD_Draw_Char+0xd0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	88db      	ldrh	r3, [r3, #6]
 8001d4e:	461a      	mov	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d3ab      	bcc.n	8001cae <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8001d56:	bf00      	nop
 8001d58:	bf00      	nop
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	200001ac 	.word	0x200001ac
 8001d64:	aaaaaaab 	.word	0xaaaaaaab
 8001d68:	20000000 	.word	0x20000000

08001d6c <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	80fb      	strh	r3, [r7, #6]
 8001d76:	460b      	mov	r3, r1
 8001d78:	80bb      	strh	r3, [r7, #4]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8001d7e:	78fb      	ldrb	r3, [r7, #3]
 8001d80:	3b20      	subs	r3, #32
 8001d82:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8001d84:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <LCD_DisplayChar+0x40>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	78fb      	ldrb	r3, [r7, #3]
 8001d8c:	4907      	ldr	r1, [pc, #28]	@ (8001dac <LCD_DisplayChar+0x40>)
 8001d8e:	6809      	ldr	r1, [r1, #0]
 8001d90:	88c9      	ldrh	r1, [r1, #6]
 8001d92:	fb01 f303 	mul.w	r3, r1, r3
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	441a      	add	r2, r3
 8001d9a:	88b9      	ldrh	r1, [r7, #4]
 8001d9c:	88fb      	ldrh	r3, [r7, #6]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff ff76 	bl	8001c90 <LCD_Draw_Char>
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	200001ac 	.word	0x200001ac

08001db0 <LCD_DisplayString>:

void LCD_DisplayString(uint16_t Xpos, uint16_t Ypos, const char* str){
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	603a      	str	r2, [r7, #0]
 8001dba:	80fb      	strh	r3, [r7, #6]
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	80bb      	strh	r3, [r7, #4]
	while(*str){
 8001dc0:	e00f      	b.n	8001de2 <LCD_DisplayString+0x32>
		LCD_DisplayChar(Xpos, Ypos, (uint8_t)*str);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	781a      	ldrb	r2, [r3, #0]
 8001dc6:	88b9      	ldrh	r1, [r7, #4]
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff ffce 	bl	8001d6c <LCD_DisplayChar>
		Xpos += LCD_Currentfonts->Width;
 8001dd0:	4b08      	ldr	r3, [pc, #32]	@ (8001df4 <LCD_DisplayString+0x44>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	889a      	ldrh	r2, [r3, #4]
 8001dd6:	88fb      	ldrh	r3, [r7, #6]
 8001dd8:	4413      	add	r3, r2
 8001dda:	80fb      	strh	r3, [r7, #6]
		str++;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	3301      	adds	r3, #1
 8001de0:	603b      	str	r3, [r7, #0]
	while(*str){
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1eb      	bne.n	8001dc2 <LCD_DisplayString+0x12>
	}
}
 8001dea:	bf00      	nop
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	200001ac 	.word	0x200001ac

08001df8 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dfc:	b672      	cpsid	i
}
 8001dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <LCD_Error_Handler+0x8>

08001e04 <InitializeLCDTouch>:

// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001e08:	f001 fc61 	bl	80036ce <STMPE811_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d001      	beq.n	8001e16 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001e12:	bf00      	nop
 8001e14:	e7fd      	b.n	8001e12 <InitializeLCDTouch+0xe>
  }
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct){
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f001 fd0b 	bl	800383e <STMPE811_ReadTouch>
 8001e28:	4603      	mov	r3, r0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <DetermineLeftOrRightTouch>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData){
	STMPE811_Write(RegToWrite, writeData);
}

uint8_t DetermineLeftOrRightTouch(uint16_t xCoord){
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	80fb      	strh	r3, [r7, #6]
	if(xCoord < (LCD_PIXEL_WIDTH/2)){
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	2b77      	cmp	r3, #119	@ 0x77
 8001e40:	d801      	bhi.n	8001e46 <DetermineLeftOrRightTouch+0x14>
		return LEFT;
 8001e42:	2300      	movs	r3, #0
 8001e44:	e000      	b.n	8001e48 <DetermineLeftOrRightTouch+0x16>
	}else{
		return RIGHT;
 8001e46:	2301      	movs	r3, #1
	}
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <displayStartScreen>:


void displayStartScreen(){
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	LCD_Clear(0,LCD_COLOR_BLACK);
 8001e58:	2100      	movs	r1, #0
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f7ff fed6 	bl	8001c0c <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_WHITE);
 8001e60:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001e64:	f7ff fef4 	bl	8001c50 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8001e68:	4841      	ldr	r0, [pc, #260]	@ (8001f70 <displayStartScreen+0x11c>)
 8001e6a:	f7ff ff01 	bl	8001c70 <LCD_SetFont>

	LCD_Draw_Circle_Fill(60,LCD_PIXEL_HEIGHT/2,50,LCD_COLOR_BLUE);
 8001e6e:	231f      	movs	r3, #31
 8001e70:	2232      	movs	r2, #50	@ 0x32
 8001e72:	21a0      	movs	r1, #160	@ 0xa0
 8001e74:	203c      	movs	r0, #60	@ 0x3c
 8001e76:	f7ff fdf3 	bl	8001a60 <LCD_Draw_Circle_Fill>

	LCD_DisplayChar(30,(LCD_PIXEL_HEIGHT/2) - 20,'S');
 8001e7a:	2253      	movs	r2, #83	@ 0x53
 8001e7c:	218c      	movs	r1, #140	@ 0x8c
 8001e7e:	201e      	movs	r0, #30
 8001e80:	f7ff ff74 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(41,(LCD_PIXEL_HEIGHT/2) - 20,'i');
 8001e84:	2269      	movs	r2, #105	@ 0x69
 8001e86:	218c      	movs	r1, #140	@ 0x8c
 8001e88:	2029      	movs	r0, #41	@ 0x29
 8001e8a:	f7ff ff6f 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(50,(LCD_PIXEL_HEIGHT/2) - 20,'n');
 8001e8e:	226e      	movs	r2, #110	@ 0x6e
 8001e90:	218c      	movs	r1, #140	@ 0x8c
 8001e92:	2032      	movs	r0, #50	@ 0x32
 8001e94:	f7ff ff6a 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(64,(LCD_PIXEL_HEIGHT/2) - 20,'g');
 8001e98:	2267      	movs	r2, #103	@ 0x67
 8001e9a:	218c      	movs	r1, #140	@ 0x8c
 8001e9c:	2040      	movs	r0, #64	@ 0x40
 8001e9e:	f7ff ff65 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(73,(LCD_PIXEL_HEIGHT/2) - 20,'l');
 8001ea2:	226c      	movs	r2, #108	@ 0x6c
 8001ea4:	218c      	movs	r1, #140	@ 0x8c
 8001ea6:	2049      	movs	r0, #73	@ 0x49
 8001ea8:	f7ff ff60 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(80,(LCD_PIXEL_HEIGHT/2) - 20,'e');
 8001eac:	2265      	movs	r2, #101	@ 0x65
 8001eae:	218c      	movs	r1, #140	@ 0x8c
 8001eb0:	2050      	movs	r0, #80	@ 0x50
 8001eb2:	f7ff ff5b 	bl	8001d6c <LCD_DisplayChar>

	LCD_DisplayChar(30,(LCD_PIXEL_HEIGHT/2),'P');
 8001eb6:	2250      	movs	r2, #80	@ 0x50
 8001eb8:	21a0      	movs	r1, #160	@ 0xa0
 8001eba:	201e      	movs	r0, #30
 8001ebc:	f7ff ff56 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(41,(LCD_PIXEL_HEIGHT/2),'l');
 8001ec0:	226c      	movs	r2, #108	@ 0x6c
 8001ec2:	21a0      	movs	r1, #160	@ 0xa0
 8001ec4:	2029      	movs	r0, #41	@ 0x29
 8001ec6:	f7ff ff51 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(49,(LCD_PIXEL_HEIGHT/2),'a');
 8001eca:	2261      	movs	r2, #97	@ 0x61
 8001ecc:	21a0      	movs	r1, #160	@ 0xa0
 8001ece:	2031      	movs	r0, #49	@ 0x31
 8001ed0:	f7ff ff4c 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(59,(LCD_PIXEL_HEIGHT/2),'y');
 8001ed4:	2279      	movs	r2, #121	@ 0x79
 8001ed6:	21a0      	movs	r1, #160	@ 0xa0
 8001ed8:	203b      	movs	r0, #59	@ 0x3b
 8001eda:	f7ff ff47 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(72,(LCD_PIXEL_HEIGHT/2),'e');
 8001ede:	2265      	movs	r2, #101	@ 0x65
 8001ee0:	21a0      	movs	r1, #160	@ 0xa0
 8001ee2:	2048      	movs	r0, #72	@ 0x48
 8001ee4:	f7ff ff42 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(83,(LCD_PIXEL_HEIGHT/2),'r');
 8001ee8:	2272      	movs	r2, #114	@ 0x72
 8001eea:	21a0      	movs	r1, #160	@ 0xa0
 8001eec:	2053      	movs	r0, #83	@ 0x53
 8001eee:	f7ff ff3d 	bl	8001d6c <LCD_DisplayChar>

	LCD_Draw_Circle_Fill(180,LCD_PIXEL_HEIGHT/2,50,LCD_COLOR_BLUE);
 8001ef2:	231f      	movs	r3, #31
 8001ef4:	2232      	movs	r2, #50	@ 0x32
 8001ef6:	21a0      	movs	r1, #160	@ 0xa0
 8001ef8:	20b4      	movs	r0, #180	@ 0xb4
 8001efa:	f7ff fdb1 	bl	8001a60 <LCD_Draw_Circle_Fill>

	LCD_DisplayChar(155,(LCD_PIXEL_HEIGHT/2) - 20,'M');
 8001efe:	224d      	movs	r2, #77	@ 0x4d
 8001f00:	218c      	movs	r1, #140	@ 0x8c
 8001f02:	209b      	movs	r0, #155	@ 0x9b
 8001f04:	f7ff ff32 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(171,(LCD_PIXEL_HEIGHT/2) - 20,'u');
 8001f08:	2275      	movs	r2, #117	@ 0x75
 8001f0a:	218c      	movs	r1, #140	@ 0x8c
 8001f0c:	20ab      	movs	r0, #171	@ 0xab
 8001f0e:	f7ff ff2d 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(183,(LCD_PIXEL_HEIGHT/2) - 20,'l');
 8001f12:	226c      	movs	r2, #108	@ 0x6c
 8001f14:	218c      	movs	r1, #140	@ 0x8c
 8001f16:	20b7      	movs	r0, #183	@ 0xb7
 8001f18:	f7ff ff28 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(190,(LCD_PIXEL_HEIGHT/2) - 20,'t');
 8001f1c:	2274      	movs	r2, #116	@ 0x74
 8001f1e:	218c      	movs	r1, #140	@ 0x8c
 8001f20:	20be      	movs	r0, #190	@ 0xbe
 8001f22:	f7ff ff23 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(197,(LCD_PIXEL_HEIGHT/2) - 20,'i');
 8001f26:	2269      	movs	r2, #105	@ 0x69
 8001f28:	218c      	movs	r1, #140	@ 0x8c
 8001f2a:	20c5      	movs	r0, #197	@ 0xc5
 8001f2c:	f7ff ff1e 	bl	8001d6c <LCD_DisplayChar>

	LCD_DisplayChar(150,(LCD_PIXEL_HEIGHT/2),'P');
 8001f30:	2250      	movs	r2, #80	@ 0x50
 8001f32:	21a0      	movs	r1, #160	@ 0xa0
 8001f34:	2096      	movs	r0, #150	@ 0x96
 8001f36:	f7ff ff19 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(161,(LCD_PIXEL_HEIGHT/2),'l');
 8001f3a:	226c      	movs	r2, #108	@ 0x6c
 8001f3c:	21a0      	movs	r1, #160	@ 0xa0
 8001f3e:	20a1      	movs	r0, #161	@ 0xa1
 8001f40:	f7ff ff14 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(169,(LCD_PIXEL_HEIGHT/2),'a');
 8001f44:	2261      	movs	r2, #97	@ 0x61
 8001f46:	21a0      	movs	r1, #160	@ 0xa0
 8001f48:	20a9      	movs	r0, #169	@ 0xa9
 8001f4a:	f7ff ff0f 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(179,(LCD_PIXEL_HEIGHT/2),'y');
 8001f4e:	2279      	movs	r2, #121	@ 0x79
 8001f50:	21a0      	movs	r1, #160	@ 0xa0
 8001f52:	20b3      	movs	r0, #179	@ 0xb3
 8001f54:	f7ff ff0a 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(192,(LCD_PIXEL_HEIGHT/2),'e');
 8001f58:	2265      	movs	r2, #101	@ 0x65
 8001f5a:	21a0      	movs	r1, #160	@ 0xa0
 8001f5c:	20c0      	movs	r0, #192	@ 0xc0
 8001f5e:	f7ff ff05 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(203,(LCD_PIXEL_HEIGHT/2),'r');
 8001f62:	2272      	movs	r2, #114	@ 0x72
 8001f64:	21a0      	movs	r1, #160	@ 0xa0
 8001f66:	20cb      	movs	r0, #203	@ 0xcb
 8001f68:	f7ff ff00 	bl	8001d6c <LCD_DisplayChar>

}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000004 	.word	0x20000004

08001f74 <displayGameScreen>:

void displayGameScreen(){
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b094      	sub	sp, #80	@ 0x50
 8001f78:	af00      	add	r7, sp, #0
	//Screen has 7 columns and 6 rows
	LCD_Clear(0,LCD_COLOR_BLACK);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f7ff fe45 	bl	8001c0c <LCD_Clear>

	//Drawing Horizontal Lines
	for(int i = 1; i < NUM_ROWS + 1; i++){
 8001f82:	2301      	movs	r3, #1
 8001f84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f86:	e011      	b.n	8001fac <displayGameScreen+0x38>
		LCD_Draw_Horizontal_Line(0, (LCD_PIXEL_HEIGHT * ROW_NUM_DIVISOR) * i, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 8001f88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	0052      	lsls	r2, r2, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	461a      	mov	r2, r3
 8001f94:	0112      	lsls	r2, r2, #4
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	b299      	uxth	r1, r3
 8001f9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f9e:	22f0      	movs	r2, #240	@ 0xf0
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f7ff fdd7 	bl	8001b54 <LCD_Draw_Horizontal_Line>
	for(int i = 1; i < NUM_ROWS + 1; i++){
 8001fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fa8:	3301      	adds	r3, #1
 8001faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fae:	2b06      	cmp	r3, #6
 8001fb0:	ddea      	ble.n	8001f88 <displayGameScreen+0x14>
	}
	LCD_Draw_Horizontal_Line(0, LCD_PIXEL_HEIGHT - 1, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 8001fb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fb6:	22f0      	movs	r2, #240	@ 0xf0
 8001fb8:	f240 113f 	movw	r1, #319	@ 0x13f
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f7ff fdc9 	bl	8001b54 <LCD_Draw_Horizontal_Line>

	//Drawing vertical Lines
	for(int i = 0; i < NUM_COLUMNS; i++){
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fc6:	e010      	b.n	8001fea <displayGameScreen+0x76>
		LCD_Draw_Vertical_Line((LCD_PIXEL_WIDTH * COLUMN_NUM_DIVISOR) * i, LCD_PIXEL_HEIGHT * COLUMN_NUM_DIVISOR, (LCD_PIXEL_HEIGHT * 6) * COLUMN_NUM_DIVISOR, LCD_COLOR_WHITE);
 8001fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	461a      	mov	r2, r3
 8001fce:	0112      	lsls	r2, r2, #4
 8001fd0:	4413      	add	r3, r2
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	b298      	uxth	r0, r3
 8001fd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fda:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8001fde:	212d      	movs	r1, #45	@ 0x2d
 8001fe0:	f7ff fd91 	bl	8001b06 <LCD_Draw_Vertical_Line>
	for(int i = 0; i < NUM_COLUMNS; i++){
 8001fe4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001fea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fec:	2b06      	cmp	r3, #6
 8001fee:	ddeb      	ble.n	8001fc8 <displayGameScreen+0x54>
	}
	LCD_Draw_Vertical_Line(LCD_PIXEL_WIDTH - 1, LCD_PIXEL_HEIGHT * 1/7, LCD_PIXEL_HEIGHT * 6/7, LCD_COLOR_WHITE);
 8001ff0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ff4:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8001ff8:	212d      	movs	r1, #45	@ 0x2d
 8001ffa:	20ef      	movs	r0, #239	@ 0xef
 8001ffc:	f7ff fd83 	bl	8001b06 <LCD_Draw_Vertical_Line>

	GameData gameInfo = getGameData();
 8002000:	463b      	mov	r3, r7
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fb8e 	bl	8001724 <getGameData>
	for(int i = 0; i < NUM_ROWS; i++){
 8002008:	2300      	movs	r3, #0
 800200a:	647b      	str	r3, [r7, #68]	@ 0x44
 800200c:	e09e      	b.n	800214c <displayGameScreen+0x1d8>
		for(int j = 0; j < NUM_COLUMNS ; j++){
 800200e:	2300      	movs	r3, #0
 8002010:	643b      	str	r3, [r7, #64]	@ 0x40
 8002012:	e094      	b.n	800213e <displayGameScreen+0x1ca>
			if(gameInfo.board[i][j] == RED_TAKEN_SQUARE){
 8002014:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002016:	4613      	mov	r3, r2
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	1a9b      	subs	r3, r3, r2
 800201c:	3350      	adds	r3, #80	@ 0x50
 800201e:	19da      	adds	r2, r3, r7
 8002020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002022:	4413      	add	r3, r2
 8002024:	3b42      	subs	r3, #66	@ 0x42
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d13c      	bne.n	80020a6 <displayGameScreen+0x132>
				gameInfo.tokenLocation.x = (LCD_PIXEL_WIDTH * COLUMN_NUM_DIVISOR * (j + CHIP_OFFSET));
 800202c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800202e:	f7fe fbab 	bl	8000788 <__aeabi_i2d>
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b4a      	ldr	r3, [pc, #296]	@ (8002160 <displayGameScreen+0x1ec>)
 8002038:	f7fe fa5a 	bl	80004f0 <__adddf3>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4610      	mov	r0, r2
 8002042:	4619      	mov	r1, r3
 8002044:	f04f 0200 	mov.w	r2, #0
 8002048:	4b46      	ldr	r3, [pc, #280]	@ (8002164 <displayGameScreen+0x1f0>)
 800204a:	f7fe f921 	bl	8000290 <__aeabi_dmul>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	f7fe fc01 	bl	800085c <__aeabi_d2uiz>
 800205a:	4603      	mov	r3, r0
 800205c:	b29b      	uxth	r3, r3
 800205e:	813b      	strh	r3, [r7, #8]
				gameInfo.tokenLocation.y = (LCD_PIXEL_HEIGHT * ROW_NUM_DIVISOR * (i + 1 + CHIP_OFFSET));
 8002060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002062:	3301      	adds	r3, #1
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe fb8f 	bl	8000788 <__aeabi_i2d>
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	4b3c      	ldr	r3, [pc, #240]	@ (8002160 <displayGameScreen+0x1ec>)
 8002070:	f7fe fa3e 	bl	80004f0 <__adddf3>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4610      	mov	r0, r2
 800207a:	4619      	mov	r1, r3
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	4b39      	ldr	r3, [pc, #228]	@ (8002168 <displayGameScreen+0x1f4>)
 8002082:	f7fe f905 	bl	8000290 <__aeabi_dmul>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4610      	mov	r0, r2
 800208c:	4619      	mov	r1, r3
 800208e:	f7fe fbe5 	bl	800085c <__aeabi_d2uiz>
 8002092:	4603      	mov	r3, r0
 8002094:	b29b      	uxth	r3, r3
 8002096:	817b      	strh	r3, [r7, #10]
				LCD_Draw_Circle_Fill(gameInfo.tokenLocation.x, gameInfo.tokenLocation.y, CHIP_RADIUS, LCD_COLOR_RED);
 8002098:	8938      	ldrh	r0, [r7, #8]
 800209a:	8979      	ldrh	r1, [r7, #10]
 800209c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020a0:	220f      	movs	r2, #15
 80020a2:	f7ff fcdd 	bl	8001a60 <LCD_Draw_Circle_Fill>
			}
			if(gameInfo.board[i][j] == YELLOW_TAKEN_SQUARE){
 80020a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020a8:	4613      	mov	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	1a9b      	subs	r3, r3, r2
 80020ae:	3350      	adds	r3, #80	@ 0x50
 80020b0:	19da      	adds	r2, r3, r7
 80020b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020b4:	4413      	add	r3, r2
 80020b6:	3b42      	subs	r3, #66	@ 0x42
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d13c      	bne.n	8002138 <displayGameScreen+0x1c4>
				gameInfo.tokenLocation.x = (LCD_PIXEL_WIDTH * COLUMN_NUM_DIVISOR * (j + CHIP_OFFSET));
 80020be:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80020c0:	f7fe fb62 	bl	8000788 <__aeabi_i2d>
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	4b25      	ldr	r3, [pc, #148]	@ (8002160 <displayGameScreen+0x1ec>)
 80020ca:	f7fe fa11 	bl	80004f0 <__adddf3>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4610      	mov	r0, r2
 80020d4:	4619      	mov	r1, r3
 80020d6:	f04f 0200 	mov.w	r2, #0
 80020da:	4b22      	ldr	r3, [pc, #136]	@ (8002164 <displayGameScreen+0x1f0>)
 80020dc:	f7fe f8d8 	bl	8000290 <__aeabi_dmul>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4610      	mov	r0, r2
 80020e6:	4619      	mov	r1, r3
 80020e8:	f7fe fbb8 	bl	800085c <__aeabi_d2uiz>
 80020ec:	4603      	mov	r3, r0
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	813b      	strh	r3, [r7, #8]
				gameInfo.tokenLocation.y = (LCD_PIXEL_HEIGHT * ROW_NUM_DIVISOR * (i + 1 + CHIP_OFFSET));
 80020f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020f4:	3301      	adds	r3, #1
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe fb46 	bl	8000788 <__aeabi_i2d>
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	4b17      	ldr	r3, [pc, #92]	@ (8002160 <displayGameScreen+0x1ec>)
 8002102:	f7fe f9f5 	bl	80004f0 <__adddf3>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4610      	mov	r0, r2
 800210c:	4619      	mov	r1, r3
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <displayGameScreen+0x1f4>)
 8002114:	f7fe f8bc 	bl	8000290 <__aeabi_dmul>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	4610      	mov	r0, r2
 800211e:	4619      	mov	r1, r3
 8002120:	f7fe fb9c 	bl	800085c <__aeabi_d2uiz>
 8002124:	4603      	mov	r3, r0
 8002126:	b29b      	uxth	r3, r3
 8002128:	817b      	strh	r3, [r7, #10]
				LCD_Draw_Circle_Fill(gameInfo.tokenLocation.x, gameInfo.tokenLocation.y, CHIP_RADIUS, LCD_COLOR_YELLOW);
 800212a:	8938      	ldrh	r0, [r7, #8]
 800212c:	8979      	ldrh	r1, [r7, #10]
 800212e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002132:	220f      	movs	r2, #15
 8002134:	f7ff fc94 	bl	8001a60 <LCD_Draw_Circle_Fill>
		for(int j = 0; j < NUM_COLUMNS ; j++){
 8002138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800213a:	3301      	adds	r3, #1
 800213c:	643b      	str	r3, [r7, #64]	@ 0x40
 800213e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002140:	2b06      	cmp	r3, #6
 8002142:	f77f af67 	ble.w	8002014 <displayGameScreen+0xa0>
	for(int i = 0; i < NUM_ROWS; i++){
 8002146:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002148:	3301      	adds	r3, #1
 800214a:	647b      	str	r3, [r7, #68]	@ 0x44
 800214c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800214e:	2b05      	cmp	r3, #5
 8002150:	f77f af5d 	ble.w	800200e <displayGameScreen+0x9a>
			}
		}
	}
}
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	3750      	adds	r7, #80	@ 0x50
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	3fe00000 	.word	0x3fe00000
 8002164:	40410000 	.word	0x40410000
 8002168:	40468000 	.word	0x40468000

0800216c <displayWinner>:

void displayWinner(){
 800216c:	b580      	push	{r7, lr}
 800216e:	b092      	sub	sp, #72	@ 0x48
 8002170:	af02      	add	r7, sp, #8
	GameData gameInfo = getGameData();
 8002172:	463b      	mov	r3, r7
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff fad5 	bl	8001724 <getGameData>

	LCD_SetTextColor(LCD_COLOR_BLACK);
 800217a:	2000      	movs	r0, #0
 800217c:	f7ff fd68 	bl	8001c50 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8002180:	485f      	ldr	r0, [pc, #380]	@ (8002300 <displayWinner+0x194>)
 8002182:	f7ff fd75 	bl	8001c70 <LCD_SetFont>
	if(gameInfo.redWin || gameInfo.yellowWin){
 8002186:	78bb      	ldrb	r3, [r7, #2]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d102      	bne.n	8002192 <displayWinner+0x26>
 800218c:	793b      	ldrb	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d05e      	beq.n	8002250 <displayWinner+0xe4>
		if(gameInfo.redWin){
 8002192:	78bb      	ldrb	r3, [r7, #2]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d01a      	beq.n	80021ce <displayWinner+0x62>
			LCD_Draw_Circle_Fill(LCD_PIXEL_WIDTH_CENTER, LCD_PIXEL_HEIGHT_CENTER, 100, LCD_COLOR_RED);
 8002198:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800219c:	2264      	movs	r2, #100	@ 0x64
 800219e:	21a0      	movs	r1, #160	@ 0xa0
 80021a0:	2078      	movs	r0, #120	@ 0x78
 80021a2:	f7ff fc5d 	bl	8001a60 <LCD_Draw_Circle_Fill>

			LCD_DisplayChar(90,(LCD_PIXEL_HEIGHT/2) - 15,'R');
 80021a6:	2252      	movs	r2, #82	@ 0x52
 80021a8:	2191      	movs	r1, #145	@ 0x91
 80021aa:	205a      	movs	r0, #90	@ 0x5a
 80021ac:	f7ff fdde 	bl	8001d6c <LCD_DisplayChar>
			LCD_DisplayChar(110,(LCD_PIXEL_HEIGHT/2) - 15,'e');
 80021b0:	2265      	movs	r2, #101	@ 0x65
 80021b2:	2191      	movs	r1, #145	@ 0x91
 80021b4:	206e      	movs	r0, #110	@ 0x6e
 80021b6:	f7ff fdd9 	bl	8001d6c <LCD_DisplayChar>
			LCD_DisplayChar(130,(LCD_PIXEL_HEIGHT/2) - 15,'d');
 80021ba:	2264      	movs	r2, #100	@ 0x64
 80021bc:	2191      	movs	r1, #145	@ 0x91
 80021be:	2082      	movs	r0, #130	@ 0x82
 80021c0:	f7ff fdd4 	bl	8001d6c <LCD_DisplayChar>
			gameInfo.numRedWins++;
 80021c4:	78fb      	ldrb	r3, [r7, #3]
 80021c6:	3301      	adds	r3, #1
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	70fb      	strb	r3, [r7, #3]
 80021cc:	e02b      	b.n	8002226 <displayWinner+0xba>
		}
		else if(gameInfo.yellowWin){
 80021ce:	793b      	ldrb	r3, [r7, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d028      	beq.n	8002226 <displayWinner+0xba>
			LCD_Draw_Circle_Fill(LCD_PIXEL_WIDTH_CENTER, LCD_PIXEL_HEIGHT_CENTER, 100, LCD_COLOR_YELLOW);
 80021d4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80021d8:	2264      	movs	r2, #100	@ 0x64
 80021da:	21a0      	movs	r1, #160	@ 0xa0
 80021dc:	2078      	movs	r0, #120	@ 0x78
 80021de:	f7ff fc3f 	bl	8001a60 <LCD_Draw_Circle_Fill>

			LCD_DisplayChar(70,(LCD_PIXEL_HEIGHT/2) - 15,'Y');
 80021e2:	2259      	movs	r2, #89	@ 0x59
 80021e4:	2191      	movs	r1, #145	@ 0x91
 80021e6:	2046      	movs	r0, #70	@ 0x46
 80021e8:	f7ff fdc0 	bl	8001d6c <LCD_DisplayChar>
			LCD_DisplayChar(90,(LCD_PIXEL_HEIGHT/2) - 15,'e');
 80021ec:	2265      	movs	r2, #101	@ 0x65
 80021ee:	2191      	movs	r1, #145	@ 0x91
 80021f0:	205a      	movs	r0, #90	@ 0x5a
 80021f2:	f7ff fdbb 	bl	8001d6c <LCD_DisplayChar>
			LCD_DisplayChar(110,(LCD_PIXEL_HEIGHT/2) - 15,'l');
 80021f6:	226c      	movs	r2, #108	@ 0x6c
 80021f8:	2191      	movs	r1, #145	@ 0x91
 80021fa:	206e      	movs	r0, #110	@ 0x6e
 80021fc:	f7ff fdb6 	bl	8001d6c <LCD_DisplayChar>
			LCD_DisplayChar(130,(LCD_PIXEL_HEIGHT/2) - 15,'l');
 8002200:	226c      	movs	r2, #108	@ 0x6c
 8002202:	2191      	movs	r1, #145	@ 0x91
 8002204:	2082      	movs	r0, #130	@ 0x82
 8002206:	f7ff fdb1 	bl	8001d6c <LCD_DisplayChar>
			LCD_DisplayChar(150,(LCD_PIXEL_HEIGHT/2) - 15,'o');
 800220a:	226f      	movs	r2, #111	@ 0x6f
 800220c:	2191      	movs	r1, #145	@ 0x91
 800220e:	2096      	movs	r0, #150	@ 0x96
 8002210:	f7ff fdac 	bl	8001d6c <LCD_DisplayChar>
			LCD_DisplayChar(170,(LCD_PIXEL_HEIGHT/2) - 15,'w');
 8002214:	2277      	movs	r2, #119	@ 0x77
 8002216:	2191      	movs	r1, #145	@ 0x91
 8002218:	20aa      	movs	r0, #170	@ 0xaa
 800221a:	f7ff fda7 	bl	8001d6c <LCD_DisplayChar>
			gameInfo.numYellowWins++;
 800221e:	797b      	ldrb	r3, [r7, #5]
 8002220:	3301      	adds	r3, #1
 8002222:	b2db      	uxtb	r3, r3
 8002224:	717b      	strb	r3, [r7, #5]
		}

		LCD_DisplayChar(85,(LCD_PIXEL_HEIGHT/2) + 5,'W');
 8002226:	2257      	movs	r2, #87	@ 0x57
 8002228:	21a5      	movs	r1, #165	@ 0xa5
 800222a:	2055      	movs	r0, #85	@ 0x55
 800222c:	f7ff fd9e 	bl	8001d6c <LCD_DisplayChar>
		LCD_DisplayChar(105,(LCD_PIXEL_HEIGHT/2) + 5,'i');
 8002230:	2269      	movs	r2, #105	@ 0x69
 8002232:	21a5      	movs	r1, #165	@ 0xa5
 8002234:	2069      	movs	r0, #105	@ 0x69
 8002236:	f7ff fd99 	bl	8001d6c <LCD_DisplayChar>
		LCD_DisplayChar(125,(LCD_PIXEL_HEIGHT/2) + 5,'n');
 800223a:	226e      	movs	r2, #110	@ 0x6e
 800223c:	21a5      	movs	r1, #165	@ 0xa5
 800223e:	207d      	movs	r0, #125	@ 0x7d
 8002240:	f7ff fd94 	bl	8001d6c <LCD_DisplayChar>
		LCD_DisplayChar(145,(LCD_PIXEL_HEIGHT/2) + 5,'s');
 8002244:	2273      	movs	r2, #115	@ 0x73
 8002246:	21a5      	movs	r1, #165	@ 0xa5
 8002248:	2091      	movs	r0, #145	@ 0x91
 800224a:	f7ff fd8f 	bl	8001d6c <LCD_DisplayChar>
 800224e:	e01a      	b.n	8002286 <displayWinner+0x11a>
	}else{
		LCD_Draw_Circle_Fill(LCD_PIXEL_WIDTH_CENTER, LCD_PIXEL_HEIGHT_CENTER, 100, LCD_COLOR_GREY);
 8002250:	f24f 73de 	movw	r3, #63454	@ 0xf7de
 8002254:	2264      	movs	r2, #100	@ 0x64
 8002256:	21a0      	movs	r1, #160	@ 0xa0
 8002258:	2078      	movs	r0, #120	@ 0x78
 800225a:	f7ff fc01 	bl	8001a60 <LCD_Draw_Circle_Fill>

		LCD_DisplayChar(85,(LCD_PIXEL_HEIGHT/2) - 5,'D');
 800225e:	2244      	movs	r2, #68	@ 0x44
 8002260:	219b      	movs	r1, #155	@ 0x9b
 8002262:	2055      	movs	r0, #85	@ 0x55
 8002264:	f7ff fd82 	bl	8001d6c <LCD_DisplayChar>
		LCD_DisplayChar(105,(LCD_PIXEL_HEIGHT/2) - 5,'r');
 8002268:	2272      	movs	r2, #114	@ 0x72
 800226a:	219b      	movs	r1, #155	@ 0x9b
 800226c:	2069      	movs	r0, #105	@ 0x69
 800226e:	f7ff fd7d 	bl	8001d6c <LCD_DisplayChar>
		LCD_DisplayChar(125,(LCD_PIXEL_HEIGHT/2) - 5,'a');
 8002272:	2261      	movs	r2, #97	@ 0x61
 8002274:	219b      	movs	r1, #155	@ 0x9b
 8002276:	207d      	movs	r0, #125	@ 0x7d
 8002278:	f7ff fd78 	bl	8001d6c <LCD_DisplayChar>
		LCD_DisplayChar(145,(LCD_PIXEL_HEIGHT/2) - 5,'w');
 800227c:	2277      	movs	r2, #119	@ 0x77
 800227e:	219b      	movs	r1, #155	@ 0x9b
 8002280:	2091      	movs	r0, #145	@ 0x91
 8002282:	f7ff fd73 	bl	8001d6c <LCD_DisplayChar>
	}

	LCD_Draw_Box(40, 280, 35, 160, LCD_COLOR_BLUE);
 8002286:	231f      	movs	r3, #31
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	23a0      	movs	r3, #160	@ 0xa0
 800228c:	2223      	movs	r2, #35	@ 0x23
 800228e:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8002292:	2028      	movs	r0, #40	@ 0x28
 8002294:	f7ff fc85 	bl	8001ba2 <LCD_Draw_Box>

	LCD_DisplayChar(60,290,'C');
 8002298:	2243      	movs	r2, #67	@ 0x43
 800229a:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800229e:	203c      	movs	r0, #60	@ 0x3c
 80022a0:	f7ff fd64 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(75,290,'o');
 80022a4:	226f      	movs	r2, #111	@ 0x6f
 80022a6:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80022aa:	204b      	movs	r0, #75	@ 0x4b
 80022ac:	f7ff fd5e 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(90,290,'n');
 80022b0:	226e      	movs	r2, #110	@ 0x6e
 80022b2:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80022b6:	205a      	movs	r0, #90	@ 0x5a
 80022b8:	f7ff fd58 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(105,290,'t');
 80022bc:	2274      	movs	r2, #116	@ 0x74
 80022be:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80022c2:	2069      	movs	r0, #105	@ 0x69
 80022c4:	f7ff fd52 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(120,290,'i');
 80022c8:	2269      	movs	r2, #105	@ 0x69
 80022ca:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80022ce:	2078      	movs	r0, #120	@ 0x78
 80022d0:	f7ff fd4c 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(135,290,'n');
 80022d4:	226e      	movs	r2, #110	@ 0x6e
 80022d6:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80022da:	2087      	movs	r0, #135	@ 0x87
 80022dc:	f7ff fd46 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(150,290,'u');
 80022e0:	2275      	movs	r2, #117	@ 0x75
 80022e2:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80022e6:	2096      	movs	r0, #150	@ 0x96
 80022e8:	f7ff fd40 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(165,290,'e');
 80022ec:	2265      	movs	r2, #101	@ 0x65
 80022ee:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80022f2:	20a5      	movs	r0, #165	@ 0xa5
 80022f4:	f7ff fd3a 	bl	8001d6c <LCD_DisplayChar>
}
 80022f8:	bf00      	nop
 80022fa:	3740      	adds	r7, #64	@ 0x40
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20000004 	.word	0x20000004

08002304 <displayEndScreen>:



void displayEndScreen(){
 8002304:	b580      	push	{r7, lr}
 8002306:	b09a      	sub	sp, #104	@ 0x68
 8002308:	af02      	add	r7, sp, #8
	LCD_Clear(0,LCD_COLOR_BLACK);
 800230a:	2100      	movs	r1, #0
 800230c:	2000      	movs	r0, #0
 800230e:	f7ff fc7d 	bl	8001c0c <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_WHITE);
 8002312:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002316:	f7ff fc9b 	bl	8001c50 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 800231a:	4857      	ldr	r0, [pc, #348]	@ (8002478 <displayEndScreen+0x174>)
 800231c:	f7ff fca8 	bl	8001c70 <LCD_SetFont>

	GameData gameInfo = getGameData();
 8002320:	f107 0320 	add.w	r3, r7, #32
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff f9fd 	bl	8001724 <getGameData>

	LCD_DisplayString(85, LCD_PIXEL_HEIGHT/8, "Wins");
 800232a:	4a54      	ldr	r2, [pc, #336]	@ (800247c <displayEndScreen+0x178>)
 800232c:	2128      	movs	r1, #40	@ 0x28
 800232e:	2055      	movs	r0, #85	@ 0x55
 8002330:	f7ff fd3e 	bl	8001db0 <LCD_DisplayString>
	LCD_Draw_Horizontal_Line(80, (LCD_PIXEL_HEIGHT/8) + 23, 70, LCD_COLOR_WHITE);
 8002334:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002338:	2246      	movs	r2, #70	@ 0x46
 800233a:	213f      	movs	r1, #63	@ 0x3f
 800233c:	2050      	movs	r0, #80	@ 0x50
 800233e:	f7ff fc09 	bl	8001b54 <LCD_Draw_Horizontal_Line>

	LCD_SetTextColor(LCD_COLOR_RED);
 8002342:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8002346:	f7ff fc83 	bl	8001c50 <LCD_SetTextColor>
	LCD_DisplayString(20, LCD_PIXEL_HEIGHT/4, "Red:");
 800234a:	4a4d      	ldr	r2, [pc, #308]	@ (8002480 <displayEndScreen+0x17c>)
 800234c:	2150      	movs	r1, #80	@ 0x50
 800234e:	2014      	movs	r0, #20
 8002350:	f7ff fd2e 	bl	8001db0 <LCD_DisplayString>

	char redWins[6];
	sprintf(redWins, "%d", gameInfo.numRedWins);
 8002354:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002358:	461a      	mov	r2, r3
 800235a:	f107 0318 	add.w	r3, r7, #24
 800235e:	4949      	ldr	r1, [pc, #292]	@ (8002484 <displayEndScreen+0x180>)
 8002360:	4618      	mov	r0, r3
 8002362:	f005 f9cb 	bl	80076fc <siprintf>

	LCD_DisplayString(80, LCD_PIXEL_HEIGHT/4, redWins);
 8002366:	f107 0318 	add.w	r3, r7, #24
 800236a:	461a      	mov	r2, r3
 800236c:	2150      	movs	r1, #80	@ 0x50
 800236e:	2050      	movs	r0, #80	@ 0x50
 8002370:	f7ff fd1e 	bl	8001db0 <LCD_DisplayString>


	LCD_SetTextColor(LCD_COLOR_YELLOW);
 8002374:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002378:	f7ff fc6a 	bl	8001c50 <LCD_SetTextColor>
	LCD_DisplayString(110, LCD_PIXEL_HEIGHT/4, "Yellow:");
 800237c:	4a42      	ldr	r2, [pc, #264]	@ (8002488 <displayEndScreen+0x184>)
 800237e:	2150      	movs	r1, #80	@ 0x50
 8002380:	206e      	movs	r0, #110	@ 0x6e
 8002382:	f7ff fd15 	bl	8001db0 <LCD_DisplayString>

	char yellowWins[6];
	sprintf(yellowWins, "%d", gameInfo.numYellowWins);
 8002386:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800238a:	461a      	mov	r2, r3
 800238c:	f107 0310 	add.w	r3, r7, #16
 8002390:	493c      	ldr	r1, [pc, #240]	@ (8002484 <displayEndScreen+0x180>)
 8002392:	4618      	mov	r0, r3
 8002394:	f005 f9b2 	bl	80076fc <siprintf>

	LCD_DisplayString(220, LCD_PIXEL_HEIGHT/4, yellowWins);
 8002398:	f107 0310 	add.w	r3, r7, #16
 800239c:	461a      	mov	r2, r3
 800239e:	2150      	movs	r1, #80	@ 0x50
 80023a0:	20dc      	movs	r0, #220	@ 0xdc
 80023a2:	f7ff fd05 	bl	8001db0 <LCD_DisplayString>


	LCD_SetTextColor(LCD_COLOR_WHITE);
 80023a6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80023aa:	f7ff fc51 	bl	8001c50 <LCD_SetTextColor>
	LCD_DisplayChar(60,LCD_PIXEL_HEIGHT_CENTER,'T');
 80023ae:	2254      	movs	r2, #84	@ 0x54
 80023b0:	21a0      	movs	r1, #160	@ 0xa0
 80023b2:	203c      	movs	r0, #60	@ 0x3c
 80023b4:	f7ff fcda 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(75,LCD_PIXEL_HEIGHT_CENTER,'i');
 80023b8:	2269      	movs	r2, #105	@ 0x69
 80023ba:	21a0      	movs	r1, #160	@ 0xa0
 80023bc:	204b      	movs	r0, #75	@ 0x4b
 80023be:	f7ff fcd5 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(90,LCD_PIXEL_HEIGHT_CENTER,'m');
 80023c2:	226d      	movs	r2, #109	@ 0x6d
 80023c4:	21a0      	movs	r1, #160	@ 0xa0
 80023c6:	205a      	movs	r0, #90	@ 0x5a
 80023c8:	f7ff fcd0 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(105,LCD_PIXEL_HEIGHT_CENTER,'e');
 80023cc:	2265      	movs	r2, #101	@ 0x65
 80023ce:	21a0      	movs	r1, #160	@ 0xa0
 80023d0:	2069      	movs	r0, #105	@ 0x69
 80023d2:	f7ff fccb 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(115,LCD_PIXEL_HEIGHT_CENTER,':');
 80023d6:	223a      	movs	r2, #58	@ 0x3a
 80023d8:	21a0      	movs	r1, #160	@ 0xa0
 80023da:	2073      	movs	r0, #115	@ 0x73
 80023dc:	f7ff fcc6 	bl	8001d6c <LCD_DisplayChar>

	char time[12];
	sprintf(time ,"%ds", calculateTotalTime());
 80023e0:	f7ff f88e 	bl	8001500 <calculateTotalTime>
 80023e4:	4602      	mov	r2, r0
 80023e6:	1d3b      	adds	r3, r7, #4
 80023e8:	4928      	ldr	r1, [pc, #160]	@ (800248c <displayEndScreen+0x188>)
 80023ea:	4618      	mov	r0, r3
 80023ec:	f005 f986 	bl	80076fc <siprintf>

	LCD_DisplayString(130, LCD_PIXEL_HEIGHT_CENTER, time);
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	461a      	mov	r2, r3
 80023f4:	21a0      	movs	r1, #160	@ 0xa0
 80023f6:	2082      	movs	r0, #130	@ 0x82
 80023f8:	f7ff fcda 	bl	8001db0 <LCD_DisplayString>


	LCD_Draw_Box(40, 280, 35, 160, LCD_COLOR_BLUE);
 80023fc:	231f      	movs	r3, #31
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	23a0      	movs	r3, #160	@ 0xa0
 8002402:	2223      	movs	r2, #35	@ 0x23
 8002404:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8002408:	2028      	movs	r0, #40	@ 0x28
 800240a:	f7ff fbca 	bl	8001ba2 <LCD_Draw_Box>

	LCD_DisplayChar(60,290,'C');
 800240e:	2243      	movs	r2, #67	@ 0x43
 8002410:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002414:	203c      	movs	r0, #60	@ 0x3c
 8002416:	f7ff fca9 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(75,290,'o');
 800241a:	226f      	movs	r2, #111	@ 0x6f
 800241c:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002420:	204b      	movs	r0, #75	@ 0x4b
 8002422:	f7ff fca3 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(90,290,'n');
 8002426:	226e      	movs	r2, #110	@ 0x6e
 8002428:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800242c:	205a      	movs	r0, #90	@ 0x5a
 800242e:	f7ff fc9d 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(105,290,'t');
 8002432:	2274      	movs	r2, #116	@ 0x74
 8002434:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002438:	2069      	movs	r0, #105	@ 0x69
 800243a:	f7ff fc97 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(120,290,'i');
 800243e:	2269      	movs	r2, #105	@ 0x69
 8002440:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002444:	2078      	movs	r0, #120	@ 0x78
 8002446:	f7ff fc91 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(135,290,'n');
 800244a:	226e      	movs	r2, #110	@ 0x6e
 800244c:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002450:	2087      	movs	r0, #135	@ 0x87
 8002452:	f7ff fc8b 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(150,290,'u');
 8002456:	2275      	movs	r2, #117	@ 0x75
 8002458:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800245c:	2096      	movs	r0, #150	@ 0x96
 800245e:	f7ff fc85 	bl	8001d6c <LCD_DisplayChar>
	LCD_DisplayChar(165,290,'e');
 8002462:	2265      	movs	r2, #101	@ 0x65
 8002464:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002468:	20a5      	movs	r0, #165	@ 0xa5
 800246a:	f7ff fc7f 	bl	8001d6c <LCD_DisplayChar>

}
 800246e:	bf00      	nop
 8002470:	3760      	adds	r7, #96	@ 0x60
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20000004 	.word	0x20000004
 800247c:	08008074 	.word	0x08008074
 8002480:	0800807c 	.word	0x0800807c
 8002484:	08008084 	.word	0x08008084
 8002488:	08008088 	.word	0x08008088
 800248c:	08008090 	.word	0x08008090

08002490 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8002494:	f000 f9fe 	bl	8002894 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8002498:	20ca      	movs	r0, #202	@ 0xca
 800249a:	f000 f943 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 800249e:	20c3      	movs	r0, #195	@ 0xc3
 80024a0:	f000 f94d 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 80024a4:	2008      	movs	r0, #8
 80024a6:	f000 f94a 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 80024aa:	2050      	movs	r0, #80	@ 0x50
 80024ac:	f000 f947 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 80024b0:	20cf      	movs	r0, #207	@ 0xcf
 80024b2:	f000 f937 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 80024b6:	2000      	movs	r0, #0
 80024b8:	f000 f941 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 80024bc:	20c1      	movs	r0, #193	@ 0xc1
 80024be:	f000 f93e 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 80024c2:	2030      	movs	r0, #48	@ 0x30
 80024c4:	f000 f93b 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 80024c8:	20ed      	movs	r0, #237	@ 0xed
 80024ca:	f000 f92b 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 80024ce:	2064      	movs	r0, #100	@ 0x64
 80024d0:	f000 f935 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 80024d4:	2003      	movs	r0, #3
 80024d6:	f000 f932 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 80024da:	2012      	movs	r0, #18
 80024dc:	f000 f92f 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 80024e0:	2081      	movs	r0, #129	@ 0x81
 80024e2:	f000 f92c 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 80024e6:	20e8      	movs	r0, #232	@ 0xe8
 80024e8:	f000 f91c 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 80024ec:	2085      	movs	r0, #133	@ 0x85
 80024ee:	f000 f926 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80024f2:	2000      	movs	r0, #0
 80024f4:	f000 f923 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 80024f8:	2078      	movs	r0, #120	@ 0x78
 80024fa:	f000 f920 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 80024fe:	20cb      	movs	r0, #203	@ 0xcb
 8002500:	f000 f910 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8002504:	2039      	movs	r0, #57	@ 0x39
 8002506:	f000 f91a 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 800250a:	202c      	movs	r0, #44	@ 0x2c
 800250c:	f000 f917 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002510:	2000      	movs	r0, #0
 8002512:	f000 f914 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8002516:	2034      	movs	r0, #52	@ 0x34
 8002518:	f000 f911 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 800251c:	2002      	movs	r0, #2
 800251e:	f000 f90e 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8002522:	20f7      	movs	r0, #247	@ 0xf7
 8002524:	f000 f8fe 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8002528:	2020      	movs	r0, #32
 800252a:	f000 f908 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 800252e:	20ea      	movs	r0, #234	@ 0xea
 8002530:	f000 f8f8 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8002534:	2000      	movs	r0, #0
 8002536:	f000 f902 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800253a:	2000      	movs	r0, #0
 800253c:	f000 f8ff 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8002540:	20b1      	movs	r0, #177	@ 0xb1
 8002542:	f000 f8ef 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8002546:	2000      	movs	r0, #0
 8002548:	f000 f8f9 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 800254c:	201b      	movs	r0, #27
 800254e:	f000 f8f6 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8002552:	20b6      	movs	r0, #182	@ 0xb6
 8002554:	f000 f8e6 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8002558:	200a      	movs	r0, #10
 800255a:	f000 f8f0 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 800255e:	20a2      	movs	r0, #162	@ 0xa2
 8002560:	f000 f8ed 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8002564:	20c0      	movs	r0, #192	@ 0xc0
 8002566:	f000 f8dd 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800256a:	2010      	movs	r0, #16
 800256c:	f000 f8e7 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8002570:	20c1      	movs	r0, #193	@ 0xc1
 8002572:	f000 f8d7 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8002576:	2010      	movs	r0, #16
 8002578:	f000 f8e1 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 800257c:	20c5      	movs	r0, #197	@ 0xc5
 800257e:	f000 f8d1 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8002582:	2045      	movs	r0, #69	@ 0x45
 8002584:	f000 f8db 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8002588:	2015      	movs	r0, #21
 800258a:	f000 f8d8 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 800258e:	20c7      	movs	r0, #199	@ 0xc7
 8002590:	f000 f8c8 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8002594:	2090      	movs	r0, #144	@ 0x90
 8002596:	f000 f8d2 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 800259a:	2036      	movs	r0, #54	@ 0x36
 800259c:	f000 f8c2 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 80025a0:	20c8      	movs	r0, #200	@ 0xc8
 80025a2:	f000 f8cc 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 80025a6:	20f2      	movs	r0, #242	@ 0xf2
 80025a8:	f000 f8bc 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80025ac:	2000      	movs	r0, #0
 80025ae:	f000 f8c6 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 80025b2:	20b0      	movs	r0, #176	@ 0xb0
 80025b4:	f000 f8b6 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 80025b8:	20c2      	movs	r0, #194	@ 0xc2
 80025ba:	f000 f8c0 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80025be:	20b6      	movs	r0, #182	@ 0xb6
 80025c0:	f000 f8b0 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80025c4:	200a      	movs	r0, #10
 80025c6:	f000 f8ba 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 80025ca:	20a7      	movs	r0, #167	@ 0xa7
 80025cc:	f000 f8b7 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 80025d0:	2027      	movs	r0, #39	@ 0x27
 80025d2:	f000 f8b4 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80025d6:	2004      	movs	r0, #4
 80025d8:	f000 f8b1 	bl	800273e <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 80025dc:	202a      	movs	r0, #42	@ 0x2a
 80025de:	f000 f8a1 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80025e2:	2000      	movs	r0, #0
 80025e4:	f000 f8ab 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80025e8:	2000      	movs	r0, #0
 80025ea:	f000 f8a8 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80025ee:	2000      	movs	r0, #0
 80025f0:	f000 f8a5 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 80025f4:	20ef      	movs	r0, #239	@ 0xef
 80025f6:	f000 f8a2 	bl	800273e <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 80025fa:	202b      	movs	r0, #43	@ 0x2b
 80025fc:	f000 f892 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8002600:	2000      	movs	r0, #0
 8002602:	f000 f89c 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002606:	2000      	movs	r0, #0
 8002608:	f000 f899 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 800260c:	2001      	movs	r0, #1
 800260e:	f000 f896 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8002612:	203f      	movs	r0, #63	@ 0x3f
 8002614:	f000 f893 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8002618:	20f6      	movs	r0, #246	@ 0xf6
 800261a:	f000 f883 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 800261e:	2001      	movs	r0, #1
 8002620:	f000 f88d 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002624:	2000      	movs	r0, #0
 8002626:	f000 f88a 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 800262a:	2006      	movs	r0, #6
 800262c:	f000 f887 	bl	800273e <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8002630:	202c      	movs	r0, #44	@ 0x2c
 8002632:	f000 f877 	bl	8002724 <ili9341_Write_Reg>
  LCD_Delay(200);
 8002636:	20c8      	movs	r0, #200	@ 0xc8
 8002638:	f000 f9e8 	bl	8002a0c <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 800263c:	2026      	movs	r0, #38	@ 0x26
 800263e:	f000 f871 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8002642:	2001      	movs	r0, #1
 8002644:	f000 f87b 	bl	800273e <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8002648:	20e0      	movs	r0, #224	@ 0xe0
 800264a:	f000 f86b 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 800264e:	200f      	movs	r0, #15
 8002650:	f000 f875 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8002654:	2029      	movs	r0, #41	@ 0x29
 8002656:	f000 f872 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 800265a:	2024      	movs	r0, #36	@ 0x24
 800265c:	f000 f86f 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8002660:	200c      	movs	r0, #12
 8002662:	f000 f86c 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8002666:	200e      	movs	r0, #14
 8002668:	f000 f869 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800266c:	2009      	movs	r0, #9
 800266e:	f000 f866 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8002672:	204e      	movs	r0, #78	@ 0x4e
 8002674:	f000 f863 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8002678:	2078      	movs	r0, #120	@ 0x78
 800267a:	f000 f860 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 800267e:	203c      	movs	r0, #60	@ 0x3c
 8002680:	f000 f85d 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8002684:	2009      	movs	r0, #9
 8002686:	f000 f85a 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 800268a:	2013      	movs	r0, #19
 800268c:	f000 f857 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8002690:	2005      	movs	r0, #5
 8002692:	f000 f854 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8002696:	2017      	movs	r0, #23
 8002698:	f000 f851 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 800269c:	2011      	movs	r0, #17
 800269e:	f000 f84e 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80026a2:	2000      	movs	r0, #0
 80026a4:	f000 f84b 	bl	800273e <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 80026a8:	20e1      	movs	r0, #225	@ 0xe1
 80026aa:	f000 f83b 	bl	8002724 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80026ae:	2000      	movs	r0, #0
 80026b0:	f000 f845 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80026b4:	2016      	movs	r0, #22
 80026b6:	f000 f842 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80026ba:	201b      	movs	r0, #27
 80026bc:	f000 f83f 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80026c0:	2004      	movs	r0, #4
 80026c2:	f000 f83c 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80026c6:	2011      	movs	r0, #17
 80026c8:	f000 f839 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80026cc:	2007      	movs	r0, #7
 80026ce:	f000 f836 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 80026d2:	2031      	movs	r0, #49	@ 0x31
 80026d4:	f000 f833 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80026d8:	2033      	movs	r0, #51	@ 0x33
 80026da:	f000 f830 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 80026de:	2042      	movs	r0, #66	@ 0x42
 80026e0:	f000 f82d 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80026e4:	2005      	movs	r0, #5
 80026e6:	f000 f82a 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80026ea:	200c      	movs	r0, #12
 80026ec:	f000 f827 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 80026f0:	200a      	movs	r0, #10
 80026f2:	f000 f824 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 80026f6:	2028      	movs	r0, #40	@ 0x28
 80026f8:	f000 f821 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 80026fc:	202f      	movs	r0, #47	@ 0x2f
 80026fe:	f000 f81e 	bl	800273e <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8002702:	200f      	movs	r0, #15
 8002704:	f000 f81b 	bl	800273e <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8002708:	2011      	movs	r0, #17
 800270a:	f000 f80b 	bl	8002724 <ili9341_Write_Reg>
  LCD_Delay(200);
 800270e:	20c8      	movs	r0, #200	@ 0xc8
 8002710:	f000 f97c 	bl	8002a0c <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8002714:	2029      	movs	r0, #41	@ 0x29
 8002716:	f000 f805 	bl	8002724 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 800271a:	202c      	movs	r0, #44	@ 0x2c
 800271c:	f000 f802 	bl	8002724 <ili9341_Write_Reg>
}
 8002720:	bf00      	nop
 8002722:	bd80      	pop	{r7, pc}

08002724 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	4618      	mov	r0, r3
 8002732:	f000 f949 	bl	80029c8 <LCD_IO_WriteReg>
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	4603      	mov	r3, r0
 8002746:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8002748:	88fb      	ldrh	r3, [r7, #6]
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f91a 	bl	8002984 <LCD_IO_WriteData>
}
 8002750:	bf00      	nop
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800275c:	4819      	ldr	r0, [pc, #100]	@ (80027c4 <SPI_Init+0x6c>)
 800275e:	f004 fc0a 	bl	8006f76 <HAL_SPI_GetState>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d12b      	bne.n	80027c0 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8002768:	4b16      	ldr	r3, [pc, #88]	@ (80027c4 <SPI_Init+0x6c>)
 800276a:	4a17      	ldr	r2, [pc, #92]	@ (80027c8 <SPI_Init+0x70>)
 800276c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <SPI_Init+0x6c>)
 8002770:	2218      	movs	r2, #24
 8002772:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002774:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <SPI_Init+0x6c>)
 8002776:	2200      	movs	r2, #0
 8002778:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800277a:	4b12      	ldr	r3, [pc, #72]	@ (80027c4 <SPI_Init+0x6c>)
 800277c:	2200      	movs	r2, #0
 800277e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002780:	4b10      	ldr	r3, [pc, #64]	@ (80027c4 <SPI_Init+0x6c>)
 8002782:	2200      	movs	r2, #0
 8002784:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002786:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <SPI_Init+0x6c>)
 8002788:	2200      	movs	r2, #0
 800278a:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 800278c:	4b0d      	ldr	r3, [pc, #52]	@ (80027c4 <SPI_Init+0x6c>)
 800278e:	2207      	movs	r2, #7
 8002790:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002792:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <SPI_Init+0x6c>)
 8002794:	2200      	movs	r2, #0
 8002796:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002798:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <SPI_Init+0x6c>)
 800279a:	2200      	movs	r2, #0
 800279c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800279e:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <SPI_Init+0x6c>)
 80027a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027a4:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80027a6:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <SPI_Init+0x6c>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80027ac:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <SPI_Init+0x6c>)
 80027ae:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027b2:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80027b4:	4803      	ldr	r0, [pc, #12]	@ (80027c4 <SPI_Init+0x6c>)
 80027b6:	f000 f833 	bl	8002820 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80027ba:	4802      	ldr	r0, [pc, #8]	@ (80027c4 <SPI_Init+0x6c>)
 80027bc:	f004 f9e6 	bl	8006b8c <HAL_SPI_Init>
  }
}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	200259b0 	.word	0x200259b0
 80027c8:	40015000 	.word	0x40015000

080027cc <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80027da:	4b09      	ldr	r3, [pc, #36]	@ (8002800 <SPI_Write+0x34>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	1db9      	adds	r1, r7, #6
 80027e0:	2201      	movs	r2, #1
 80027e2:	4808      	ldr	r0, [pc, #32]	@ (8002804 <SPI_Write+0x38>)
 80027e4:	f004 fa83 	bl	8006cee <HAL_SPI_Transmit>
 80027e8:	4603      	mov	r3, r0
 80027ea:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80027ec:	7bfb      	ldrb	r3, [r7, #15]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 80027f2:	f000 f809 	bl	8002808 <SPI_Error>
  }
}
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	2000000c 	.word	0x2000000c
 8002804:	200259b0 	.word	0x200259b0

08002808 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 800280c:	4803      	ldr	r0, [pc, #12]	@ (800281c <SPI_Error+0x14>)
 800280e:	f004 fa46 	bl	8006c9e <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8002812:	f7ff ffa1 	bl	8002758 <SPI_Init>
}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	200259b0 	.word	0x200259b0

08002820 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	@ 0x28
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8002828:	2300      	movs	r3, #0
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	4b17      	ldr	r3, [pc, #92]	@ (800288c <SPI_MspInit+0x6c>)
 800282e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002830:	4a16      	ldr	r2, [pc, #88]	@ (800288c <SPI_MspInit+0x6c>)
 8002832:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002836:	6453      	str	r3, [r2, #68]	@ 0x44
 8002838:	4b14      	ldr	r3, [pc, #80]	@ (800288c <SPI_MspInit+0x6c>)
 800283a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8002844:	2300      	movs	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	4b10      	ldr	r3, [pc, #64]	@ (800288c <SPI_MspInit+0x6c>)
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284c:	4a0f      	ldr	r2, [pc, #60]	@ (800288c <SPI_MspInit+0x6c>)
 800284e:	f043 0320 	orr.w	r3, r3, #32
 8002852:	6313      	str	r3, [r2, #48]	@ 0x30
 8002854:	4b0d      	ldr	r3, [pc, #52]	@ (800288c <SPI_MspInit+0x6c>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	f003 0320 	and.w	r3, r3, #32
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8002860:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002864:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002866:	2302      	movs	r3, #2
 8002868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800286a:	2302      	movs	r3, #2
 800286c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800286e:	2301      	movs	r3, #1
 8002870:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8002872:	2305      	movs	r3, #5
 8002874:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	4619      	mov	r1, r3
 800287c:	4804      	ldr	r0, [pc, #16]	@ (8002890 <SPI_MspInit+0x70>)
 800287e:	f001 fc91 	bl	80041a4 <HAL_GPIO_Init>
}
 8002882:	bf00      	nop
 8002884:	3728      	adds	r7, #40	@ 0x28
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800
 8002890:	40021400 	.word	0x40021400

08002894 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 800289a:	4b36      	ldr	r3, [pc, #216]	@ (8002974 <LCD_IO_Init+0xe0>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d164      	bne.n	800296c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80028a2:	4b34      	ldr	r3, [pc, #208]	@ (8002974 <LCD_IO_Init+0xe0>)
 80028a4:	2201      	movs	r2, #1
 80028a6:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80028a8:	2300      	movs	r3, #0
 80028aa:	60bb      	str	r3, [r7, #8]
 80028ac:	4b32      	ldr	r3, [pc, #200]	@ (8002978 <LCD_IO_Init+0xe4>)
 80028ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b0:	4a31      	ldr	r2, [pc, #196]	@ (8002978 <LCD_IO_Init+0xe4>)
 80028b2:	f043 0308 	orr.w	r3, r3, #8
 80028b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002978 <LCD_IO_Init+0xe4>)
 80028ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80028c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80028ca:	2301      	movs	r3, #1
 80028cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80028d2:	2302      	movs	r3, #2
 80028d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80028d6:	f107 030c 	add.w	r3, r7, #12
 80028da:	4619      	mov	r1, r3
 80028dc:	4827      	ldr	r0, [pc, #156]	@ (800297c <LCD_IO_Init+0xe8>)
 80028de:	f001 fc61 	bl	80041a4 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	607b      	str	r3, [r7, #4]
 80028e6:	4b24      	ldr	r3, [pc, #144]	@ (8002978 <LCD_IO_Init+0xe4>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	4a23      	ldr	r2, [pc, #140]	@ (8002978 <LCD_IO_Init+0xe4>)
 80028ec:	f043 0308 	orr.w	r3, r3, #8
 80028f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028f2:	4b21      	ldr	r3, [pc, #132]	@ (8002978 <LCD_IO_Init+0xe4>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	607b      	str	r3, [r7, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80028fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002902:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002904:	2301      	movs	r3, #1
 8002906:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800290c:	2302      	movs	r3, #2
 800290e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002910:	f107 030c 	add.w	r3, r7, #12
 8002914:	4619      	mov	r1, r3
 8002916:	4819      	ldr	r0, [pc, #100]	@ (800297c <LCD_IO_Init+0xe8>)
 8002918:	f001 fc44 	bl	80041a4 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 800291c:	2300      	movs	r3, #0
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	4b15      	ldr	r3, [pc, #84]	@ (8002978 <LCD_IO_Init+0xe4>)
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	4a14      	ldr	r2, [pc, #80]	@ (8002978 <LCD_IO_Init+0xe4>)
 8002926:	f043 0304 	orr.w	r3, r3, #4
 800292a:	6313      	str	r3, [r2, #48]	@ 0x30
 800292c:	4b12      	ldr	r3, [pc, #72]	@ (8002978 <LCD_IO_Init+0xe4>)
 800292e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	603b      	str	r3, [r7, #0]
 8002936:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002938:	2304      	movs	r3, #4
 800293a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800293c:	2301      	movs	r3, #1
 800293e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002944:	2302      	movs	r3, #2
 8002946:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002948:	f107 030c 	add.w	r3, r7, #12
 800294c:	4619      	mov	r1, r3
 800294e:	480c      	ldr	r0, [pc, #48]	@ (8002980 <LCD_IO_Init+0xec>)
 8002950:	f001 fc28 	bl	80041a4 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002954:	2200      	movs	r2, #0
 8002956:	2104      	movs	r1, #4
 8002958:	4809      	ldr	r0, [pc, #36]	@ (8002980 <LCD_IO_Init+0xec>)
 800295a:	f001 fedb 	bl	8004714 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800295e:	2201      	movs	r2, #1
 8002960:	2104      	movs	r1, #4
 8002962:	4807      	ldr	r0, [pc, #28]	@ (8002980 <LCD_IO_Init+0xec>)
 8002964:	f001 fed6 	bl	8004714 <HAL_GPIO_WritePin>

    SPI_Init();
 8002968:	f7ff fef6 	bl	8002758 <SPI_Init>
  }
}
 800296c:	bf00      	nop
 800296e:	3720      	adds	r7, #32
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	20025a08 	.word	0x20025a08
 8002978:	40023800 	.word	0x40023800
 800297c:	40020c00 	.word	0x40020c00
 8002980:	40020800 	.word	0x40020800

08002984 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800298e:	2201      	movs	r2, #1
 8002990:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002994:	480a      	ldr	r0, [pc, #40]	@ (80029c0 <LCD_IO_WriteData+0x3c>)
 8002996:	f001 febd 	bl	8004714 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 800299a:	2200      	movs	r2, #0
 800299c:	2104      	movs	r1, #4
 800299e:	4809      	ldr	r0, [pc, #36]	@ (80029c4 <LCD_IO_WriteData+0x40>)
 80029a0:	f001 feb8 	bl	8004714 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff ff10 	bl	80027cc <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80029ac:	2201      	movs	r2, #1
 80029ae:	2104      	movs	r1, #4
 80029b0:	4804      	ldr	r0, [pc, #16]	@ (80029c4 <LCD_IO_WriteData+0x40>)
 80029b2:	f001 feaf 	bl	8004714 <HAL_GPIO_WritePin>
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40020c00 	.word	0x40020c00
 80029c4:	40020800 	.word	0x40020800

080029c8 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4603      	mov	r3, r0
 80029d0:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80029d2:	2200      	movs	r2, #0
 80029d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80029d8:	480a      	ldr	r0, [pc, #40]	@ (8002a04 <LCD_IO_WriteReg+0x3c>)
 80029da:	f001 fe9b 	bl	8004714 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80029de:	2200      	movs	r2, #0
 80029e0:	2104      	movs	r1, #4
 80029e2:	4809      	ldr	r0, [pc, #36]	@ (8002a08 <LCD_IO_WriteReg+0x40>)
 80029e4:	f001 fe96 	bl	8004714 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff feed 	bl	80027cc <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80029f2:	2201      	movs	r2, #1
 80029f4:	2104      	movs	r1, #4
 80029f6:	4804      	ldr	r0, [pc, #16]	@ (8002a08 <LCD_IO_WriteReg+0x40>)
 80029f8:	f001 fe8c 	bl	8004714 <HAL_GPIO_WritePin>
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40020c00 	.word	0x40020c00
 8002a08:	40020800 	.word	0x40020800

08002a0c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f001 fa8f 	bl	8003f38 <HAL_Delay>
}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a26:	f001 fa15 	bl	8003e54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a2a:	f000 f819 	bl	8002a60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a2e:	f000 fa09 	bl	8002e44 <MX_GPIO_Init>
  MX_LTDC_Init();
 8002a32:	f000 f8bf 	bl	8002bb4 <MX_LTDC_Init>
  MX_RNG_Init();
 8002a36:	f000 f96f 	bl	8002d18 <MX_RNG_Init>
  MX_TIM2_Init();
 8002a3a:	f000 f9b7 	bl	8002dac <MX_TIM2_Init>
  MX_SPI5_Init();
 8002a3e:	f000 f97f 	bl	8002d40 <MX_SPI5_Init>
  MX_I2C3_Init();
 8002a42:	f000 f877 	bl	8002b34 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 8002a46:	f7fe f8a1 	bl	8000b8c <ApplicationInit>
//  LCD_Visual_Demo();
  HAL_Delay(5000);
 8002a4a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002a4e:	f001 fa73 	bl	8003f38 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  gameInit();
 8002a52:	f7fe f9f5 	bl	8000e40 <gameInit>
	  Run_Game();
 8002a56:	f7fe f8f7 	bl	8000c48 <Run_Game>
	  gameInit();
 8002a5a:	bf00      	nop
 8002a5c:	e7f9      	b.n	8002a52 <main+0x30>
	...

08002a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b094      	sub	sp, #80	@ 0x50
 8002a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a66:	f107 0320 	add.w	r3, r7, #32
 8002a6a:	2230      	movs	r2, #48	@ 0x30
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f004 fe64 	bl	800773c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a74:	f107 030c 	add.w	r3, r7, #12
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a84:	2300      	movs	r3, #0
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	4b28      	ldr	r3, [pc, #160]	@ (8002b2c <SystemClock_Config+0xcc>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8c:	4a27      	ldr	r2, [pc, #156]	@ (8002b2c <SystemClock_Config+0xcc>)
 8002a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a92:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a94:	4b25      	ldr	r3, [pc, #148]	@ (8002b2c <SystemClock_Config+0xcc>)
 8002a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	4b22      	ldr	r3, [pc, #136]	@ (8002b30 <SystemClock_Config+0xd0>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a21      	ldr	r2, [pc, #132]	@ (8002b30 <SystemClock_Config+0xd0>)
 8002aaa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b30 <SystemClock_Config+0xd0>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ab8:	607b      	str	r3, [r7, #4]
 8002aba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002abc:	2301      	movs	r3, #1
 8002abe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ac0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002aca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002ad0:	2308      	movs	r3, #8
 8002ad2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002ad4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002ad8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ada:	2302      	movs	r3, #2
 8002adc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002ade:	2307      	movs	r3, #7
 8002ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ae2:	f107 0320 	add.w	r3, r7, #32
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f003 f98c 	bl	8005e04 <HAL_RCC_OscConfig>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002af2:	f000 fb55 	bl	80031a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002af6:	230f      	movs	r3, #15
 8002af8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002afa:	2302      	movs	r3, #2
 8002afc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002afe:	2300      	movs	r3, #0
 8002b00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b02:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b0e:	f107 030c 	add.w	r3, r7, #12
 8002b12:	2105      	movs	r1, #5
 8002b14:	4618      	mov	r0, r3
 8002b16:	f003 fbed 	bl	80062f4 <HAL_RCC_ClockConfig>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002b20:	f000 fb3e 	bl	80031a0 <Error_Handler>
  }
}
 8002b24:	bf00      	nop
 8002b26:	3750      	adds	r7, #80	@ 0x50
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	40007000 	.word	0x40007000

08002b34 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002b38:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8002bac <MX_I2C3_Init+0x78>)
 8002b3c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b40:	4a1b      	ldr	r2, [pc, #108]	@ (8002bb0 <MX_I2C3_Init+0x7c>)
 8002b42:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b44:	4b18      	ldr	r3, [pc, #96]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002b4a:	4b17      	ldr	r3, [pc, #92]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b50:	4b15      	ldr	r3, [pc, #84]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b52:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b56:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b58:	4b13      	ldr	r3, [pc, #76]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002b5e:	4b12      	ldr	r3, [pc, #72]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b64:	4b10      	ldr	r3, [pc, #64]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002b70:	480d      	ldr	r0, [pc, #52]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b72:	f001 fe01 	bl	8004778 <HAL_I2C_Init>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002b7c:	f000 fb10 	bl	80031a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b80:	2100      	movs	r1, #0
 8002b82:	4809      	ldr	r0, [pc, #36]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b84:	f002 fe1c 	bl	80057c0 <HAL_I2CEx_ConfigAnalogFilter>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8002b8e:	f000 fb07 	bl	80031a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002b92:	2100      	movs	r1, #0
 8002b94:	4804      	ldr	r0, [pc, #16]	@ (8002ba8 <MX_I2C3_Init+0x74>)
 8002b96:	f002 fe4f 	bl	8005838 <HAL_I2CEx_ConfigDigitalFilter>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8002ba0:	f000 fafe 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20025a0c 	.word	0x20025a0c
 8002bac:	40005c00 	.word	0x40005c00
 8002bb0:	000186a0 	.word	0x000186a0

08002bb4 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b09a      	sub	sp, #104	@ 0x68
 8002bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8002bba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002bbe:	2234      	movs	r2, #52	@ 0x34
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f004 fdba 	bl	800773c <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8002bc8:	463b      	mov	r3, r7
 8002bca:	2234      	movs	r2, #52	@ 0x34
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f004 fdb4 	bl	800773c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8002bd4:	4b4e      	ldr	r3, [pc, #312]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002bd6:	4a4f      	ldr	r2, [pc, #316]	@ (8002d14 <MX_LTDC_Init+0x160>)
 8002bd8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002bda:	4b4d      	ldr	r3, [pc, #308]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002be0:	4b4b      	ldr	r3, [pc, #300]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002be6:	4b4a      	ldr	r3, [pc, #296]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002bec:	4b48      	ldr	r3, [pc, #288]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8002bf2:	4b47      	ldr	r3, [pc, #284]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002bf4:	2207      	movs	r2, #7
 8002bf6:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8002bf8:	4b45      	ldr	r3, [pc, #276]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002bfa:	2203      	movs	r2, #3
 8002bfc:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8002bfe:	4b44      	ldr	r3, [pc, #272]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c00:	220e      	movs	r2, #14
 8002c02:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8002c04:	4b42      	ldr	r3, [pc, #264]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c06:	2205      	movs	r2, #5
 8002c08:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8002c0a:	4b41      	ldr	r3, [pc, #260]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c0c:	f240 228e 	movw	r2, #654	@ 0x28e
 8002c10:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8002c12:	4b3f      	ldr	r3, [pc, #252]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c14:	f240 12e5 	movw	r2, #485	@ 0x1e5
 8002c18:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 8002c1a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c1c:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8002c20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8002c22:	4b3b      	ldr	r3, [pc, #236]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c24:	f240 12e7 	movw	r2, #487	@ 0x1e7
 8002c28:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002c2a:	4b39      	ldr	r3, [pc, #228]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002c32:	4b37      	ldr	r3, [pc, #220]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002c3a:	4b35      	ldr	r3, [pc, #212]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002c42:	4833      	ldr	r0, [pc, #204]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002c44:	f002 fe38 	bl	80058b8 <HAL_LTDC_Init>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8002c4e:	f000 faa7 	bl	80031a0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002c62:	2300      	movs	r3, #0
 8002c64:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 8002c66:	2300      	movs	r3, #0
 8002c68:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002c6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c72:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002c74:	2305      	movs	r3, #5
 8002c76:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8002c80:	2300      	movs	r3, #0
 8002c82:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8002c84:	2300      	movs	r3, #0
 8002c86:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8002c96:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	481c      	ldr	r0, [pc, #112]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002ca0:	f002 feda 	bl	8005a58 <HAL_LTDC_ConfigLayer>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8002caa:	f000 fa79 	bl	80031a0 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002cca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cce:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8002cd0:	2305      	movs	r3, #5
 8002cd2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8002cf2:	463b      	mov	r3, r7
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	4805      	ldr	r0, [pc, #20]	@ (8002d10 <MX_LTDC_Init+0x15c>)
 8002cfa:	f002 fead 	bl	8005a58 <HAL_LTDC_ConfigLayer>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8002d04:	f000 fa4c 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8002d08:	bf00      	nop
 8002d0a:	3768      	adds	r7, #104	@ 0x68
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20025a60 	.word	0x20025a60
 8002d14:	40016800 	.word	0x40016800

08002d18 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002d1c:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <MX_RNG_Init+0x20>)
 8002d1e:	4a07      	ldr	r2, [pc, #28]	@ (8002d3c <MX_RNG_Init+0x24>)
 8002d20:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002d22:	4805      	ldr	r0, [pc, #20]	@ (8002d38 <MX_RNG_Init+0x20>)
 8002d24:	f003 feb2 	bl	8006a8c <HAL_RNG_Init>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8002d2e:	f000 fa37 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002d32:	bf00      	nop
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	20025b08 	.word	0x20025b08
 8002d3c:	50060800 	.word	0x50060800

08002d40 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002d44:	4b17      	ldr	r3, [pc, #92]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d46:	4a18      	ldr	r2, [pc, #96]	@ (8002da8 <MX_SPI5_Init+0x68>)
 8002d48:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002d4a:	4b16      	ldr	r3, [pc, #88]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d4c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d50:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002d52:	4b14      	ldr	r3, [pc, #80]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d58:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d5e:	4b11      	ldr	r3, [pc, #68]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d64:	4b0f      	ldr	r3, [pc, #60]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d70:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d72:	4b0c      	ldr	r3, [pc, #48]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d78:	4b0a      	ldr	r3, [pc, #40]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d7e:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d84:	4b07      	ldr	r3, [pc, #28]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8002d8a:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d8c:	220a      	movs	r2, #10
 8002d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002d90:	4804      	ldr	r0, [pc, #16]	@ (8002da4 <MX_SPI5_Init+0x64>)
 8002d92:	f003 fefb 	bl	8006b8c <HAL_SPI_Init>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8002d9c:	f000 fa00 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002da0:	bf00      	nop
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	20025b18 	.word	0x20025b18
 8002da8:	40015000 	.word	0x40015000

08002dac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002db2:	f107 0308 	add.w	r3, r7, #8
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	605a      	str	r2, [r3, #4]
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc0:	463b      	mov	r3, r7
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002dce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002ddc:	4b18      	ldr	r3, [pc, #96]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dde:	f04f 32ff 	mov.w	r2, #4294967295
 8002de2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de4:	4b16      	ldr	r3, [pc, #88]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dea:	4b15      	ldr	r3, [pc, #84]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002df0:	4813      	ldr	r0, [pc, #76]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002df2:	f004 f9ab 	bl	800714c <HAL_TIM_Base_Init>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002dfc:	f000 f9d0 	bl	80031a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e06:	f107 0308 	add.w	r3, r7, #8
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	480c      	ldr	r0, [pc, #48]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002e0e:	f004 f9ec 	bl	80071ea <HAL_TIM_ConfigClockSource>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002e18:	f000 f9c2 	bl	80031a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e20:	2300      	movs	r3, #0
 8002e22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e24:	463b      	mov	r3, r7
 8002e26:	4619      	mov	r1, r3
 8002e28:	4805      	ldr	r0, [pc, #20]	@ (8002e40 <MX_TIM2_Init+0x94>)
 8002e2a:	f004 fbeb 	bl	8007604 <HAL_TIMEx_MasterConfigSynchronization>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002e34:	f000 f9b4 	bl	80031a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e38:	bf00      	nop
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20025b70 	.word	0x20025b70

08002e44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08e      	sub	sp, #56	@ 0x38
 8002e48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	623b      	str	r3, [r7, #32]
 8002e5e:	4bb2      	ldr	r3, [pc, #712]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e62:	4ab1      	ldr	r2, [pc, #708]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e64:	f043 0304 	orr.w	r3, r3, #4
 8002e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e6a:	4baf      	ldr	r3, [pc, #700]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6e:	f003 0304 	and.w	r3, r3, #4
 8002e72:	623b      	str	r3, [r7, #32]
 8002e74:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e76:	2300      	movs	r3, #0
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	4bab      	ldr	r3, [pc, #684]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7e:	4aaa      	ldr	r2, [pc, #680]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e80:	f043 0320 	orr.w	r3, r3, #32
 8002e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e86:	4ba8      	ldr	r3, [pc, #672]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8a:	f003 0320 	and.w	r3, r3, #32
 8002e8e:	61fb      	str	r3, [r7, #28]
 8002e90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	61bb      	str	r3, [r7, #24]
 8002e96:	4ba4      	ldr	r3, [pc, #656]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9a:	4aa3      	ldr	r2, [pc, #652]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ea2:	4ba1      	ldr	r3, [pc, #644]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eaa:	61bb      	str	r3, [r7, #24]
 8002eac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	617b      	str	r3, [r7, #20]
 8002eb2:	4b9d      	ldr	r3, [pc, #628]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb6:	4a9c      	ldr	r2, [pc, #624]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ebe:	4b9a      	ldr	r3, [pc, #616]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	617b      	str	r3, [r7, #20]
 8002ec8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	4b96      	ldr	r3, [pc, #600]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	4a95      	ldr	r2, [pc, #596]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002ed4:	f043 0302 	orr.w	r3, r3, #2
 8002ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eda:	4b93      	ldr	r3, [pc, #588]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	613b      	str	r3, [r7, #16]
 8002ee4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	4b8f      	ldr	r3, [pc, #572]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eee:	4a8e      	ldr	r2, [pc, #568]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ef6:	4b8c      	ldr	r3, [pc, #560]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	60bb      	str	r3, [r7, #8]
 8002f06:	4b88      	ldr	r3, [pc, #544]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	4a87      	ldr	r2, [pc, #540]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002f0c:	f043 0310 	orr.w	r3, r3, #16
 8002f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f12:	4b85      	ldr	r3, [pc, #532]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	f003 0310 	and.w	r3, r3, #16
 8002f1a:	60bb      	str	r3, [r7, #8]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f1e:	2300      	movs	r3, #0
 8002f20:	607b      	str	r3, [r7, #4]
 8002f22:	4b81      	ldr	r3, [pc, #516]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f26:	4a80      	ldr	r2, [pc, #512]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002f28:	f043 0308 	orr.w	r3, r3, #8
 8002f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f2e:	4b7e      	ldr	r3, [pc, #504]	@ (8003128 <MX_GPIO_Init+0x2e4>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	607b      	str	r3, [r7, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2116      	movs	r1, #22
 8002f3e:	487b      	ldr	r0, [pc, #492]	@ (800312c <MX_GPIO_Init+0x2e8>)
 8002f40:	f001 fbe8 	bl	8004714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002f44:	2200      	movs	r2, #0
 8002f46:	2180      	movs	r1, #128	@ 0x80
 8002f48:	4879      	ldr	r0, [pc, #484]	@ (8003130 <MX_GPIO_Init+0x2ec>)
 8002f4a:	f001 fbe3 	bl	8004714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002f54:	4877      	ldr	r0, [pc, #476]	@ (8003134 <MX_GPIO_Init+0x2f0>)
 8002f56:	f001 fbdd 	bl	8004714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8002f60:	4875      	ldr	r0, [pc, #468]	@ (8003138 <MX_GPIO_Init+0x2f4>)
 8002f62:	f001 fbd7 	bl	8004714 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8002f66:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002f6a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f74:	2303      	movs	r3, #3
 8002f76:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f78:	230c      	movs	r3, #12
 8002f7a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f80:	4619      	mov	r1, r3
 8002f82:	486e      	ldr	r0, [pc, #440]	@ (800313c <MX_GPIO_Init+0x2f8>)
 8002f84:	f001 f90e 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f94:	2303      	movs	r3, #3
 8002f96:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f98:	230c      	movs	r3, #12
 8002f9a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8002f9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4862      	ldr	r0, [pc, #392]	@ (800312c <MX_GPIO_Init+0x2e8>)
 8002fa4:	f001 f8fe 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8002fa8:	2316      	movs	r3, #22
 8002faa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fac:	2301      	movs	r3, #1
 8002fae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	485b      	ldr	r0, [pc, #364]	@ (800312c <MX_GPIO_Init+0x2e8>)
 8002fc0:	f001 f8f0 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8002fc4:	f248 0307 	movw	r3, #32775	@ 0x8007
 8002fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002fca:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4855      	ldr	r0, [pc, #340]	@ (8003130 <MX_GPIO_Init+0x2ec>)
 8002fdc:	f001 f8e2 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8002fe0:	2380      	movs	r3, #128	@ 0x80
 8002fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fec:	2300      	movs	r3, #0
 8002fee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8002ff0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	484e      	ldr	r0, [pc, #312]	@ (8003130 <MX_GPIO_Init+0x2ec>)
 8002ff8:	f001 f8d4 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8002ffc:	2320      	movs	r3, #32
 8002ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003000:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8003004:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800300a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800300e:	4619      	mov	r1, r3
 8003010:	4846      	ldr	r0, [pc, #280]	@ (800312c <MX_GPIO_Init+0x2e8>)
 8003012:	f001 f8c7 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003016:	2304      	movs	r3, #4
 8003018:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800301a:	2300      	movs	r3, #0
 800301c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301e:	2300      	movs	r3, #0
 8003020:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003022:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003026:	4619      	mov	r1, r3
 8003028:	4845      	ldr	r0, [pc, #276]	@ (8003140 <MX_GPIO_Init+0x2fc>)
 800302a:	f001 f8bb 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800302e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003034:	2302      	movs	r3, #2
 8003036:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003038:	2300      	movs	r3, #0
 800303a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800303c:	2303      	movs	r3, #3
 800303e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003040:	230c      	movs	r3, #12
 8003042:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003044:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003048:	4619      	mov	r1, r3
 800304a:	483b      	ldr	r0, [pc, #236]	@ (8003138 <MX_GPIO_Init+0x2f4>)
 800304c:	f001 f8aa 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8003050:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003054:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003056:	2302      	movs	r3, #2
 8003058:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305a:	2300      	movs	r3, #0
 800305c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305e:	2303      	movs	r3, #3
 8003060:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003062:	230c      	movs	r3, #12
 8003064:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003066:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800306a:	4619      	mov	r1, r3
 800306c:	4835      	ldr	r0, [pc, #212]	@ (8003144 <MX_GPIO_Init+0x300>)
 800306e:	f001 f899 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8003072:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8003076:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003078:	2302      	movs	r3, #2
 800307a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307c:	2300      	movs	r3, #0
 800307e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003080:	2300      	movs	r3, #0
 8003082:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8003084:	230c      	movs	r3, #12
 8003086:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003088:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800308c:	4619      	mov	r1, r3
 800308e:	482c      	ldr	r0, [pc, #176]	@ (8003140 <MX_GPIO_Init+0x2fc>)
 8003090:	f001 f888 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8003094:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003098:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800309a:	2300      	movs	r3, #0
 800309c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309e:	2300      	movs	r3, #0
 80030a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80030a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030a6:	4619      	mov	r1, r3
 80030a8:	4825      	ldr	r0, [pc, #148]	@ (8003140 <MX_GPIO_Init+0x2fc>)
 80030aa:	f001 f87b 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80030ae:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80030b2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b4:	2302      	movs	r3, #2
 80030b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030bc:	2303      	movs	r3, #3
 80030be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80030c0:	230c      	movs	r3, #12
 80030c2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030c8:	4619      	mov	r1, r3
 80030ca:	481a      	ldr	r0, [pc, #104]	@ (8003134 <MX_GPIO_Init+0x2f0>)
 80030cc:	f001 f86a 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80030d0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030d6:	2300      	movs	r3, #0
 80030d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80030de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030e2:	4619      	mov	r1, r3
 80030e4:	4813      	ldr	r0, [pc, #76]	@ (8003134 <MX_GPIO_Init+0x2f0>)
 80030e6:	f001 f85d 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80030ea:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f0:	2301      	movs	r3, #1
 80030f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f8:	2300      	movs	r3, #0
 80030fa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003100:	4619      	mov	r1, r3
 8003102:	480c      	ldr	r0, [pc, #48]	@ (8003134 <MX_GPIO_Init+0x2f0>)
 8003104:	f001 f84e 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003108:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800310e:	2302      	movs	r3, #2
 8003110:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003112:	2300      	movs	r3, #0
 8003114:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003116:	2303      	movs	r3, #3
 8003118:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800311a:	2307      	movs	r3, #7
 800311c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800311e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003122:	4619      	mov	r1, r3
 8003124:	e010      	b.n	8003148 <MX_GPIO_Init+0x304>
 8003126:	bf00      	nop
 8003128:	40023800 	.word	0x40023800
 800312c:	40020800 	.word	0x40020800
 8003130:	40020000 	.word	0x40020000
 8003134:	40020c00 	.word	0x40020c00
 8003138:	40021800 	.word	0x40021800
 800313c:	40021400 	.word	0x40021400
 8003140:	40020400 	.word	0x40020400
 8003144:	40021000 	.word	0x40021000
 8003148:	4812      	ldr	r0, [pc, #72]	@ (8003194 <MX_GPIO_Init+0x350>)
 800314a:	f001 f82b 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800314e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003152:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003154:	2301      	movs	r3, #1
 8003156:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003158:	2300      	movs	r3, #0
 800315a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800315c:	2300      	movs	r3, #0
 800315e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003160:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003164:	4619      	mov	r1, r3
 8003166:	480c      	ldr	r0, [pc, #48]	@ (8003198 <MX_GPIO_Init+0x354>)
 8003168:	f001 f81c 	bl	80041a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800316c:	2360      	movs	r3, #96	@ 0x60
 800316e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003170:	2302      	movs	r3, #2
 8003172:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003174:	2300      	movs	r3, #0
 8003176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003178:	2303      	movs	r3, #3
 800317a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800317c:	230c      	movs	r3, #12
 800317e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003180:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003184:	4619      	mov	r1, r3
 8003186:	4805      	ldr	r0, [pc, #20]	@ (800319c <MX_GPIO_Init+0x358>)
 8003188:	f001 f80c 	bl	80041a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800318c:	bf00      	nop
 800318e:	3738      	adds	r7, #56	@ 0x38
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40020000 	.word	0x40020000
 8003198:	40021800 	.word	0x40021800
 800319c:	40020400 	.word	0x40020400

080031a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80031a4:	b672      	cpsid	i
}
 80031a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031a8:	bf00      	nop
 80031aa:	e7fd      	b.n	80031a8 <Error_Handler+0x8>

080031ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031b2:	2300      	movs	r3, #0
 80031b4:	607b      	str	r3, [r7, #4]
 80031b6:	4b10      	ldr	r3, [pc, #64]	@ (80031f8 <HAL_MspInit+0x4c>)
 80031b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ba:	4a0f      	ldr	r2, [pc, #60]	@ (80031f8 <HAL_MspInit+0x4c>)
 80031bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031c2:	4b0d      	ldr	r3, [pc, #52]	@ (80031f8 <HAL_MspInit+0x4c>)
 80031c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031ca:	607b      	str	r3, [r7, #4]
 80031cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031ce:	2300      	movs	r3, #0
 80031d0:	603b      	str	r3, [r7, #0]
 80031d2:	4b09      	ldr	r3, [pc, #36]	@ (80031f8 <HAL_MspInit+0x4c>)
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	4a08      	ldr	r2, [pc, #32]	@ (80031f8 <HAL_MspInit+0x4c>)
 80031d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80031de:	4b06      	ldr	r3, [pc, #24]	@ (80031f8 <HAL_MspInit+0x4c>)
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031e6:	603b      	str	r3, [r7, #0]
 80031e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80031ea:	2007      	movs	r0, #7
 80031ec:	f000 ff98 	bl	8004120 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031f0:	bf00      	nop
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40023800 	.word	0x40023800

080031fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b08a      	sub	sp, #40	@ 0x28
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003204:	f107 0314 	add.w	r3, r7, #20
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	605a      	str	r2, [r3, #4]
 800320e:	609a      	str	r2, [r3, #8]
 8003210:	60da      	str	r2, [r3, #12]
 8003212:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a29      	ldr	r2, [pc, #164]	@ (80032c0 <HAL_I2C_MspInit+0xc4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d14b      	bne.n	80032b6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800321e:	2300      	movs	r3, #0
 8003220:	613b      	str	r3, [r7, #16]
 8003222:	4b28      	ldr	r3, [pc, #160]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 8003224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003226:	4a27      	ldr	r2, [pc, #156]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 8003228:	f043 0304 	orr.w	r3, r3, #4
 800322c:	6313      	str	r3, [r2, #48]	@ 0x30
 800322e:	4b25      	ldr	r3, [pc, #148]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 8003230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	613b      	str	r3, [r7, #16]
 8003238:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	4b21      	ldr	r3, [pc, #132]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 8003240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003242:	4a20      	ldr	r2, [pc, #128]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 8003244:	f043 0301 	orr.w	r3, r3, #1
 8003248:	6313      	str	r3, [r2, #48]	@ 0x30
 800324a:	4b1e      	ldr	r3, [pc, #120]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 800324c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003256:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800325a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800325c:	2312      	movs	r3, #18
 800325e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003260:	2300      	movs	r3, #0
 8003262:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003264:	2300      	movs	r3, #0
 8003266:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003268:	2304      	movs	r3, #4
 800326a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800326c:	f107 0314 	add.w	r3, r7, #20
 8003270:	4619      	mov	r1, r3
 8003272:	4815      	ldr	r0, [pc, #84]	@ (80032c8 <HAL_I2C_MspInit+0xcc>)
 8003274:	f000 ff96 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003278:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800327c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800327e:	2312      	movs	r3, #18
 8003280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003282:	2300      	movs	r3, #0
 8003284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003286:	2300      	movs	r3, #0
 8003288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800328a:	2304      	movs	r3, #4
 800328c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800328e:	f107 0314 	add.w	r3, r7, #20
 8003292:	4619      	mov	r1, r3
 8003294:	480d      	ldr	r0, [pc, #52]	@ (80032cc <HAL_I2C_MspInit+0xd0>)
 8003296:	f000 ff85 	bl	80041a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800329a:	2300      	movs	r3, #0
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	4b09      	ldr	r3, [pc, #36]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	4a08      	ldr	r2, [pc, #32]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 80032a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80032aa:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <HAL_I2C_MspInit+0xc8>)
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032b2:	60bb      	str	r3, [r7, #8]
 80032b4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80032b6:	bf00      	nop
 80032b8:	3728      	adds	r7, #40	@ 0x28
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40005c00 	.word	0x40005c00
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40020800 	.word	0x40020800
 80032cc:	40020000 	.word	0x40020000

080032d0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b09a      	sub	sp, #104	@ 0x68
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	605a      	str	r2, [r3, #4]
 80032e2:	609a      	str	r2, [r3, #8]
 80032e4:	60da      	str	r2, [r3, #12]
 80032e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032ec:	2230      	movs	r2, #48	@ 0x30
 80032ee:	2100      	movs	r1, #0
 80032f0:	4618      	mov	r0, r3
 80032f2:	f004 fa23 	bl	800773c <memset>
  if(hltdc->Instance==LTDC)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a81      	ldr	r2, [pc, #516]	@ (8003500 <HAL_LTDC_MspInit+0x230>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	f040 80fb 	bne.w	80034f8 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003302:	2308      	movs	r3, #8
 8003304:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8003306:	23c8      	movs	r3, #200	@ 0xc8
 8003308:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800330a:	2302      	movs	r3, #2
 800330c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 800330e:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003312:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003318:	4618      	mov	r0, r3
 800331a:	f003 f9f7 	bl	800670c <HAL_RCCEx_PeriphCLKConfig>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8003324:	f7ff ff3c 	bl	80031a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003328:	2300      	movs	r3, #0
 800332a:	623b      	str	r3, [r7, #32]
 800332c:	4b75      	ldr	r3, [pc, #468]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 800332e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003330:	4a74      	ldr	r2, [pc, #464]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 8003332:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003336:	6453      	str	r3, [r2, #68]	@ 0x44
 8003338:	4b72      	ldr	r3, [pc, #456]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 800333a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003340:	623b      	str	r3, [r7, #32]
 8003342:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003344:	2300      	movs	r3, #0
 8003346:	61fb      	str	r3, [r7, #28]
 8003348:	4b6e      	ldr	r3, [pc, #440]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 800334a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334c:	4a6d      	ldr	r2, [pc, #436]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 800334e:	f043 0320 	orr.w	r3, r3, #32
 8003352:	6313      	str	r3, [r2, #48]	@ 0x30
 8003354:	4b6b      	ldr	r3, [pc, #428]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 8003356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003358:	f003 0320 	and.w	r3, r3, #32
 800335c:	61fb      	str	r3, [r7, #28]
 800335e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003360:	2300      	movs	r3, #0
 8003362:	61bb      	str	r3, [r7, #24]
 8003364:	4b67      	ldr	r3, [pc, #412]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 8003366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003368:	4a66      	ldr	r2, [pc, #408]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 800336a:	f043 0301 	orr.w	r3, r3, #1
 800336e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003370:	4b64      	ldr	r3, [pc, #400]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 8003372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	61bb      	str	r3, [r7, #24]
 800337a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	4b60      	ldr	r3, [pc, #384]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 8003382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003384:	4a5f      	ldr	r2, [pc, #380]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 8003386:	f043 0302 	orr.w	r3, r3, #2
 800338a:	6313      	str	r3, [r2, #48]	@ 0x30
 800338c:	4b5d      	ldr	r3, [pc, #372]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 800338e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003398:	2300      	movs	r3, #0
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	4b59      	ldr	r3, [pc, #356]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 800339e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a0:	4a58      	ldr	r2, [pc, #352]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a8:	4b56      	ldr	r3, [pc, #344]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033b4:	2300      	movs	r3, #0
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	4b52      	ldr	r3, [pc, #328]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033bc:	4a51      	ldr	r2, [pc, #324]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033be:	f043 0304 	orr.w	r3, r3, #4
 80033c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80033c4:	4b4f      	ldr	r3, [pc, #316]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c8:	f003 0304 	and.w	r3, r3, #4
 80033cc:	60fb      	str	r3, [r7, #12]
 80033ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033d0:	2300      	movs	r3, #0
 80033d2:	60bb      	str	r3, [r7, #8]
 80033d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d8:	4a4a      	ldr	r2, [pc, #296]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033da:	f043 0308 	orr.w	r3, r3, #8
 80033de:	6313      	str	r3, [r2, #48]	@ 0x30
 80033e0:	4b48      	ldr	r3, [pc, #288]	@ (8003504 <HAL_LTDC_MspInit+0x234>)
 80033e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e4:	f003 0308 	and.w	r3, r3, #8
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80033ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033f0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f2:	2302      	movs	r3, #2
 80033f4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033fa:	2300      	movs	r3, #0
 80033fc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80033fe:	230e      	movs	r3, #14
 8003400:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003402:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003406:	4619      	mov	r1, r3
 8003408:	483f      	ldr	r0, [pc, #252]	@ (8003508 <HAL_LTDC_MspInit+0x238>)
 800340a:	f000 fecb 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800340e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8003412:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003414:	2302      	movs	r3, #2
 8003416:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341c:	2300      	movs	r3, #0
 800341e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003420:	230e      	movs	r3, #14
 8003422:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003424:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003428:	4619      	mov	r1, r3
 800342a:	4838      	ldr	r0, [pc, #224]	@ (800350c <HAL_LTDC_MspInit+0x23c>)
 800342c:	f000 feba 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8003430:	2303      	movs	r3, #3
 8003432:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003434:	2302      	movs	r3, #2
 8003436:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003438:	2300      	movs	r3, #0
 800343a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343c:	2300      	movs	r3, #0
 800343e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003440:	2309      	movs	r3, #9
 8003442:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003444:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003448:	4619      	mov	r1, r3
 800344a:	4831      	ldr	r0, [pc, #196]	@ (8003510 <HAL_LTDC_MspInit+0x240>)
 800344c:	f000 feaa 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8003450:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003454:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003456:	2302      	movs	r3, #2
 8003458:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345a:	2300      	movs	r3, #0
 800345c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345e:	2300      	movs	r3, #0
 8003460:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003462:	230e      	movs	r3, #14
 8003464:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003466:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800346a:	4619      	mov	r1, r3
 800346c:	4828      	ldr	r0, [pc, #160]	@ (8003510 <HAL_LTDC_MspInit+0x240>)
 800346e:	f000 fe99 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8003472:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8003476:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003478:	2302      	movs	r3, #2
 800347a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347c:	2300      	movs	r3, #0
 800347e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003480:	2300      	movs	r3, #0
 8003482:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003484:	230e      	movs	r3, #14
 8003486:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003488:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800348c:	4619      	mov	r1, r3
 800348e:	4821      	ldr	r0, [pc, #132]	@ (8003514 <HAL_LTDC_MspInit+0x244>)
 8003490:	f000 fe88 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8003494:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8003498:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800349a:	2302      	movs	r3, #2
 800349c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034a2:	2300      	movs	r3, #0
 80034a4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80034a6:	230e      	movs	r3, #14
 80034a8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034aa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034ae:	4619      	mov	r1, r3
 80034b0:	4819      	ldr	r0, [pc, #100]	@ (8003518 <HAL_LTDC_MspInit+0x248>)
 80034b2:	f000 fe77 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80034b6:	2348      	movs	r3, #72	@ 0x48
 80034b8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ba:	2302      	movs	r3, #2
 80034bc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034be:	2300      	movs	r3, #0
 80034c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c2:	2300      	movs	r3, #0
 80034c4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80034c6:	230e      	movs	r3, #14
 80034c8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034ce:	4619      	mov	r1, r3
 80034d0:	4812      	ldr	r0, [pc, #72]	@ (800351c <HAL_LTDC_MspInit+0x24c>)
 80034d2:	f000 fe67 	bl	80041a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80034d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80034da:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034dc:	2302      	movs	r3, #2
 80034de:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e0:	2300      	movs	r3, #0
 80034e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e4:	2300      	movs	r3, #0
 80034e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80034e8:	2309      	movs	r3, #9
 80034ea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80034ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034f0:	4619      	mov	r1, r3
 80034f2:	4808      	ldr	r0, [pc, #32]	@ (8003514 <HAL_LTDC_MspInit+0x244>)
 80034f4:	f000 fe56 	bl	80041a4 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 80034f8:	bf00      	nop
 80034fa:	3768      	adds	r7, #104	@ 0x68
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40016800 	.word	0x40016800
 8003504:	40023800 	.word	0x40023800
 8003508:	40021400 	.word	0x40021400
 800350c:	40020000 	.word	0x40020000
 8003510:	40020400 	.word	0x40020400
 8003514:	40021800 	.word	0x40021800
 8003518:	40020800 	.word	0x40020800
 800351c:	40020c00 	.word	0x40020c00

08003520 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a0b      	ldr	r2, [pc, #44]	@ (800355c <HAL_RNG_MspInit+0x3c>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d10d      	bne.n	800354e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	4b0a      	ldr	r3, [pc, #40]	@ (8003560 <HAL_RNG_MspInit+0x40>)
 8003538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800353a:	4a09      	ldr	r2, [pc, #36]	@ (8003560 <HAL_RNG_MspInit+0x40>)
 800353c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003540:	6353      	str	r3, [r2, #52]	@ 0x34
 8003542:	4b07      	ldr	r3, [pc, #28]	@ (8003560 <HAL_RNG_MspInit+0x40>)
 8003544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 800354e:	bf00      	nop
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	50060800 	.word	0x50060800
 8003560:	40023800 	.word	0x40023800

08003564 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b08a      	sub	sp, #40	@ 0x28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800356c:	f107 0314 	add.w	r3, r7, #20
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	605a      	str	r2, [r3, #4]
 8003576:	609a      	str	r2, [r3, #8]
 8003578:	60da      	str	r2, [r3, #12]
 800357a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a19      	ldr	r2, [pc, #100]	@ (80035e8 <HAL_SPI_MspInit+0x84>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d12c      	bne.n	80035e0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
 800358a:	4b18      	ldr	r3, [pc, #96]	@ (80035ec <HAL_SPI_MspInit+0x88>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358e:	4a17      	ldr	r2, [pc, #92]	@ (80035ec <HAL_SPI_MspInit+0x88>)
 8003590:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003594:	6453      	str	r3, [r2, #68]	@ 0x44
 8003596:	4b15      	ldr	r3, [pc, #84]	@ (80035ec <HAL_SPI_MspInit+0x88>)
 8003598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800359e:	613b      	str	r3, [r7, #16]
 80035a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80035a2:	2300      	movs	r3, #0
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	4b11      	ldr	r3, [pc, #68]	@ (80035ec <HAL_SPI_MspInit+0x88>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	4a10      	ldr	r2, [pc, #64]	@ (80035ec <HAL_SPI_MspInit+0x88>)
 80035ac:	f043 0320 	orr.w	r3, r3, #32
 80035b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035b2:	4b0e      	ldr	r3, [pc, #56]	@ (80035ec <HAL_SPI_MspInit+0x88>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	f003 0320 	and.w	r3, r3, #32
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80035be:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80035c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c4:	2302      	movs	r3, #2
 80035c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035cc:	2300      	movs	r3, #0
 80035ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80035d0:	2305      	movs	r3, #5
 80035d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80035d4:	f107 0314 	add.w	r3, r7, #20
 80035d8:	4619      	mov	r1, r3
 80035da:	4805      	ldr	r0, [pc, #20]	@ (80035f0 <HAL_SPI_MspInit+0x8c>)
 80035dc:	f000 fde2 	bl	80041a4 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80035e0:	bf00      	nop
 80035e2:	3728      	adds	r7, #40	@ 0x28
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	40015000 	.word	0x40015000
 80035ec:	40023800 	.word	0x40023800
 80035f0:	40021400 	.word	0x40021400

080035f4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a08      	ldr	r2, [pc, #32]	@ (8003624 <HAL_SPI_MspDeInit+0x30>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d10a      	bne.n	800361c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8003606:	4b08      	ldr	r3, [pc, #32]	@ (8003628 <HAL_SPI_MspDeInit+0x34>)
 8003608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360a:	4a07      	ldr	r2, [pc, #28]	@ (8003628 <HAL_SPI_MspDeInit+0x34>)
 800360c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003610:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8003612:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8003616:	4805      	ldr	r0, [pc, #20]	@ (800362c <HAL_SPI_MspDeInit+0x38>)
 8003618:	f000 ff70 	bl	80044fc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 800361c:	bf00      	nop
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	40015000 	.word	0x40015000
 8003628:	40023800 	.word	0x40023800
 800362c:	40021400 	.word	0x40021400

08003630 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003640:	d10d      	bne.n	800365e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	60fb      	str	r3, [r7, #12]
 8003646:	4b09      	ldr	r3, [pc, #36]	@ (800366c <HAL_TIM_Base_MspInit+0x3c>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364a:	4a08      	ldr	r2, [pc, #32]	@ (800366c <HAL_TIM_Base_MspInit+0x3c>)
 800364c:	f043 0301 	orr.w	r3, r3, #1
 8003650:	6413      	str	r3, [r2, #64]	@ 0x40
 8003652:	4b06      	ldr	r3, [pc, #24]	@ (800366c <HAL_TIM_Base_MspInit+0x3c>)
 8003654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800365e:	bf00      	nop
 8003660:	3714      	adds	r7, #20
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40023800 	.word	0x40023800

08003670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003674:	bf00      	nop
 8003676:	e7fd      	b.n	8003674 <NMI_Handler+0x4>

08003678 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800367c:	bf00      	nop
 800367e:	e7fd      	b.n	800367c <HardFault_Handler+0x4>

08003680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003684:	bf00      	nop
 8003686:	e7fd      	b.n	8003684 <MemManage_Handler+0x4>

08003688 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800368c:	bf00      	nop
 800368e:	e7fd      	b.n	800368c <BusFault_Handler+0x4>

08003690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003694:	bf00      	nop
 8003696:	e7fd      	b.n	8003694 <UsageFault_Handler+0x4>

08003698 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800369c:	bf00      	nop
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036a6:	b480      	push	{r7}
 80036a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036aa:	bf00      	nop
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036b8:	bf00      	nop
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr

080036c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036c6:	f000 fc17 	bl	8003ef8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036ca:	bf00      	nop
 80036cc:	bd80      	pop	{r7, pc}

080036ce <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 80036d4:	f000 f9ce 	bl	8003a74 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 80036d8:	f000 f98e 	bl	80039f8 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 80036dc:	2202      	movs	r2, #2
 80036de:	2103      	movs	r1, #3
 80036e0:	2082      	movs	r0, #130	@ 0x82
 80036e2:	f000 fa1b 	bl	8003b1c <I2C3_Write>
    HAL_Delay(5);
 80036e6:	2005      	movs	r0, #5
 80036e8:	f000 fc26 	bl	8003f38 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 80036ec:	2200      	movs	r2, #0
 80036ee:	2103      	movs	r1, #3
 80036f0:	2082      	movs	r0, #130	@ 0x82
 80036f2:	f000 fa13 	bl	8003b1c <I2C3_Write>
    HAL_Delay(2);
 80036f6:	2002      	movs	r0, #2
 80036f8:	f000 fc1e 	bl	8003f38 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 80036fc:	1cba      	adds	r2, r7, #2
 80036fe:	2302      	movs	r3, #2
 8003700:	2100      	movs	r1, #0
 8003702:	2082      	movs	r0, #130	@ 0x82
 8003704:	f000 fa5a 	bl	8003bbc <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8003708:	887b      	ldrh	r3, [r7, #2]
 800370a:	021b      	lsls	r3, r3, #8
 800370c:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 800370e:	887b      	ldrh	r3, [r7, #2]
 8003710:	0a1b      	lsrs	r3, r3, #8
 8003712:	b29a      	uxth	r2, r3
 8003714:	88fb      	ldrh	r3, [r7, #6]
 8003716:	4313      	orrs	r3, r2
 8003718:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 800371a:	88fb      	ldrh	r3, [r7, #6]
 800371c:	f640 0211 	movw	r2, #2065	@ 0x811
 8003720:	4293      	cmp	r3, r2
 8003722:	d001      	beq.n	8003728 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8003724:	2303      	movs	r3, #3
 8003726:	e075      	b.n	8003814 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8003728:	2202      	movs	r2, #2
 800372a:	2103      	movs	r1, #3
 800372c:	2082      	movs	r0, #130	@ 0x82
 800372e:	f000 f9f5 	bl	8003b1c <I2C3_Write>
    HAL_Delay(5);
 8003732:	2005      	movs	r0, #5
 8003734:	f000 fc00 	bl	8003f38 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8003738:	2200      	movs	r2, #0
 800373a:	2103      	movs	r1, #3
 800373c:	2082      	movs	r0, #130	@ 0x82
 800373e:	f000 f9ed 	bl	8003b1c <I2C3_Write>
    HAL_Delay(2);
 8003742:	2002      	movs	r0, #2
 8003744:	f000 fbf8 	bl	8003f38 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8003748:	2004      	movs	r0, #4
 800374a:	f000 f867 	bl	800381c <STMPE811_Read>
 800374e:	4603      	mov	r3, r0
 8003750:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8003752:	797b      	ldrb	r3, [r7, #5]
 8003754:	f023 0301 	bic.w	r3, r3, #1
 8003758:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800375a:	797b      	ldrb	r3, [r7, #5]
 800375c:	461a      	mov	r2, r3
 800375e:	2104      	movs	r1, #4
 8003760:	2082      	movs	r0, #130	@ 0x82
 8003762:	f000 f9db 	bl	8003b1c <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8003766:	2004      	movs	r0, #4
 8003768:	f000 f858 	bl	800381c <STMPE811_Read>
 800376c:	4603      	mov	r3, r0
 800376e:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8003770:	797b      	ldrb	r3, [r7, #5]
 8003772:	f023 0302 	bic.w	r3, r3, #2
 8003776:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8003778:	797b      	ldrb	r3, [r7, #5]
 800377a:	461a      	mov	r2, r3
 800377c:	2104      	movs	r1, #4
 800377e:	2082      	movs	r0, #130	@ 0x82
 8003780:	f000 f9cc 	bl	8003b1c <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8003784:	2249      	movs	r2, #73	@ 0x49
 8003786:	2120      	movs	r1, #32
 8003788:	2082      	movs	r0, #130	@ 0x82
 800378a:	f000 f9c7 	bl	8003b1c <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 800378e:	2002      	movs	r0, #2
 8003790:	f000 fbd2 	bl	8003f38 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8003794:	2201      	movs	r2, #1
 8003796:	2121      	movs	r1, #33	@ 0x21
 8003798:	2082      	movs	r0, #130	@ 0x82
 800379a:	f000 f9bf 	bl	8003b1c <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 800379e:	2017      	movs	r0, #23
 80037a0:	f000 f83c 	bl	800381c <STMPE811_Read>
 80037a4:	4603      	mov	r3, r0
 80037a6:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 80037a8:	797b      	ldrb	r3, [r7, #5]
 80037aa:	f043 031e 	orr.w	r3, r3, #30
 80037ae:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 80037b0:	797b      	ldrb	r3, [r7, #5]
 80037b2:	461a      	mov	r2, r3
 80037b4:	2117      	movs	r1, #23
 80037b6:	2082      	movs	r0, #130	@ 0x82
 80037b8:	f000 f9b0 	bl	8003b1c <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 80037bc:	229a      	movs	r2, #154	@ 0x9a
 80037be:	2141      	movs	r1, #65	@ 0x41
 80037c0:	2082      	movs	r0, #130	@ 0x82
 80037c2:	f000 f9ab 	bl	8003b1c <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 80037c6:	2201      	movs	r2, #1
 80037c8:	214a      	movs	r1, #74	@ 0x4a
 80037ca:	2082      	movs	r0, #130	@ 0x82
 80037cc:	f000 f9a6 	bl	8003b1c <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80037d0:	2201      	movs	r2, #1
 80037d2:	214b      	movs	r1, #75	@ 0x4b
 80037d4:	2082      	movs	r0, #130	@ 0x82
 80037d6:	f000 f9a1 	bl	8003b1c <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80037da:	2200      	movs	r2, #0
 80037dc:	214b      	movs	r1, #75	@ 0x4b
 80037de:	2082      	movs	r0, #130	@ 0x82
 80037e0:	f000 f99c 	bl	8003b1c <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 80037e4:	2201      	movs	r2, #1
 80037e6:	2156      	movs	r1, #86	@ 0x56
 80037e8:	2082      	movs	r0, #130	@ 0x82
 80037ea:	f000 f997 	bl	8003b1c <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 80037ee:	2201      	movs	r2, #1
 80037f0:	2158      	movs	r1, #88	@ 0x58
 80037f2:	2082      	movs	r0, #130	@ 0x82
 80037f4:	f000 f992 	bl	8003b1c <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 80037f8:	2203      	movs	r2, #3
 80037fa:	2140      	movs	r1, #64	@ 0x40
 80037fc:	2082      	movs	r0, #130	@ 0x82
 80037fe:	f000 f98d 	bl	8003b1c <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8003802:	22ff      	movs	r2, #255	@ 0xff
 8003804:	210b      	movs	r1, #11
 8003806:	2082      	movs	r0, #130	@ 0x82
 8003808:	f000 f988 	bl	8003b1c <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 800380c:	20c8      	movs	r0, #200	@ 0xc8
 800380e:	f000 fb93 	bl	8003f38 <HAL_Delay>

    return STMPE811_State_Ok;
 8003812:	2302      	movs	r3, #2

}
 8003814:	4618      	mov	r0, r3
 8003816:	3708      	adds	r7, #8
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8003826:	f107 020f 	add.w	r2, r7, #15
 800382a:	79fb      	ldrb	r3, [r7, #7]
 800382c:	4619      	mov	r1, r3
 800382e:	2082      	movs	r0, #130	@ 0x82
 8003830:	f000 f99e 	bl	8003b70 <I2C3_Read>

    return readData;
 8003834:	7bfb      	ldrb	r3, [r7, #15]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}

0800383e <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b084      	sub	sp, #16
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	791a      	ldrb	r2, [r3, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 800384e:	2040      	movs	r0, #64	@ 0x40
 8003850:	f7ff ffe4 	bl	800381c <STMPE811_Read>
 8003854:	4603      	mov	r3, r0
 8003856:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8003858:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800385c:	2b00      	cmp	r3, #0
 800385e:	db0e      	blt.n	800387e <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003866:	2201      	movs	r2, #1
 8003868:	214b      	movs	r1, #75	@ 0x4b
 800386a:	2082      	movs	r0, #130	@ 0x82
 800386c:	f000 f956 	bl	8003b1c <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003870:	2200      	movs	r2, #0
 8003872:	214b      	movs	r1, #75	@ 0x4b
 8003874:	2082      	movs	r0, #130	@ 0x82
 8003876:	f000 f951 	bl	8003b1c <I2C3_Write>

        return STMPE811_State_Released;
 800387a:	2301      	movs	r3, #1
 800387c:	e0a7      	b.n	80039ce <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	799b      	ldrb	r3, [r3, #6]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d117      	bne.n	80038b6 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f000 f9b8 	bl	8003c00 <TM_STMPE811_ReadX>
 8003890:	4603      	mov	r3, r0
 8003892:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003896:	b29a      	uxth	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	885b      	ldrh	r3, [r3, #2]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f000 fa0b 	bl	8003cbc <TM_STMPE811_ReadY>
 80038a6:	4603      	mov	r3, r0
 80038a8:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80038ac:	3301      	adds	r3, #1
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	805a      	strh	r2, [r3, #2]
 80038b4:	e048      	b.n	8003948 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	799b      	ldrb	r3, [r3, #6]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d112      	bne.n	80038e4 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	881b      	ldrh	r3, [r3, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 f99c 	bl	8003c00 <TM_STMPE811_ReadX>
 80038c8:	4603      	mov	r3, r0
 80038ca:	461a      	mov	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	885b      	ldrh	r3, [r3, #2]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 f9f1 	bl	8003cbc <TM_STMPE811_ReadY>
 80038da:	4603      	mov	r3, r0
 80038dc:	461a      	mov	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	805a      	strh	r2, [r3, #2]
 80038e2:	e031      	b.n	8003948 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	799b      	ldrb	r3, [r3, #6]
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d115      	bne.n	8003918 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	885b      	ldrh	r3, [r3, #2]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 f985 	bl	8003c00 <TM_STMPE811_ReadX>
 80038f6:	4603      	mov	r3, r0
 80038f8:	461a      	mov	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	881b      	ldrh	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f000 f9da 	bl	8003cbc <TM_STMPE811_ReadY>
 8003908:	4603      	mov	r3, r0
 800390a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800390e:	3301      	adds	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	801a      	strh	r2, [r3, #0]
 8003916:	e017      	b.n	8003948 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	799b      	ldrb	r3, [r3, #6]
 800391c:	2b03      	cmp	r3, #3
 800391e:	d113      	bne.n	8003948 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	881b      	ldrh	r3, [r3, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	f000 f96b 	bl	8003c00 <TM_STMPE811_ReadX>
 800392a:	4603      	mov	r3, r0
 800392c:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8003930:	b29a      	uxth	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	881b      	ldrh	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f000 f9be 	bl	8003cbc <TM_STMPE811_ReadY>
 8003940:	4603      	mov	r3, r0
 8003942:	461a      	mov	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8003948:	2201      	movs	r2, #1
 800394a:	214b      	movs	r1, #75	@ 0x4b
 800394c:	2082      	movs	r0, #130	@ 0x82
 800394e:	f000 f8e5 	bl	8003b1c <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8003952:	2200      	movs	r2, #0
 8003954:	214b      	movs	r1, #75	@ 0x4b
 8003956:	2082      	movs	r0, #130	@ 0x82
 8003958:	f000 f8e0 	bl	8003b1c <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	799b      	ldrb	r3, [r3, #6]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <STMPE811_ReadTouch+0x12e>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	799b      	ldrb	r3, [r3, #6]
 8003968:	2b01      	cmp	r3, #1
 800396a:	d115      	bne.n	8003998 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	881b      	ldrh	r3, [r3, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d027      	beq.n	80039c4 <STMPE811_ReadTouch+0x186>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	881b      	ldrh	r3, [r3, #0]
 8003978:	2bee      	cmp	r3, #238	@ 0xee
 800397a:	d823      	bhi.n	80039c4 <STMPE811_ReadTouch+0x186>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	885b      	ldrh	r3, [r3, #2]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d01f      	beq.n	80039c4 <STMPE811_ReadTouch+0x186>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	885b      	ldrh	r3, [r3, #2]
 8003988:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800398c:	d81a      	bhi.n	80039c4 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8003994:	2300      	movs	r3, #0
 8003996:	e01a      	b.n	80039ce <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d012      	beq.n	80039c6 <STMPE811_ReadTouch+0x188>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	881b      	ldrh	r3, [r3, #0]
 80039a4:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80039a8:	d80d      	bhi.n	80039c6 <STMPE811_ReadTouch+0x188>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	885b      	ldrh	r3, [r3, #2]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d009      	beq.n	80039c6 <STMPE811_ReadTouch+0x188>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	885b      	ldrh	r3, [r3, #2]
 80039b6:	2bee      	cmp	r3, #238	@ 0xee
 80039b8:	d805      	bhi.n	80039c6 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80039c0:	2300      	movs	r3, #0
 80039c2:	e004      	b.n	80039ce <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80039c4:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80039cc:	2301      	movs	r3, #1
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80039dc:	4b05      	ldr	r3, [pc, #20]	@ (80039f4 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 80039e4:	bf00      	nop
 80039e6:	e7fd      	b.n	80039e4 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 80039e8:	bf00      	nop
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	20025c0c 	.word	0x20025c0c

080039f8 <I2C3_Init>:

static void I2C3_Init()
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 80039fe:	2300      	movs	r3, #0
 8003a00:	603b      	str	r3, [r7, #0]
 8003a02:	4b18      	ldr	r3, [pc, #96]	@ (8003a64 <I2C3_Init+0x6c>)
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	4a17      	ldr	r2, [pc, #92]	@ (8003a64 <I2C3_Init+0x6c>)
 8003a08:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a0e:	4b15      	ldr	r3, [pc, #84]	@ (8003a64 <I2C3_Init+0x6c>)
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8003a1a:	4b13      	ldr	r3, [pc, #76]	@ (8003a68 <I2C3_Init+0x70>)
 8003a1c:	4a13      	ldr	r2, [pc, #76]	@ (8003a6c <I2C3_Init+0x74>)
 8003a1e:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8003a20:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <I2C3_Init+0x70>)
 8003a22:	4a13      	ldr	r2, [pc, #76]	@ (8003a70 <I2C3_Init+0x78>)
 8003a24:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003a26:	4b10      	ldr	r3, [pc, #64]	@ (8003a68 <I2C3_Init+0x70>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8003a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a68 <I2C3_Init+0x70>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a32:	4b0d      	ldr	r3, [pc, #52]	@ (8003a68 <I2C3_Init+0x70>)
 8003a34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a38:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <I2C3_Init+0x70>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003a40:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <I2C3_Init+0x70>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8003a46:	4808      	ldr	r0, [pc, #32]	@ (8003a68 <I2C3_Init+0x70>)
 8003a48:	f000 fe96 	bl	8004778 <HAL_I2C_Init>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8003a50:	79fb      	ldrb	r3, [r7, #7]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8003a56:	bf00      	nop
 8003a58:	e7fd      	b.n	8003a56 <I2C3_Init+0x5e>
    }
    return;
 8003a5a:	bf00      	nop
}
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40023800 	.word	0x40023800
 8003a68:	20025bb8 	.word	0x20025bb8
 8003a6c:	40005c00 	.word	0x40005c00
 8003a70:	000186a0 	.word	0x000186a0

08003a74 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b088      	sub	sp, #32
 8003a78:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a7a:	f107 030c 	add.w	r3, r7, #12
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	605a      	str	r2, [r3, #4]
 8003a84:	609a      	str	r2, [r3, #8]
 8003a86:	60da      	str	r2, [r3, #12]
 8003a88:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	4b20      	ldr	r3, [pc, #128]	@ (8003b10 <I2C3_MspInit+0x9c>)
 8003a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a92:	4a1f      	ldr	r2, [pc, #124]	@ (8003b10 <I2C3_MspInit+0x9c>)
 8003a94:	f043 0304 	orr.w	r3, r3, #4
 8003a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8003b10 <I2C3_MspInit+0x9c>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	607b      	str	r3, [r7, #4]
 8003aaa:	4b19      	ldr	r3, [pc, #100]	@ (8003b10 <I2C3_MspInit+0x9c>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aae:	4a18      	ldr	r2, [pc, #96]	@ (8003b10 <I2C3_MspInit+0x9c>)
 8003ab0:	f043 0301 	orr.w	r3, r3, #1
 8003ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ab6:	4b16      	ldr	r3, [pc, #88]	@ (8003b10 <I2C3_MspInit+0x9c>)
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	607b      	str	r3, [r7, #4]
 8003ac0:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003ac2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ac6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ac8:	2312      	movs	r3, #18
 8003aca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003acc:	2300      	movs	r3, #0
 8003ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003ad4:	2304      	movs	r3, #4
 8003ad6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8003ad8:	f107 030c 	add.w	r3, r7, #12
 8003adc:	4619      	mov	r1, r3
 8003ade:	480d      	ldr	r0, [pc, #52]	@ (8003b14 <I2C3_MspInit+0xa0>)
 8003ae0:	f000 fb60 	bl	80041a4 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003ae4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ae8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aea:	2312      	movs	r3, #18
 8003aec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aee:	2300      	movs	r3, #0
 8003af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003af6:	2304      	movs	r3, #4
 8003af8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8003afa:	f107 030c 	add.w	r3, r7, #12
 8003afe:	4619      	mov	r1, r3
 8003b00:	4805      	ldr	r0, [pc, #20]	@ (8003b18 <I2C3_MspInit+0xa4>)
 8003b02:	f000 fb4f 	bl	80041a4 <HAL_GPIO_Init>
    
}
 8003b06:	bf00      	nop
 8003b08:	3720      	adds	r7, #32
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	40023800 	.word	0x40023800
 8003b14:	40020800 	.word	0x40020800
 8003b18:	40020000 	.word	0x40020000

08003b1c <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b088      	sub	sp, #32
 8003b20:	af04      	add	r7, sp, #16
 8003b22:	4603      	mov	r3, r0
 8003b24:	80fb      	strh	r3, [r7, #6]
 8003b26:	460b      	mov	r3, r1
 8003b28:	717b      	strb	r3, [r7, #5]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8003b2e:	793b      	ldrb	r3, [r7, #4]
 8003b30:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003b32:	797b      	ldrb	r3, [r7, #5]
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	88f9      	ldrh	r1, [r7, #6]
 8003b38:	4b0a      	ldr	r3, [pc, #40]	@ (8003b64 <I2C3_Write+0x48>)
 8003b3a:	9302      	str	r3, [sp, #8]
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	9301      	str	r3, [sp, #4]
 8003b40:	f107 030f 	add.w	r3, r7, #15
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	2301      	movs	r3, #1
 8003b48:	4807      	ldr	r0, [pc, #28]	@ (8003b68 <I2C3_Write+0x4c>)
 8003b4a:	f000 ff59 	bl	8004a00 <HAL_I2C_Mem_Write>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	461a      	mov	r2, r3
 8003b52:	4b06      	ldr	r3, [pc, #24]	@ (8003b6c <I2C3_Write+0x50>)
 8003b54:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003b56:	f7ff ff3f 	bl	80039d8 <verifyHAL_I2C_IS_OKAY>
}
 8003b5a:	bf00      	nop
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	0003d090 	.word	0x0003d090
 8003b68:	20025bb8 	.word	0x20025bb8
 8003b6c:	20025c0c 	.word	0x20025c0c

08003b70 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af04      	add	r7, sp, #16
 8003b76:	4603      	mov	r3, r0
 8003b78:	603a      	str	r2, [r7, #0]
 8003b7a:	71fb      	strb	r3, [r7, #7]
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	b299      	uxth	r1, r3
 8003b84:	79bb      	ldrb	r3, [r7, #6]
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	4b09      	ldr	r3, [pc, #36]	@ (8003bb0 <I2C3_Read+0x40>)
 8003b8a:	9302      	str	r3, [sp, #8]
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	9301      	str	r3, [sp, #4]
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	2301      	movs	r3, #1
 8003b96:	4807      	ldr	r0, [pc, #28]	@ (8003bb4 <I2C3_Read+0x44>)
 8003b98:	f001 f82c 	bl	8004bf4 <HAL_I2C_Mem_Read>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	4b05      	ldr	r3, [pc, #20]	@ (8003bb8 <I2C3_Read+0x48>)
 8003ba2:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8003ba4:	f7ff ff18 	bl	80039d8 <verifyHAL_I2C_IS_OKAY>
}
 8003ba8:	bf00      	nop
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	0003d090 	.word	0x0003d090
 8003bb4:	20025bb8 	.word	0x20025bb8
 8003bb8:	20025c0c 	.word	0x20025c0c

08003bbc <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af04      	add	r7, sp, #16
 8003bc2:	603a      	str	r2, [r7, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	71fb      	strb	r3, [r7, #7]
 8003bca:	460b      	mov	r3, r1
 8003bcc:	71bb      	strb	r3, [r7, #6]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8003bd2:	79fb      	ldrb	r3, [r7, #7]
 8003bd4:	b299      	uxth	r1, r3
 8003bd6:	79bb      	ldrb	r3, [r7, #6]
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	4b07      	ldr	r3, [pc, #28]	@ (8003bf8 <I2C3_MulitByteRead+0x3c>)
 8003bdc:	9302      	str	r3, [sp, #8]
 8003bde:	88bb      	ldrh	r3, [r7, #4]
 8003be0:	9301      	str	r3, [sp, #4]
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	2301      	movs	r3, #1
 8003be8:	4804      	ldr	r0, [pc, #16]	@ (8003bfc <I2C3_MulitByteRead+0x40>)
 8003bea:	f001 f803 	bl	8004bf4 <HAL_I2C_Mem_Read>
}
 8003bee:	bf00      	nop
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	0003d090 	.word	0x0003d090
 8003bfc:	20025bb8 	.word	0x20025bb8

08003c00 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	4603      	mov	r3, r0
 8003c08:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8003c0a:	204d      	movs	r0, #77	@ 0x4d
 8003c0c:	f7ff fe06 	bl	800381c <STMPE811_Read>
 8003c10:	4603      	mov	r3, r0
 8003c12:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8003c14:	204e      	movs	r0, #78	@ 0x4e
 8003c16:	f7ff fe01 	bl	800381c <STMPE811_Read>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8003c1e:	7a7b      	ldrb	r3, [r7, #9]
 8003c20:	021b      	lsls	r3, r3, #8
 8003c22:	b21a      	sxth	r2, r3
 8003c24:	7a3b      	ldrb	r3, [r7, #8]
 8003c26:	b21b      	sxth	r3, r3
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8003c2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c30:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003c34:	4293      	cmp	r3, r2
 8003c36:	dc06      	bgt.n	8003c46 <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8003c38:	89fb      	ldrh	r3, [r7, #14]
 8003c3a:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8003c3e:	330c      	adds	r3, #12
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	81fb      	strh	r3, [r7, #14]
 8003c44:	e005      	b.n	8003c52 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8003c46:	89fb      	ldrh	r3, [r7, #14]
 8003c48:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8003c4c:	3308      	adds	r3, #8
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8003c52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c56:	4a18      	ldr	r2, [pc, #96]	@ (8003cb8 <TM_STMPE811_ReadX+0xb8>)
 8003c58:	fb82 1203 	smull	r1, r2, r2, r3
 8003c5c:	441a      	add	r2, r3
 8003c5e:	10d2      	asrs	r2, r2, #3
 8003c60:	17db      	asrs	r3, r3, #31
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8003c66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c6a:	2bef      	cmp	r3, #239	@ 0xef
 8003c6c:	dd02      	ble.n	8003c74 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8003c6e:	23ef      	movs	r3, #239	@ 0xef
 8003c70:	81fb      	strh	r3, [r7, #14]
 8003c72:	e005      	b.n	8003c80 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8003c74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	da01      	bge.n	8003c80 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8003c80:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	dd05      	ble.n	8003c96 <TM_STMPE811_ReadX+0x96>
 8003c8a:	89fa      	ldrh	r2, [r7, #14]
 8003c8c:	88fb      	ldrh	r3, [r7, #6]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	b21b      	sxth	r3, r3
 8003c94:	e004      	b.n	8003ca0 <TM_STMPE811_ReadX+0xa0>
 8003c96:	89fb      	ldrh	r3, [r7, #14]
 8003c98:	88fa      	ldrh	r2, [r7, #6]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	b21b      	sxth	r3, r3
 8003ca0:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8003ca2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	dd01      	ble.n	8003cae <TM_STMPE811_ReadX+0xae>
        return val;
 8003caa:	89fb      	ldrh	r3, [r7, #14]
 8003cac:	e000      	b.n	8003cb0 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8003cae:	88fb      	ldrh	r3, [r7, #6]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	88888889 	.word	0x88888889

08003cbc <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 8003cc6:	204f      	movs	r0, #79	@ 0x4f
 8003cc8:	f7ff fda8 	bl	800381c <STMPE811_Read>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8003cd0:	2050      	movs	r0, #80	@ 0x50
 8003cd2:	f7ff fda3 	bl	800381c <STMPE811_Read>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8003cda:	7a7b      	ldrb	r3, [r7, #9]
 8003cdc:	021b      	lsls	r3, r3, #8
 8003cde:	b21a      	sxth	r2, r3
 8003ce0:	7a3b      	ldrb	r3, [r7, #8]
 8003ce2:	b21b      	sxth	r3, r3
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8003ce8:	89fb      	ldrh	r3, [r7, #14]
 8003cea:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8003cf2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003cf6:	4a19      	ldr	r2, [pc, #100]	@ (8003d5c <TM_STMPE811_ReadY+0xa0>)
 8003cf8:	fb82 1203 	smull	r1, r2, r2, r3
 8003cfc:	1052      	asrs	r2, r2, #1
 8003cfe:	17db      	asrs	r3, r3, #31
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8003d04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	dc02      	bgt.n	8003d12 <TM_STMPE811_ReadY+0x56>
        val = 0;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	81fb      	strh	r3, [r7, #14]
 8003d10:	e007      	b.n	8003d22 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 8003d12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d16:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003d1a:	db02      	blt.n	8003d22 <TM_STMPE811_ReadY+0x66>
        val = 319;
 8003d1c:	f240 133f 	movw	r3, #319	@ 0x13f
 8003d20:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8003d22:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003d26:	88fb      	ldrh	r3, [r7, #6]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	dd05      	ble.n	8003d38 <TM_STMPE811_ReadY+0x7c>
 8003d2c:	89fa      	ldrh	r2, [r7, #14]
 8003d2e:	88fb      	ldrh	r3, [r7, #6]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	b21b      	sxth	r3, r3
 8003d36:	e004      	b.n	8003d42 <TM_STMPE811_ReadY+0x86>
 8003d38:	89fb      	ldrh	r3, [r7, #14]
 8003d3a:	88fa      	ldrh	r2, [r7, #6]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	b21b      	sxth	r3, r3
 8003d42:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 8003d44:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	dd01      	ble.n	8003d50 <TM_STMPE811_ReadY+0x94>
        return val;
 8003d4c:	89fb      	ldrh	r3, [r7, #14]
 8003d4e:	e000      	b.n	8003d52 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 8003d50:	88fb      	ldrh	r3, [r7, #6]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	2e8ba2e9 	.word	0x2e8ba2e9

08003d60 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
}
 8003d64:	bf00      	nop
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
	...

08003d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d78:	4a14      	ldr	r2, [pc, #80]	@ (8003dcc <_sbrk+0x5c>)
 8003d7a:	4b15      	ldr	r3, [pc, #84]	@ (8003dd0 <_sbrk+0x60>)
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d84:	4b13      	ldr	r3, [pc, #76]	@ (8003dd4 <_sbrk+0x64>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d102      	bne.n	8003d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d8c:	4b11      	ldr	r3, [pc, #68]	@ (8003dd4 <_sbrk+0x64>)
 8003d8e:	4a12      	ldr	r2, [pc, #72]	@ (8003dd8 <_sbrk+0x68>)
 8003d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d92:	4b10      	ldr	r3, [pc, #64]	@ (8003dd4 <_sbrk+0x64>)
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4413      	add	r3, r2
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d207      	bcs.n	8003db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003da0:	f003 fcd4 	bl	800774c <__errno>
 8003da4:	4603      	mov	r3, r0
 8003da6:	220c      	movs	r2, #12
 8003da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003daa:	f04f 33ff 	mov.w	r3, #4294967295
 8003dae:	e009      	b.n	8003dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003db0:	4b08      	ldr	r3, [pc, #32]	@ (8003dd4 <_sbrk+0x64>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003db6:	4b07      	ldr	r3, [pc, #28]	@ (8003dd4 <_sbrk+0x64>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	4a05      	ldr	r2, [pc, #20]	@ (8003dd4 <_sbrk+0x64>)
 8003dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3718      	adds	r7, #24
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	20030000 	.word	0x20030000
 8003dd0:	00000400 	.word	0x00000400
 8003dd4:	20025c10 	.word	0x20025c10
 8003dd8:	20025d60 	.word	0x20025d60

08003ddc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003de0:	4b06      	ldr	r3, [pc, #24]	@ (8003dfc <SystemInit+0x20>)
 8003de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de6:	4a05      	ldr	r2, [pc, #20]	@ (8003dfc <SystemInit+0x20>)
 8003de8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003dec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003df0:	bf00      	nop
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	e000ed00 	.word	0xe000ed00

08003e00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003e00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003e38 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003e04:	f7ff ffea 	bl	8003ddc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e08:	480c      	ldr	r0, [pc, #48]	@ (8003e3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003e0a:	490d      	ldr	r1, [pc, #52]	@ (8003e40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e10:	e002      	b.n	8003e18 <LoopCopyDataInit>

08003e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e16:	3304      	adds	r3, #4

08003e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e1c:	d3f9      	bcc.n	8003e12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e20:	4c0a      	ldr	r4, [pc, #40]	@ (8003e4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e24:	e001      	b.n	8003e2a <LoopFillZerobss>

08003e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e28:	3204      	adds	r2, #4

08003e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e2c:	d3fb      	bcc.n	8003e26 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003e2e:	f003 fc93 	bl	8007758 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e32:	f7fe fdf6 	bl	8002a22 <main>
  bx  lr    
 8003e36:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003e38:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003e3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e40:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8003e44:	080092c0 	.word	0x080092c0
  ldr r2, =_sbss
 8003e48:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8003e4c:	20025d60 	.word	0x20025d60

08003e50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e50:	e7fe      	b.n	8003e50 <ADC_IRQHandler>
	...

08003e54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e58:	4b0e      	ldr	r3, [pc, #56]	@ (8003e94 <HAL_Init+0x40>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e94 <HAL_Init+0x40>)
 8003e5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e64:	4b0b      	ldr	r3, [pc, #44]	@ (8003e94 <HAL_Init+0x40>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a0a      	ldr	r2, [pc, #40]	@ (8003e94 <HAL_Init+0x40>)
 8003e6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e70:	4b08      	ldr	r3, [pc, #32]	@ (8003e94 <HAL_Init+0x40>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a07      	ldr	r2, [pc, #28]	@ (8003e94 <HAL_Init+0x40>)
 8003e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e7c:	2003      	movs	r0, #3
 8003e7e:	f000 f94f 	bl	8004120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e82:	2000      	movs	r0, #0
 8003e84:	f000 f808 	bl	8003e98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e88:	f7ff f990 	bl	80031ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	40023c00 	.word	0x40023c00

08003e98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ea0:	4b12      	ldr	r3, [pc, #72]	@ (8003eec <HAL_InitTick+0x54>)
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	4b12      	ldr	r3, [pc, #72]	@ (8003ef0 <HAL_InitTick+0x58>)
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003eae:	fbb3 f3f1 	udiv	r3, r3, r1
 8003eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 f967 	bl	800418a <HAL_SYSTICK_Config>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e00e      	b.n	8003ee4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2b0f      	cmp	r3, #15
 8003eca:	d80a      	bhi.n	8003ee2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ecc:	2200      	movs	r2, #0
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed4:	f000 f92f 	bl	8004136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ed8:	4a06      	ldr	r2, [pc, #24]	@ (8003ef4 <HAL_InitTick+0x5c>)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	e000      	b.n	8003ee4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3708      	adds	r7, #8
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	20000010 	.word	0x20000010
 8003ef0:	20000018 	.word	0x20000018
 8003ef4:	20000014 	.word	0x20000014

08003ef8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003efc:	4b06      	ldr	r3, [pc, #24]	@ (8003f18 <HAL_IncTick+0x20>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	461a      	mov	r2, r3
 8003f02:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <HAL_IncTick+0x24>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4413      	add	r3, r2
 8003f08:	4a04      	ldr	r2, [pc, #16]	@ (8003f1c <HAL_IncTick+0x24>)
 8003f0a:	6013      	str	r3, [r2, #0]
}
 8003f0c:	bf00      	nop
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	20000018 	.word	0x20000018
 8003f1c:	20025c14 	.word	0x20025c14

08003f20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  return uwTick;
 8003f24:	4b03      	ldr	r3, [pc, #12]	@ (8003f34 <HAL_GetTick+0x14>)
 8003f26:	681b      	ldr	r3, [r3, #0]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20025c14 	.word	0x20025c14

08003f38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f40:	f7ff ffee 	bl	8003f20 <HAL_GetTick>
 8003f44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f50:	d005      	beq.n	8003f5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f52:	4b0a      	ldr	r3, [pc, #40]	@ (8003f7c <HAL_Delay+0x44>)
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	461a      	mov	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f5e:	bf00      	nop
 8003f60:	f7ff ffde 	bl	8003f20 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d8f7      	bhi.n	8003f60 <HAL_Delay+0x28>
  {
  }
}
 8003f70:	bf00      	nop
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000018 	.word	0x20000018

08003f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fb2:	4a04      	ldr	r2, [pc, #16]	@ (8003fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	60d3      	str	r3, [r2, #12]
}
 8003fb8:	bf00      	nop
 8003fba:	3714      	adds	r7, #20
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	e000ed00 	.word	0xe000ed00

08003fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fcc:	4b04      	ldr	r3, [pc, #16]	@ (8003fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	0a1b      	lsrs	r3, r3, #8
 8003fd2:	f003 0307 	and.w	r3, r3, #7
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr
 8003fe0:	e000ed00 	.word	0xe000ed00

08003fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	4603      	mov	r3, r0
 8003fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	db0b      	blt.n	800400e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ff6:	79fb      	ldrb	r3, [r7, #7]
 8003ff8:	f003 021f 	and.w	r2, r3, #31
 8003ffc:	4907      	ldr	r1, [pc, #28]	@ (800401c <__NVIC_EnableIRQ+0x38>)
 8003ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004002:	095b      	lsrs	r3, r3, #5
 8004004:	2001      	movs	r0, #1
 8004006:	fa00 f202 	lsl.w	r2, r0, r2
 800400a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	e000e100 	.word	0xe000e100

08004020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	4603      	mov	r3, r0
 8004028:	6039      	str	r1, [r7, #0]
 800402a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800402c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004030:	2b00      	cmp	r3, #0
 8004032:	db0a      	blt.n	800404a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	b2da      	uxtb	r2, r3
 8004038:	490c      	ldr	r1, [pc, #48]	@ (800406c <__NVIC_SetPriority+0x4c>)
 800403a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403e:	0112      	lsls	r2, r2, #4
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	440b      	add	r3, r1
 8004044:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004048:	e00a      	b.n	8004060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	b2da      	uxtb	r2, r3
 800404e:	4908      	ldr	r1, [pc, #32]	@ (8004070 <__NVIC_SetPriority+0x50>)
 8004050:	79fb      	ldrb	r3, [r7, #7]
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	3b04      	subs	r3, #4
 8004058:	0112      	lsls	r2, r2, #4
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	440b      	add	r3, r1
 800405e:	761a      	strb	r2, [r3, #24]
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr
 800406c:	e000e100 	.word	0xe000e100
 8004070:	e000ed00 	.word	0xe000ed00

08004074 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004074:	b480      	push	{r7}
 8004076:	b089      	sub	sp, #36	@ 0x24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f003 0307 	and.w	r3, r3, #7
 8004086:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	f1c3 0307 	rsb	r3, r3, #7
 800408e:	2b04      	cmp	r3, #4
 8004090:	bf28      	it	cs
 8004092:	2304      	movcs	r3, #4
 8004094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	3304      	adds	r3, #4
 800409a:	2b06      	cmp	r3, #6
 800409c:	d902      	bls.n	80040a4 <NVIC_EncodePriority+0x30>
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	3b03      	subs	r3, #3
 80040a2:	e000      	b.n	80040a6 <NVIC_EncodePriority+0x32>
 80040a4:	2300      	movs	r3, #0
 80040a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a8:	f04f 32ff 	mov.w	r2, #4294967295
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	fa02 f303 	lsl.w	r3, r2, r3
 80040b2:	43da      	mvns	r2, r3
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	401a      	ands	r2, r3
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040bc:	f04f 31ff 	mov.w	r1, #4294967295
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	fa01 f303 	lsl.w	r3, r1, r3
 80040c6:	43d9      	mvns	r1, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040cc:	4313      	orrs	r3, r2
         );
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3724      	adds	r7, #36	@ 0x24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
	...

080040dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3b01      	subs	r3, #1
 80040e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040ec:	d301      	bcc.n	80040f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040ee:	2301      	movs	r3, #1
 80040f0:	e00f      	b.n	8004112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040f2:	4a0a      	ldr	r2, [pc, #40]	@ (800411c <SysTick_Config+0x40>)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3b01      	subs	r3, #1
 80040f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040fa:	210f      	movs	r1, #15
 80040fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004100:	f7ff ff8e 	bl	8004020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004104:	4b05      	ldr	r3, [pc, #20]	@ (800411c <SysTick_Config+0x40>)
 8004106:	2200      	movs	r2, #0
 8004108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800410a:	4b04      	ldr	r3, [pc, #16]	@ (800411c <SysTick_Config+0x40>)
 800410c:	2207      	movs	r2, #7
 800410e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	e000e010 	.word	0xe000e010

08004120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7ff ff29 	bl	8003f80 <__NVIC_SetPriorityGrouping>
}
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004136:	b580      	push	{r7, lr}
 8004138:	b086      	sub	sp, #24
 800413a:	af00      	add	r7, sp, #0
 800413c:	4603      	mov	r3, r0
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
 8004142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004144:	2300      	movs	r3, #0
 8004146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004148:	f7ff ff3e 	bl	8003fc8 <__NVIC_GetPriorityGrouping>
 800414c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	68b9      	ldr	r1, [r7, #8]
 8004152:	6978      	ldr	r0, [r7, #20]
 8004154:	f7ff ff8e 	bl	8004074 <NVIC_EncodePriority>
 8004158:	4602      	mov	r2, r0
 800415a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800415e:	4611      	mov	r1, r2
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff ff5d 	bl	8004020 <__NVIC_SetPriority>
}
 8004166:	bf00      	nop
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b082      	sub	sp, #8
 8004172:	af00      	add	r7, sp, #0
 8004174:	4603      	mov	r3, r0
 8004176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417c:	4618      	mov	r0, r3
 800417e:	f7ff ff31 	bl	8003fe4 <__NVIC_EnableIRQ>
}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b082      	sub	sp, #8
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7ff ffa2 	bl	80040dc <SysTick_Config>
 8004198:	4603      	mov	r3, r0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
	...

080041a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b089      	sub	sp, #36	@ 0x24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ba:	2300      	movs	r3, #0
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	e177      	b.n	80044b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041c0:	2201      	movs	r2, #1
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	4013      	ands	r3, r2
 80041d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	429a      	cmp	r2, r3
 80041da:	f040 8166 	bne.w	80044aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f003 0303 	and.w	r3, r3, #3
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d005      	beq.n	80041f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d130      	bne.n	8004258 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	2203      	movs	r2, #3
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	43db      	mvns	r3, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	4013      	ands	r3, r2
 800420c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	4313      	orrs	r3, r2
 800421e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800422c:	2201      	movs	r2, #1
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4013      	ands	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	091b      	lsrs	r3, r3, #4
 8004242:	f003 0201 	and.w	r2, r3, #1
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	4313      	orrs	r3, r2
 8004250:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	69ba      	ldr	r2, [r7, #24]
 8004256:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	2b03      	cmp	r3, #3
 8004262:	d017      	beq.n	8004294 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	2203      	movs	r2, #3
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	43db      	mvns	r3, r3
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4313      	orrs	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 0303 	and.w	r3, r3, #3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d123      	bne.n	80042e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	08da      	lsrs	r2, r3, #3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	3208      	adds	r2, #8
 80042a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	220f      	movs	r2, #15
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	f003 0307 	and.w	r3, r3, #7
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	08da      	lsrs	r2, r3, #3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	3208      	adds	r2, #8
 80042e2:	69b9      	ldr	r1, [r7, #24]
 80042e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	2203      	movs	r2, #3
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	43db      	mvns	r3, r3
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4013      	ands	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f003 0203 	and.w	r2, r3, #3
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	4313      	orrs	r3, r2
 8004314:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80c0 	beq.w	80044aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800432a:	2300      	movs	r3, #0
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	4b66      	ldr	r3, [pc, #408]	@ (80044c8 <HAL_GPIO_Init+0x324>)
 8004330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004332:	4a65      	ldr	r2, [pc, #404]	@ (80044c8 <HAL_GPIO_Init+0x324>)
 8004334:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004338:	6453      	str	r3, [r2, #68]	@ 0x44
 800433a:	4b63      	ldr	r3, [pc, #396]	@ (80044c8 <HAL_GPIO_Init+0x324>)
 800433c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004342:	60fb      	str	r3, [r7, #12]
 8004344:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004346:	4a61      	ldr	r2, [pc, #388]	@ (80044cc <HAL_GPIO_Init+0x328>)
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	089b      	lsrs	r3, r3, #2
 800434c:	3302      	adds	r3, #2
 800434e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004352:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	f003 0303 	and.w	r3, r3, #3
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	220f      	movs	r2, #15
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43db      	mvns	r3, r3
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	4013      	ands	r3, r2
 8004368:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a58      	ldr	r2, [pc, #352]	@ (80044d0 <HAL_GPIO_Init+0x32c>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d037      	beq.n	80043e2 <HAL_GPIO_Init+0x23e>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a57      	ldr	r2, [pc, #348]	@ (80044d4 <HAL_GPIO_Init+0x330>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d031      	beq.n	80043de <HAL_GPIO_Init+0x23a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a56      	ldr	r2, [pc, #344]	@ (80044d8 <HAL_GPIO_Init+0x334>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d02b      	beq.n	80043da <HAL_GPIO_Init+0x236>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a55      	ldr	r2, [pc, #340]	@ (80044dc <HAL_GPIO_Init+0x338>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d025      	beq.n	80043d6 <HAL_GPIO_Init+0x232>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a54      	ldr	r2, [pc, #336]	@ (80044e0 <HAL_GPIO_Init+0x33c>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d01f      	beq.n	80043d2 <HAL_GPIO_Init+0x22e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a53      	ldr	r2, [pc, #332]	@ (80044e4 <HAL_GPIO_Init+0x340>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d019      	beq.n	80043ce <HAL_GPIO_Init+0x22a>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a52      	ldr	r2, [pc, #328]	@ (80044e8 <HAL_GPIO_Init+0x344>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d013      	beq.n	80043ca <HAL_GPIO_Init+0x226>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a51      	ldr	r2, [pc, #324]	@ (80044ec <HAL_GPIO_Init+0x348>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d00d      	beq.n	80043c6 <HAL_GPIO_Init+0x222>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a50      	ldr	r2, [pc, #320]	@ (80044f0 <HAL_GPIO_Init+0x34c>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d007      	beq.n	80043c2 <HAL_GPIO_Init+0x21e>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a4f      	ldr	r2, [pc, #316]	@ (80044f4 <HAL_GPIO_Init+0x350>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d101      	bne.n	80043be <HAL_GPIO_Init+0x21a>
 80043ba:	2309      	movs	r3, #9
 80043bc:	e012      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043be:	230a      	movs	r3, #10
 80043c0:	e010      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043c2:	2308      	movs	r3, #8
 80043c4:	e00e      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043c6:	2307      	movs	r3, #7
 80043c8:	e00c      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043ca:	2306      	movs	r3, #6
 80043cc:	e00a      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043ce:	2305      	movs	r3, #5
 80043d0:	e008      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043d2:	2304      	movs	r3, #4
 80043d4:	e006      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043d6:	2303      	movs	r3, #3
 80043d8:	e004      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043da:	2302      	movs	r3, #2
 80043dc:	e002      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <HAL_GPIO_Init+0x240>
 80043e2:	2300      	movs	r3, #0
 80043e4:	69fa      	ldr	r2, [r7, #28]
 80043e6:	f002 0203 	and.w	r2, r2, #3
 80043ea:	0092      	lsls	r2, r2, #2
 80043ec:	4093      	lsls	r3, r2
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043f4:	4935      	ldr	r1, [pc, #212]	@ (80044cc <HAL_GPIO_Init+0x328>)
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	089b      	lsrs	r3, r3, #2
 80043fa:	3302      	adds	r3, #2
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004402:	4b3d      	ldr	r3, [pc, #244]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004426:	4a34      	ldr	r2, [pc, #208]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800442c:	4b32      	ldr	r3, [pc, #200]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	43db      	mvns	r3, r3
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	4013      	ands	r3, r2
 800443a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d003      	beq.n	8004450 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004450:	4a29      	ldr	r2, [pc, #164]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004456:	4b28      	ldr	r3, [pc, #160]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	43db      	mvns	r3, r3
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	4013      	ands	r3, r2
 8004464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800447a:	4a1f      	ldr	r2, [pc, #124]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004480:	4b1d      	ldr	r3, [pc, #116]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	43db      	mvns	r3, r3
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4013      	ands	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044a4:	4a14      	ldr	r2, [pc, #80]	@ (80044f8 <HAL_GPIO_Init+0x354>)
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	3301      	adds	r3, #1
 80044ae:	61fb      	str	r3, [r7, #28]
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b0f      	cmp	r3, #15
 80044b4:	f67f ae84 	bls.w	80041c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	3724      	adds	r7, #36	@ 0x24
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40023800 	.word	0x40023800
 80044cc:	40013800 	.word	0x40013800
 80044d0:	40020000 	.word	0x40020000
 80044d4:	40020400 	.word	0x40020400
 80044d8:	40020800 	.word	0x40020800
 80044dc:	40020c00 	.word	0x40020c00
 80044e0:	40021000 	.word	0x40021000
 80044e4:	40021400 	.word	0x40021400
 80044e8:	40021800 	.word	0x40021800
 80044ec:	40021c00 	.word	0x40021c00
 80044f0:	40022000 	.word	0x40022000
 80044f4:	40022400 	.word	0x40022400
 80044f8:	40013c00 	.word	0x40013c00

080044fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004506:	2300      	movs	r3, #0
 8004508:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800450a:	2300      	movs	r3, #0
 800450c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800450e:	2300      	movs	r3, #0
 8004510:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004512:	2300      	movs	r3, #0
 8004514:	617b      	str	r3, [r7, #20]
 8004516:	e0d9      	b.n	80046cc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004518:	2201      	movs	r2, #1
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	4013      	ands	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	429a      	cmp	r2, r3
 8004530:	f040 80c9 	bne.w	80046c6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004534:	4a6b      	ldr	r2, [pc, #428]	@ (80046e4 <HAL_GPIO_DeInit+0x1e8>)
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	089b      	lsrs	r3, r3, #2
 800453a:	3302      	adds	r3, #2
 800453c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004540:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f003 0303 	and.w	r3, r3, #3
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	220f      	movs	r2, #15
 800454c:	fa02 f303 	lsl.w	r3, r2, r3
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	4013      	ands	r3, r2
 8004554:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a63      	ldr	r2, [pc, #396]	@ (80046e8 <HAL_GPIO_DeInit+0x1ec>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d037      	beq.n	80045ce <HAL_GPIO_DeInit+0xd2>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a62      	ldr	r2, [pc, #392]	@ (80046ec <HAL_GPIO_DeInit+0x1f0>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d031      	beq.n	80045ca <HAL_GPIO_DeInit+0xce>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a61      	ldr	r2, [pc, #388]	@ (80046f0 <HAL_GPIO_DeInit+0x1f4>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d02b      	beq.n	80045c6 <HAL_GPIO_DeInit+0xca>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a60      	ldr	r2, [pc, #384]	@ (80046f4 <HAL_GPIO_DeInit+0x1f8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d025      	beq.n	80045c2 <HAL_GPIO_DeInit+0xc6>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a5f      	ldr	r2, [pc, #380]	@ (80046f8 <HAL_GPIO_DeInit+0x1fc>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d01f      	beq.n	80045be <HAL_GPIO_DeInit+0xc2>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a5e      	ldr	r2, [pc, #376]	@ (80046fc <HAL_GPIO_DeInit+0x200>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d019      	beq.n	80045ba <HAL_GPIO_DeInit+0xbe>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a5d      	ldr	r2, [pc, #372]	@ (8004700 <HAL_GPIO_DeInit+0x204>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d013      	beq.n	80045b6 <HAL_GPIO_DeInit+0xba>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a5c      	ldr	r2, [pc, #368]	@ (8004704 <HAL_GPIO_DeInit+0x208>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00d      	beq.n	80045b2 <HAL_GPIO_DeInit+0xb6>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a5b      	ldr	r2, [pc, #364]	@ (8004708 <HAL_GPIO_DeInit+0x20c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d007      	beq.n	80045ae <HAL_GPIO_DeInit+0xb2>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a5a      	ldr	r2, [pc, #360]	@ (800470c <HAL_GPIO_DeInit+0x210>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d101      	bne.n	80045aa <HAL_GPIO_DeInit+0xae>
 80045a6:	2309      	movs	r3, #9
 80045a8:	e012      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045aa:	230a      	movs	r3, #10
 80045ac:	e010      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045ae:	2308      	movs	r3, #8
 80045b0:	e00e      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045b2:	2307      	movs	r3, #7
 80045b4:	e00c      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045b6:	2306      	movs	r3, #6
 80045b8:	e00a      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045ba:	2305      	movs	r3, #5
 80045bc:	e008      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045be:	2304      	movs	r3, #4
 80045c0:	e006      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045c2:	2303      	movs	r3, #3
 80045c4:	e004      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045c6:	2302      	movs	r3, #2
 80045c8:	e002      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <HAL_GPIO_DeInit+0xd4>
 80045ce:	2300      	movs	r3, #0
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	f002 0203 	and.w	r2, r2, #3
 80045d6:	0092      	lsls	r2, r2, #2
 80045d8:	4093      	lsls	r3, r2
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d132      	bne.n	8004646 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80045e0:	4b4b      	ldr	r3, [pc, #300]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	43db      	mvns	r3, r3
 80045e8:	4949      	ldr	r1, [pc, #292]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 80045ea:	4013      	ands	r3, r2
 80045ec:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80045ee:	4b48      	ldr	r3, [pc, #288]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	43db      	mvns	r3, r3
 80045f6:	4946      	ldr	r1, [pc, #280]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 80045f8:	4013      	ands	r3, r2
 80045fa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80045fc:	4b44      	ldr	r3, [pc, #272]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 80045fe:	68da      	ldr	r2, [r3, #12]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	43db      	mvns	r3, r3
 8004604:	4942      	ldr	r1, [pc, #264]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 8004606:	4013      	ands	r3, r2
 8004608:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800460a:	4b41      	ldr	r3, [pc, #260]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 800460c:	689a      	ldr	r2, [r3, #8]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	43db      	mvns	r3, r3
 8004612:	493f      	ldr	r1, [pc, #252]	@ (8004710 <HAL_GPIO_DeInit+0x214>)
 8004614:	4013      	ands	r3, r2
 8004616:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f003 0303 	and.w	r3, r3, #3
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	220f      	movs	r2, #15
 8004622:	fa02 f303 	lsl.w	r3, r2, r3
 8004626:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004628:	4a2e      	ldr	r2, [pc, #184]	@ (80046e4 <HAL_GPIO_DeInit+0x1e8>)
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	089b      	lsrs	r3, r3, #2
 800462e:	3302      	adds	r3, #2
 8004630:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	43da      	mvns	r2, r3
 8004638:	482a      	ldr	r0, [pc, #168]	@ (80046e4 <HAL_GPIO_DeInit+0x1e8>)
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	089b      	lsrs	r3, r3, #2
 800463e:	400a      	ands	r2, r1
 8004640:	3302      	adds	r3, #2
 8004642:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	2103      	movs	r1, #3
 8004650:	fa01 f303 	lsl.w	r3, r1, r3
 8004654:	43db      	mvns	r3, r3
 8004656:	401a      	ands	r2, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	08da      	lsrs	r2, r3, #3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3208      	adds	r2, #8
 8004664:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	220f      	movs	r2, #15
 8004672:	fa02 f303 	lsl.w	r3, r2, r3
 8004676:	43db      	mvns	r3, r3
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	08d2      	lsrs	r2, r2, #3
 800467c:	4019      	ands	r1, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	3208      	adds	r2, #8
 8004682:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	68da      	ldr	r2, [r3, #12]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	2103      	movs	r1, #3
 8004690:	fa01 f303 	lsl.w	r3, r1, r3
 8004694:	43db      	mvns	r3, r3
 8004696:	401a      	ands	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	2101      	movs	r1, #1
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	fa01 f303 	lsl.w	r3, r1, r3
 80046a8:	43db      	mvns	r3, r3
 80046aa:	401a      	ands	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	005b      	lsls	r3, r3, #1
 80046b8:	2103      	movs	r1, #3
 80046ba:	fa01 f303 	lsl.w	r3, r1, r3
 80046be:	43db      	mvns	r3, r3
 80046c0:	401a      	ands	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	3301      	adds	r3, #1
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	2b0f      	cmp	r3, #15
 80046d0:	f67f af22 	bls.w	8004518 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80046d4:	bf00      	nop
 80046d6:	bf00      	nop
 80046d8:	371c      	adds	r7, #28
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	40013800 	.word	0x40013800
 80046e8:	40020000 	.word	0x40020000
 80046ec:	40020400 	.word	0x40020400
 80046f0:	40020800 	.word	0x40020800
 80046f4:	40020c00 	.word	0x40020c00
 80046f8:	40021000 	.word	0x40021000
 80046fc:	40021400 	.word	0x40021400
 8004700:	40021800 	.word	0x40021800
 8004704:	40021c00 	.word	0x40021c00
 8004708:	40022000 	.word	0x40022000
 800470c:	40022400 	.word	0x40022400
 8004710:	40013c00 	.word	0x40013c00

08004714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	807b      	strh	r3, [r7, #2]
 8004720:	4613      	mov	r3, r2
 8004722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004724:	787b      	ldrb	r3, [r7, #1]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800472a:	887a      	ldrh	r2, [r7, #2]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004730:	e003      	b.n	800473a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004732:	887b      	ldrh	r3, [r7, #2]
 8004734:	041a      	lsls	r2, r3, #16
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	619a      	str	r2, [r3, #24]
}
 800473a:	bf00      	nop
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
	...

08004748 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004752:	4b08      	ldr	r3, [pc, #32]	@ (8004774 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004754:	695a      	ldr	r2, [r3, #20]
 8004756:	88fb      	ldrh	r3, [r7, #6]
 8004758:	4013      	ands	r3, r2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d006      	beq.n	800476c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800475e:	4a05      	ldr	r2, [pc, #20]	@ (8004774 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004760:	88fb      	ldrh	r3, [r7, #6]
 8004762:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004764:	88fb      	ldrh	r3, [r7, #6]
 8004766:	4618      	mov	r0, r3
 8004768:	f7fc fb24 	bl	8000db4 <HAL_GPIO_EXTI_Callback>
  }
}
 800476c:	bf00      	nop
 800476e:	3708      	adds	r7, #8
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	40013c00 	.word	0x40013c00

08004778 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e12b      	b.n	80049e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d106      	bne.n	80047a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7fe fd2c 	bl	80031fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2224      	movs	r2, #36	@ 0x24
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f022 0201 	bic.w	r2, r2, #1
 80047ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047dc:	f001 ff82 	bl	80066e4 <HAL_RCC_GetPCLK1Freq>
 80047e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	4a81      	ldr	r2, [pc, #516]	@ (80049ec <HAL_I2C_Init+0x274>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d807      	bhi.n	80047fc <HAL_I2C_Init+0x84>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4a80      	ldr	r2, [pc, #512]	@ (80049f0 <HAL_I2C_Init+0x278>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	bf94      	ite	ls
 80047f4:	2301      	movls	r3, #1
 80047f6:	2300      	movhi	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e006      	b.n	800480a <HAL_I2C_Init+0x92>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	4a7d      	ldr	r2, [pc, #500]	@ (80049f4 <HAL_I2C_Init+0x27c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	bf94      	ite	ls
 8004804:	2301      	movls	r3, #1
 8004806:	2300      	movhi	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e0e7      	b.n	80049e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	4a78      	ldr	r2, [pc, #480]	@ (80049f8 <HAL_I2C_Init+0x280>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	0c9b      	lsrs	r3, r3, #18
 800481c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	430a      	orrs	r2, r1
 8004830:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	4a6a      	ldr	r2, [pc, #424]	@ (80049ec <HAL_I2C_Init+0x274>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d802      	bhi.n	800484c <HAL_I2C_Init+0xd4>
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	3301      	adds	r3, #1
 800484a:	e009      	b.n	8004860 <HAL_I2C_Init+0xe8>
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	4a69      	ldr	r2, [pc, #420]	@ (80049fc <HAL_I2C_Init+0x284>)
 8004858:	fba2 2303 	umull	r2, r3, r2, r3
 800485c:	099b      	lsrs	r3, r3, #6
 800485e:	3301      	adds	r3, #1
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6812      	ldr	r2, [r2, #0]
 8004864:	430b      	orrs	r3, r1
 8004866:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004872:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	495c      	ldr	r1, [pc, #368]	@ (80049ec <HAL_I2C_Init+0x274>)
 800487c:	428b      	cmp	r3, r1
 800487e:	d819      	bhi.n	80048b4 <HAL_I2C_Init+0x13c>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1e59      	subs	r1, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	fbb1 f3f3 	udiv	r3, r1, r3
 800488e:	1c59      	adds	r1, r3, #1
 8004890:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004894:	400b      	ands	r3, r1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <HAL_I2C_Init+0x138>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	1e59      	subs	r1, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80048a8:	3301      	adds	r3, #1
 80048aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ae:	e051      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 80048b0:	2304      	movs	r3, #4
 80048b2:	e04f      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d111      	bne.n	80048e0 <HAL_I2C_Init+0x168>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	1e58      	subs	r0, r3, #1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6859      	ldr	r1, [r3, #4]
 80048c4:	460b      	mov	r3, r1
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	440b      	add	r3, r1
 80048ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ce:	3301      	adds	r3, #1
 80048d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bf0c      	ite	eq
 80048d8:	2301      	moveq	r3, #1
 80048da:	2300      	movne	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	e012      	b.n	8004906 <HAL_I2C_Init+0x18e>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1e58      	subs	r0, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	0099      	lsls	r1, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f6:	3301      	adds	r3, #1
 80048f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	bf0c      	ite	eq
 8004900:	2301      	moveq	r3, #1
 8004902:	2300      	movne	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_I2C_Init+0x196>
 800490a:	2301      	movs	r3, #1
 800490c:	e022      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10e      	bne.n	8004934 <HAL_I2C_Init+0x1bc>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	1e58      	subs	r0, r3, #1
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6859      	ldr	r1, [r3, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	440b      	add	r3, r1
 8004924:	fbb0 f3f3 	udiv	r3, r0, r3
 8004928:	3301      	adds	r3, #1
 800492a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800492e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004932:	e00f      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	1e58      	subs	r0, r3, #1
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6859      	ldr	r1, [r3, #4]
 800493c:	460b      	mov	r3, r1
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	0099      	lsls	r1, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	fbb0 f3f3 	udiv	r3, r0, r3
 800494a:	3301      	adds	r3, #1
 800494c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004950:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	6809      	ldr	r1, [r1, #0]
 8004958:	4313      	orrs	r3, r2
 800495a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	69da      	ldr	r2, [r3, #28]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	431a      	orrs	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004982:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6911      	ldr	r1, [r2, #16]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	68d2      	ldr	r2, [r2, #12]
 800498e:	4311      	orrs	r1, r2
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	430b      	orrs	r3, r1
 8004996:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695a      	ldr	r2, [r3, #20]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2220      	movs	r2, #32
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	000186a0 	.word	0x000186a0
 80049f0:	001e847f 	.word	0x001e847f
 80049f4:	003d08ff 	.word	0x003d08ff
 80049f8:	431bde83 	.word	0x431bde83
 80049fc:	10624dd3 	.word	0x10624dd3

08004a00 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	4608      	mov	r0, r1
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	4603      	mov	r3, r0
 8004a10:	817b      	strh	r3, [r7, #10]
 8004a12:	460b      	mov	r3, r1
 8004a14:	813b      	strh	r3, [r7, #8]
 8004a16:	4613      	mov	r3, r2
 8004a18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a1a:	f7ff fa81 	bl	8003f20 <HAL_GetTick>
 8004a1e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b20      	cmp	r3, #32
 8004a2a:	f040 80d9 	bne.w	8004be0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	2319      	movs	r3, #25
 8004a34:	2201      	movs	r2, #1
 8004a36:	496d      	ldr	r1, [pc, #436]	@ (8004bec <HAL_I2C_Mem_Write+0x1ec>)
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 fc8b 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a44:	2302      	movs	r3, #2
 8004a46:	e0cc      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_I2C_Mem_Write+0x56>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e0c5      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d007      	beq.n	8004a7c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2221      	movs	r2, #33	@ 0x21
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2240      	movs	r2, #64	@ 0x40
 8004a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6a3a      	ldr	r2, [r7, #32]
 8004aa6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004aac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4a4d      	ldr	r2, [pc, #308]	@ (8004bf0 <HAL_I2C_Mem_Write+0x1f0>)
 8004abc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004abe:	88f8      	ldrh	r0, [r7, #6]
 8004ac0:	893a      	ldrh	r2, [r7, #8]
 8004ac2:	8979      	ldrh	r1, [r7, #10]
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	9301      	str	r3, [sp, #4]
 8004ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	4603      	mov	r3, r0
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 fac2 	bl	8005058 <I2C_RequestMemoryWrite>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d052      	beq.n	8004b80 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e081      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 fd50 	bl	8005588 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00d      	beq.n	8004b0a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d107      	bne.n	8004b06 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b04:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e06b      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0e:	781a      	ldrb	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1a:	1c5a      	adds	r2, r3, #1
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	3b01      	subs	r3, #1
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	f003 0304 	and.w	r3, r3, #4
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	d11b      	bne.n	8004b80 <HAL_I2C_Mem_Write+0x180>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d017      	beq.n	8004b80 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b54:	781a      	ldrb	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b60:	1c5a      	adds	r2, r3, #1
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1aa      	bne.n	8004ade <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 fd43 	bl	8005618 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00d      	beq.n	8004bb4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d107      	bne.n	8004bb0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e016      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	e000      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004be0:	2302      	movs	r3, #2
  }
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3718      	adds	r7, #24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	00100002 	.word	0x00100002
 8004bf0:	ffff0000 	.word	0xffff0000

08004bf4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b08c      	sub	sp, #48	@ 0x30
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	4608      	mov	r0, r1
 8004bfe:	4611      	mov	r1, r2
 8004c00:	461a      	mov	r2, r3
 8004c02:	4603      	mov	r3, r0
 8004c04:	817b      	strh	r3, [r7, #10]
 8004c06:	460b      	mov	r3, r1
 8004c08:	813b      	strh	r3, [r7, #8]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c0e:	f7ff f987 	bl	8003f20 <HAL_GetTick>
 8004c12:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	2b20      	cmp	r3, #32
 8004c1e:	f040 8214 	bne.w	800504a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	2319      	movs	r3, #25
 8004c28:	2201      	movs	r2, #1
 8004c2a:	497b      	ldr	r1, [pc, #492]	@ (8004e18 <HAL_I2C_Mem_Read+0x224>)
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f000 fb91 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d001      	beq.n	8004c3c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	e207      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_I2C_Mem_Read+0x56>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e200      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0301 	and.w	r3, r3, #1
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d007      	beq.n	8004c70 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f042 0201 	orr.w	r2, r2, #1
 8004c6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2222      	movs	r2, #34	@ 0x22
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2240      	movs	r2, #64	@ 0x40
 8004c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2200      	movs	r2, #0
 8004c94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca6:	b29a      	uxth	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4a5b      	ldr	r2, [pc, #364]	@ (8004e1c <HAL_I2C_Mem_Read+0x228>)
 8004cb0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cb2:	88f8      	ldrh	r0, [r7, #6]
 8004cb4:	893a      	ldrh	r2, [r7, #8]
 8004cb6:	8979      	ldrh	r1, [r7, #10]
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	9301      	str	r3, [sp, #4]
 8004cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f000 fa5e 	bl	8005184 <I2C_RequestMemoryRead>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e1bc      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d113      	bne.n	8004d02 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cda:	2300      	movs	r3, #0
 8004cdc:	623b      	str	r3, [r7, #32]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	623b      	str	r3, [r7, #32]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	623b      	str	r3, [r7, #32]
 8004cee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cfe:	601a      	str	r2, [r3, #0]
 8004d00:	e190      	b.n	8005024 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d11b      	bne.n	8004d42 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	61fb      	str	r3, [r7, #28]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	695b      	ldr	r3, [r3, #20]
 8004d24:	61fb      	str	r3, [r7, #28]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	61fb      	str	r3, [r7, #28]
 8004d2e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	e170      	b.n	8005024 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d11b      	bne.n	8004d82 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d58:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61bb      	str	r3, [r7, #24]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	61bb      	str	r3, [r7, #24]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	61bb      	str	r3, [r7, #24]
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	e150      	b.n	8005024 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d82:	2300      	movs	r3, #0
 8004d84:	617b      	str	r3, [r7, #20]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	617b      	str	r3, [r7, #20]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	617b      	str	r3, [r7, #20]
 8004d96:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d98:	e144      	b.n	8005024 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	f200 80f1 	bhi.w	8004f86 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d123      	bne.n	8004df4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f000 fc79 	bl	80056a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e145      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	691a      	ldr	r2, [r3, #16]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd2:	1c5a      	adds	r2, r3, #1
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	3b01      	subs	r3, #1
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004df2:	e117      	b.n	8005024 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d14e      	bne.n	8004e9a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e02:	2200      	movs	r2, #0
 8004e04:	4906      	ldr	r1, [pc, #24]	@ (8004e20 <HAL_I2C_Mem_Read+0x22c>)
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 faa4 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d008      	beq.n	8004e24 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e11a      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
 8004e16:	bf00      	nop
 8004e18:	00100002 	.word	0x00100002
 8004e1c:	ffff0000 	.word	0xffff0000
 8004e20:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3e:	b2d2      	uxtb	r2, r2
 8004e40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e50:	3b01      	subs	r3, #1
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e70:	b2d2      	uxtb	r2, r2
 8004e72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e82:	3b01      	subs	r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	3b01      	subs	r3, #1
 8004e92:	b29a      	uxth	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e98:	e0c4      	b.n	8005024 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	496c      	ldr	r1, [pc, #432]	@ (8005054 <HAL_I2C_Mem_Read+0x460>)
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 fa55 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d001      	beq.n	8004eb4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e0cb      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	691a      	ldr	r2, [r3, #16]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed6:	1c5a      	adds	r2, r3, #1
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004efc:	2200      	movs	r2, #0
 8004efe:	4955      	ldr	r1, [pc, #340]	@ (8005054 <HAL_I2C_Mem_Read+0x460>)
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 fa27 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e09d      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	691a      	ldr	r2, [r3, #16]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2a:	b2d2      	uxtb	r2, r2
 8004f2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f32:	1c5a      	adds	r2, r3, #1
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	691a      	ldr	r2, [r3, #16]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	b2d2      	uxtb	r2, r2
 8004f5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	b29a      	uxth	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f84:	e04e      	b.n	8005024 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f88:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f000 fb8c 	bl	80056a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e058      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	691a      	ldr	r2, [r3, #16]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	b2d2      	uxtb	r2, r2
 8004fa6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b04      	cmp	r3, #4
 8004fd8:	d124      	bne.n	8005024 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fde:	2b03      	cmp	r3, #3
 8004fe0:	d107      	bne.n	8004ff2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500e:	3b01      	subs	r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501a:	b29b      	uxth	r3, r3
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005028:	2b00      	cmp	r3, #0
 800502a:	f47f aeb6 	bne.w	8004d9a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005046:	2300      	movs	r3, #0
 8005048:	e000      	b.n	800504c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800504a:	2302      	movs	r3, #2
  }
}
 800504c:	4618      	mov	r0, r3
 800504e:	3728      	adds	r7, #40	@ 0x28
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	00010004 	.word	0x00010004

08005058 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b088      	sub	sp, #32
 800505c:	af02      	add	r7, sp, #8
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	4608      	mov	r0, r1
 8005062:	4611      	mov	r1, r2
 8005064:	461a      	mov	r2, r3
 8005066:	4603      	mov	r3, r0
 8005068:	817b      	strh	r3, [r7, #10]
 800506a:	460b      	mov	r3, r1
 800506c:	813b      	strh	r3, [r7, #8]
 800506e:	4613      	mov	r3, r2
 8005070:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005080:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	6a3b      	ldr	r3, [r7, #32]
 8005088:	2200      	movs	r2, #0
 800508a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f000 f960 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00d      	beq.n	80050b6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a8:	d103      	bne.n	80050b2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e05f      	b.n	8005176 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050b6:	897b      	ldrh	r3, [r7, #10]
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	461a      	mov	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	6a3a      	ldr	r2, [r7, #32]
 80050ca:	492d      	ldr	r1, [pc, #180]	@ (8005180 <I2C_RequestMemoryWrite+0x128>)
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 f9bb 	bl	8005448 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e04c      	b.n	8005176 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	617b      	str	r3, [r7, #20]
 80050f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f4:	6a39      	ldr	r1, [r7, #32]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 fa46 	bl	8005588 <I2C_WaitOnTXEFlagUntilTimeout>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00d      	beq.n	800511e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005106:	2b04      	cmp	r3, #4
 8005108:	d107      	bne.n	800511a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005118:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e02b      	b.n	8005176 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d105      	bne.n	8005130 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005124:	893b      	ldrh	r3, [r7, #8]
 8005126:	b2da      	uxtb	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	611a      	str	r2, [r3, #16]
 800512e:	e021      	b.n	8005174 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005130:	893b      	ldrh	r3, [r7, #8]
 8005132:	0a1b      	lsrs	r3, r3, #8
 8005134:	b29b      	uxth	r3, r3
 8005136:	b2da      	uxtb	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800513e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005140:	6a39      	ldr	r1, [r7, #32]
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 fa20 	bl	8005588 <I2C_WaitOnTXEFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00d      	beq.n	800516a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005152:	2b04      	cmp	r3, #4
 8005154:	d107      	bne.n	8005166 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005164:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e005      	b.n	8005176 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800516a:	893b      	ldrh	r3, [r7, #8]
 800516c:	b2da      	uxtb	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3718      	adds	r7, #24
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	00010002 	.word	0x00010002

08005184 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af02      	add	r7, sp, #8
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	4608      	mov	r0, r1
 800518e:	4611      	mov	r1, r2
 8005190:	461a      	mov	r2, r3
 8005192:	4603      	mov	r3, r0
 8005194:	817b      	strh	r3, [r7, #10]
 8005196:	460b      	mov	r3, r1
 8005198:	813b      	strh	r3, [r7, #8]
 800519a:	4613      	mov	r3, r2
 800519c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	6a3b      	ldr	r3, [r7, #32]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 f8c2 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00d      	beq.n	80051f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e4:	d103      	bne.n	80051ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e0aa      	b.n	8005348 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051f2:	897b      	ldrh	r3, [r7, #10]
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	461a      	mov	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005200:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005204:	6a3a      	ldr	r2, [r7, #32]
 8005206:	4952      	ldr	r1, [pc, #328]	@ (8005350 <I2C_RequestMemoryRead+0x1cc>)
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 f91d 	bl	8005448 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e097      	b.n	8005348 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	617b      	str	r3, [r7, #20]
 800522c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800522e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005230:	6a39      	ldr	r1, [r7, #32]
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f9a8 	bl	8005588 <I2C_WaitOnTXEFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00d      	beq.n	800525a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005242:	2b04      	cmp	r3, #4
 8005244:	d107      	bne.n	8005256 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005254:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e076      	b.n	8005348 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800525a:	88fb      	ldrh	r3, [r7, #6]
 800525c:	2b01      	cmp	r3, #1
 800525e:	d105      	bne.n	800526c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005260:	893b      	ldrh	r3, [r7, #8]
 8005262:	b2da      	uxtb	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	611a      	str	r2, [r3, #16]
 800526a:	e021      	b.n	80052b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800526c:	893b      	ldrh	r3, [r7, #8]
 800526e:	0a1b      	lsrs	r3, r3, #8
 8005270:	b29b      	uxth	r3, r3
 8005272:	b2da      	uxtb	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800527a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800527c:	6a39      	ldr	r1, [r7, #32]
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 f982 	bl	8005588 <I2C_WaitOnTXEFlagUntilTimeout>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00d      	beq.n	80052a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	2b04      	cmp	r3, #4
 8005290:	d107      	bne.n	80052a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e050      	b.n	8005348 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052a6:	893b      	ldrh	r3, [r7, #8]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052b2:	6a39      	ldr	r1, [r7, #32]
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 f967 	bl	8005588 <I2C_WaitOnTXEFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00d      	beq.n	80052dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d107      	bne.n	80052d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e035      	b.n	8005348 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f000 f82b 	bl	8005354 <I2C_WaitOnFlagUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00d      	beq.n	8005320 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005312:	d103      	bne.n	800531c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800531a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e013      	b.n	8005348 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005320:	897b      	ldrh	r3, [r7, #10]
 8005322:	b2db      	uxtb	r3, r3
 8005324:	f043 0301 	orr.w	r3, r3, #1
 8005328:	b2da      	uxtb	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005332:	6a3a      	ldr	r2, [r7, #32]
 8005334:	4906      	ldr	r1, [pc, #24]	@ (8005350 <I2C_RequestMemoryRead+0x1cc>)
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 f886 	bl	8005448 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e000      	b.n	8005348 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3718      	adds	r7, #24
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	00010002 	.word	0x00010002

08005354 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	603b      	str	r3, [r7, #0]
 8005360:	4613      	mov	r3, r2
 8005362:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005364:	e048      	b.n	80053f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800536c:	d044      	beq.n	80053f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800536e:	f7fe fdd7 	bl	8003f20 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	69bb      	ldr	r3, [r7, #24]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d302      	bcc.n	8005384 <I2C_WaitOnFlagUntilTimeout+0x30>
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d139      	bne.n	80053f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	0c1b      	lsrs	r3, r3, #16
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b01      	cmp	r3, #1
 800538c:	d10d      	bne.n	80053aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	43da      	mvns	r2, r3
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	4013      	ands	r3, r2
 800539a:	b29b      	uxth	r3, r3
 800539c:	2b00      	cmp	r3, #0
 800539e:	bf0c      	ite	eq
 80053a0:	2301      	moveq	r3, #1
 80053a2:	2300      	movne	r3, #0
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	461a      	mov	r2, r3
 80053a8:	e00c      	b.n	80053c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	43da      	mvns	r2, r3
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	4013      	ands	r3, r2
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	bf0c      	ite	eq
 80053bc:	2301      	moveq	r3, #1
 80053be:	2300      	movne	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	461a      	mov	r2, r3
 80053c4:	79fb      	ldrb	r3, [r7, #7]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d116      	bne.n	80053f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2200      	movs	r2, #0
 80053ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2220      	movs	r2, #32
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e4:	f043 0220 	orr.w	r2, r3, #32
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e023      	b.n	8005440 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	0c1b      	lsrs	r3, r3, #16
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d10d      	bne.n	800541e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	43da      	mvns	r2, r3
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	4013      	ands	r3, r2
 800540e:	b29b      	uxth	r3, r3
 8005410:	2b00      	cmp	r3, #0
 8005412:	bf0c      	ite	eq
 8005414:	2301      	moveq	r3, #1
 8005416:	2300      	movne	r3, #0
 8005418:	b2db      	uxtb	r3, r3
 800541a:	461a      	mov	r2, r3
 800541c:	e00c      	b.n	8005438 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	43da      	mvns	r2, r3
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	4013      	ands	r3, r2
 800542a:	b29b      	uxth	r3, r3
 800542c:	2b00      	cmp	r3, #0
 800542e:	bf0c      	ite	eq
 8005430:	2301      	moveq	r3, #1
 8005432:	2300      	movne	r3, #0
 8005434:	b2db      	uxtb	r3, r3
 8005436:	461a      	mov	r2, r3
 8005438:	79fb      	ldrb	r3, [r7, #7]
 800543a:	429a      	cmp	r2, r3
 800543c:	d093      	beq.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800543e:	2300      	movs	r3, #0
}
 8005440:	4618      	mov	r0, r3
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005456:	e071      	b.n	800553c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005466:	d123      	bne.n	80054b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005476:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005480:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2220      	movs	r2, #32
 800548c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800549c:	f043 0204 	orr.w	r2, r3, #4
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e067      	b.n	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b6:	d041      	beq.n	800553c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054b8:	f7fe fd32 	bl	8003f20 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d302      	bcc.n	80054ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d136      	bne.n	800553c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	0c1b      	lsrs	r3, r3, #16
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d10c      	bne.n	80054f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	43da      	mvns	r2, r3
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4013      	ands	r3, r2
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	bf14      	ite	ne
 80054ea:	2301      	movne	r3, #1
 80054ec:	2300      	moveq	r3, #0
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	e00b      	b.n	800550a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	43da      	mvns	r2, r3
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	4013      	ands	r3, r2
 80054fe:	b29b      	uxth	r3, r3
 8005500:	2b00      	cmp	r3, #0
 8005502:	bf14      	ite	ne
 8005504:	2301      	movne	r3, #1
 8005506:	2300      	moveq	r3, #0
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d016      	beq.n	800553c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2220      	movs	r2, #32
 8005518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005528:	f043 0220 	orr.w	r2, r3, #32
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e021      	b.n	8005580 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	0c1b      	lsrs	r3, r3, #16
 8005540:	b2db      	uxtb	r3, r3
 8005542:	2b01      	cmp	r3, #1
 8005544:	d10c      	bne.n	8005560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	43da      	mvns	r2, r3
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	4013      	ands	r3, r2
 8005552:	b29b      	uxth	r3, r3
 8005554:	2b00      	cmp	r3, #0
 8005556:	bf14      	ite	ne
 8005558:	2301      	movne	r3, #1
 800555a:	2300      	moveq	r3, #0
 800555c:	b2db      	uxtb	r3, r3
 800555e:	e00b      	b.n	8005578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	43da      	mvns	r2, r3
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	4013      	ands	r3, r2
 800556c:	b29b      	uxth	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	bf14      	ite	ne
 8005572:	2301      	movne	r3, #1
 8005574:	2300      	moveq	r3, #0
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b00      	cmp	r3, #0
 800557a:	f47f af6d 	bne.w	8005458 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3710      	adds	r7, #16
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005594:	e034      	b.n	8005600 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 f8e3 	bl	8005762 <I2C_IsAcknowledgeFailed>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e034      	b.n	8005610 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ac:	d028      	beq.n	8005600 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ae:	f7fe fcb7 	bl	8003f20 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d302      	bcc.n	80055c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d11d      	bne.n	8005600 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ce:	2b80      	cmp	r3, #128	@ 0x80
 80055d0:	d016      	beq.n	8005600 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2220      	movs	r2, #32
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ec:	f043 0220 	orr.w	r2, r3, #32
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e007      	b.n	8005610 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800560a:	2b80      	cmp	r3, #128	@ 0x80
 800560c:	d1c3      	bne.n	8005596 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005624:	e034      	b.n	8005690 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 f89b 	bl	8005762 <I2C_IsAcknowledgeFailed>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e034      	b.n	80056a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563c:	d028      	beq.n	8005690 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800563e:	f7fe fc6f 	bl	8003f20 <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	429a      	cmp	r2, r3
 800564c:	d302      	bcc.n	8005654 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d11d      	bne.n	8005690 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	f003 0304 	and.w	r3, r3, #4
 800565e:	2b04      	cmp	r3, #4
 8005660:	d016      	beq.n	8005690 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2220      	movs	r2, #32
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567c:	f043 0220 	orr.w	r2, r3, #32
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e007      	b.n	80056a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f003 0304 	and.w	r3, r3, #4
 800569a:	2b04      	cmp	r3, #4
 800569c:	d1c3      	bne.n	8005626 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056b4:	e049      	b.n	800574a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	695b      	ldr	r3, [r3, #20]
 80056bc:	f003 0310 	and.w	r3, r3, #16
 80056c0:	2b10      	cmp	r3, #16
 80056c2:	d119      	bne.n	80056f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f06f 0210 	mvn.w	r2, #16
 80056cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e030      	b.n	800575a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f8:	f7fe fc12 	bl	8003f20 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	429a      	cmp	r2, r3
 8005706:	d302      	bcc.n	800570e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d11d      	bne.n	800574a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	695b      	ldr	r3, [r3, #20]
 8005714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005718:	2b40      	cmp	r3, #64	@ 0x40
 800571a:	d016      	beq.n	800574a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2220      	movs	r2, #32
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005736:	f043 0220 	orr.w	r2, r3, #32
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e007      	b.n	800575a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005754:	2b40      	cmp	r3, #64	@ 0x40
 8005756:	d1ae      	bne.n	80056b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}

08005762 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005762:	b480      	push	{r7}
 8005764:	b083      	sub	sp, #12
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005774:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005778:	d11b      	bne.n	80057b2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005782:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579e:	f043 0204 	orr.w	r2, r3, #4
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e000      	b.n	80057b4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b20      	cmp	r3, #32
 80057d4:	d129      	bne.n	800582a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2224      	movs	r2, #36	@ 0x24
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f022 0201 	bic.w	r2, r2, #1
 80057ec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0210 	bic.w	r2, r2, #16
 80057fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 0201 	orr.w	r2, r2, #1
 800581c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2220      	movs	r2, #32
 8005822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	e000      	b.n	800582c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800582a:	2302      	movs	r3, #2
  }
}
 800582c:	4618      	mov	r0, r3
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005842:	2300      	movs	r3, #0
 8005844:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b20      	cmp	r3, #32
 8005850:	d12a      	bne.n	80058a8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2224      	movs	r2, #36	@ 0x24
 8005856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 0201 	bic.w	r2, r2, #1
 8005868:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005870:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005872:	89fb      	ldrh	r3, [r7, #14]
 8005874:	f023 030f 	bic.w	r3, r3, #15
 8005878:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	b29a      	uxth	r2, r3
 800587e:	89fb      	ldrh	r3, [r7, #14]
 8005880:	4313      	orrs	r3, r2
 8005882:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	89fa      	ldrh	r2, [r7, #14]
 800588a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f042 0201 	orr.w	r2, r2, #1
 800589a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80058a4:	2300      	movs	r3, #0
 80058a6:	e000      	b.n	80058aa <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80058a8:	2302      	movs	r3, #2
  }
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
	...

080058b8 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e0bf      	b.n	8005a4a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d106      	bne.n	80058e4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7fd fcf6 	bl	80032d0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2202      	movs	r2, #2
 80058e8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699a      	ldr	r2, [r3, #24]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80058fa:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6999      	ldr	r1, [r3, #24]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005910:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	430a      	orrs	r2, r1
 800591e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6899      	ldr	r1, [r3, #8]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	4b4a      	ldr	r3, [pc, #296]	@ (8005a54 <HAL_LTDC_Init+0x19c>)
 800592c:	400b      	ands	r3, r1
 800592e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	041b      	lsls	r3, r3, #16
 8005936:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6899      	ldr	r1, [r3, #8]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	431a      	orrs	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	430a      	orrs	r2, r1
 800594c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68d9      	ldr	r1, [r3, #12]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	4b3e      	ldr	r3, [pc, #248]	@ (8005a54 <HAL_LTDC_Init+0x19c>)
 800595a:	400b      	ands	r3, r1
 800595c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	041b      	lsls	r3, r3, #16
 8005964:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68d9      	ldr	r1, [r3, #12]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1a      	ldr	r2, [r3, #32]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	431a      	orrs	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6919      	ldr	r1, [r3, #16]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	4b33      	ldr	r3, [pc, #204]	@ (8005a54 <HAL_LTDC_Init+0x19c>)
 8005988:	400b      	ands	r3, r1
 800598a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005990:	041b      	lsls	r3, r3, #16
 8005992:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6919      	ldr	r1, [r3, #16]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	431a      	orrs	r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6959      	ldr	r1, [r3, #20]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	4b27      	ldr	r3, [pc, #156]	@ (8005a54 <HAL_LTDC_Init+0x19c>)
 80059b6:	400b      	ands	r3, r1
 80059b8:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059be:	041b      	lsls	r3, r3, #16
 80059c0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6959      	ldr	r1, [r3, #20]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80059de:	021b      	lsls	r3, r3, #8
 80059e0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80059e8:	041b      	lsls	r3, r3, #16
 80059ea:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80059fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005a02:	68ba      	ldr	r2, [r7, #8]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	430a      	orrs	r2, r1
 8005a16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0206 	orr.w	r2, r2, #6
 8005a26:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	699a      	ldr	r2, [r3, #24]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f042 0201 	orr.w	r2, r2, #1
 8005a36:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	f000f800 	.word	0xf000f800

08005a58 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005a58:	b5b0      	push	{r4, r5, r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d101      	bne.n	8005a72 <HAL_LTDC_ConfigLayer+0x1a>
 8005a6e:	2302      	movs	r3, #2
 8005a70:	e02c      	b.n	8005acc <HAL_LTDC_ConfigLayer+0x74>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2134      	movs	r1, #52	@ 0x34
 8005a88:	fb01 f303 	mul.w	r3, r1, r3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	4614      	mov	r4, r2
 8005a96:	461d      	mov	r5, r3
 8005a98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005aa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005aa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005aa4:	682b      	ldr	r3, [r5, #0]
 8005aa6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	68b9      	ldr	r1, [r7, #8]
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 f811 	bl	8005ad4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bdb0      	pop	{r4, r5, r7, pc}

08005ad4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b089      	sub	sp, #36	@ 0x24
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	0c1b      	lsrs	r3, r3, #16
 8005aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005af0:	4413      	add	r3, r2
 8005af2:	041b      	lsls	r3, r3, #16
 8005af4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	01db      	lsls	r3, r3, #7
 8005b00:	4413      	add	r3, r2
 8005b02:	3384      	adds	r3, #132	@ 0x84
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	6812      	ldr	r2, [r2, #0]
 8005b0a:	4611      	mov	r1, r2
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	01d2      	lsls	r2, r2, #7
 8005b10:	440a      	add	r2, r1
 8005b12:	3284      	adds	r2, #132	@ 0x84
 8005b14:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005b18:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b2a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005b2c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4619      	mov	r1, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	01db      	lsls	r3, r3, #7
 8005b38:	440b      	add	r3, r1
 8005b3a:	3384      	adds	r3, #132	@ 0x84
 8005b3c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005b42:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b52:	4413      	add	r3, r2
 8005b54:	041b      	lsls	r3, r3, #16
 8005b56:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	01db      	lsls	r3, r3, #7
 8005b62:	4413      	add	r3, r2
 8005b64:	3384      	adds	r3, #132	@ 0x84
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	6812      	ldr	r2, [r2, #0]
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	01d2      	lsls	r2, r2, #7
 8005b72:	440a      	add	r2, r1
 8005b74:	3284      	adds	r2, #132	@ 0x84
 8005b76:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8005b7a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b8a:	4413      	add	r3, r2
 8005b8c:	1c5a      	adds	r2, r3, #1
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4619      	mov	r1, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	01db      	lsls	r3, r3, #7
 8005b98:	440b      	add	r3, r1
 8005b9a:	3384      	adds	r3, #132	@ 0x84
 8005b9c:	4619      	mov	r1, r3
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	01db      	lsls	r3, r3, #7
 8005bae:	4413      	add	r3, r2
 8005bb0:	3384      	adds	r3, #132	@ 0x84
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	6812      	ldr	r2, [r2, #0]
 8005bb8:	4611      	mov	r1, r2
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	01d2      	lsls	r2, r2, #7
 8005bbe:	440a      	add	r2, r1
 8005bc0:	3284      	adds	r2, #132	@ 0x84
 8005bc2:	f023 0307 	bic.w	r3, r3, #7
 8005bc6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	461a      	mov	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	01db      	lsls	r3, r3, #7
 8005bd2:	4413      	add	r3, r2
 8005bd4:	3384      	adds	r3, #132	@ 0x84
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8005be4:	021b      	lsls	r3, r3, #8
 8005be6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005bee:	041b      	lsls	r3, r3, #16
 8005bf0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	061b      	lsls	r3, r3, #24
 8005bf8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	01db      	lsls	r3, r3, #7
 8005c04:	4413      	add	r3, r2
 8005c06:	3384      	adds	r3, #132	@ 0x84
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	461a      	mov	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	01db      	lsls	r3, r3, #7
 8005c14:	4413      	add	r3, r2
 8005c16:	3384      	adds	r3, #132	@ 0x84
 8005c18:	461a      	mov	r2, r3
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c24:	461a      	mov	r2, r3
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4619      	mov	r1, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	01db      	lsls	r3, r3, #7
 8005c38:	440b      	add	r3, r1
 8005c3a:	3384      	adds	r3, #132	@ 0x84
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	461a      	mov	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	01db      	lsls	r3, r3, #7
 8005c4e:	4413      	add	r3, r2
 8005c50:	3384      	adds	r3, #132	@ 0x84
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	6812      	ldr	r2, [r2, #0]
 8005c58:	4611      	mov	r1, r2
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	01d2      	lsls	r2, r2, #7
 8005c5e:	440a      	add	r2, r1
 8005c60:	3284      	adds	r2, #132	@ 0x84
 8005c62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005c66:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	01db      	lsls	r3, r3, #7
 8005c72:	4413      	add	r3, r2
 8005c74:	3384      	adds	r3, #132	@ 0x84
 8005c76:	461a      	mov	r2, r3
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	695b      	ldr	r3, [r3, #20]
 8005c7c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	461a      	mov	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	01db      	lsls	r3, r3, #7
 8005c88:	4413      	add	r3, r2
 8005c8a:	3384      	adds	r3, #132	@ 0x84
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	68fa      	ldr	r2, [r7, #12]
 8005c90:	6812      	ldr	r2, [r2, #0]
 8005c92:	4611      	mov	r1, r2
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	01d2      	lsls	r2, r2, #7
 8005c98:	440a      	add	r2, r1
 8005c9a:	3284      	adds	r2, #132	@ 0x84
 8005c9c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005ca0:	f023 0307 	bic.w	r3, r3, #7
 8005ca4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	69da      	ldr	r2, [r3, #28]
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	68f9      	ldr	r1, [r7, #12]
 8005cb0:	6809      	ldr	r1, [r1, #0]
 8005cb2:	4608      	mov	r0, r1
 8005cb4:	6879      	ldr	r1, [r7, #4]
 8005cb6:	01c9      	lsls	r1, r1, #7
 8005cb8:	4401      	add	r1, r0
 8005cba:	3184      	adds	r1, #132	@ 0x84
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	01db      	lsls	r3, r3, #7
 8005cca:	4413      	add	r3, r2
 8005ccc:	3384      	adds	r3, #132	@ 0x84
 8005cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	01db      	lsls	r3, r3, #7
 8005cda:	4413      	add	r3, r2
 8005cdc:	3384      	adds	r3, #132	@ 0x84
 8005cde:	461a      	mov	r2, r3
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	461a      	mov	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	01db      	lsls	r3, r3, #7
 8005cee:	4413      	add	r3, r2
 8005cf0:	3384      	adds	r3, #132	@ 0x84
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf8:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d102      	bne.n	8005d08 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005d02:	2304      	movs	r3, #4
 8005d04:	61fb      	str	r3, [r7, #28]
 8005d06:	e01b      	b.n	8005d40 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d102      	bne.n	8005d16 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005d10:	2303      	movs	r3, #3
 8005d12:	61fb      	str	r3, [r7, #28]
 8005d14:	e014      	b.n	8005d40 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d00b      	beq.n	8005d36 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d007      	beq.n	8005d36 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005d2a:	2b03      	cmp	r3, #3
 8005d2c:	d003      	beq.n	8005d36 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005d32:	2b07      	cmp	r3, #7
 8005d34:	d102      	bne.n	8005d3c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005d36:	2302      	movs	r3, #2
 8005d38:	61fb      	str	r3, [r7, #28]
 8005d3a:	e001      	b.n	8005d40 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	461a      	mov	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	01db      	lsls	r3, r3, #7
 8005d4a:	4413      	add	r3, r2
 8005d4c:	3384      	adds	r3, #132	@ 0x84
 8005d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	4611      	mov	r1, r2
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	01d2      	lsls	r2, r2, #7
 8005d5a:	440a      	add	r2, r1
 8005d5c:	3284      	adds	r2, #132	@ 0x84
 8005d5e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8005d62:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d68:	69fa      	ldr	r2, [r7, #28]
 8005d6a:	fb02 f303 	mul.w	r3, r2, r3
 8005d6e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	6859      	ldr	r1, [r3, #4]
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	1acb      	subs	r3, r1, r3
 8005d7a:	69f9      	ldr	r1, [r7, #28]
 8005d7c:	fb01 f303 	mul.w	r3, r1, r3
 8005d80:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005d82:	68f9      	ldr	r1, [r7, #12]
 8005d84:	6809      	ldr	r1, [r1, #0]
 8005d86:	4608      	mov	r0, r1
 8005d88:	6879      	ldr	r1, [r7, #4]
 8005d8a:	01c9      	lsls	r1, r1, #7
 8005d8c:	4401      	add	r1, r0
 8005d8e:	3184      	adds	r1, #132	@ 0x84
 8005d90:	4313      	orrs	r3, r2
 8005d92:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	461a      	mov	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	01db      	lsls	r3, r3, #7
 8005d9e:	4413      	add	r3, r2
 8005da0:	3384      	adds	r3, #132	@ 0x84
 8005da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	6812      	ldr	r2, [r2, #0]
 8005da8:	4611      	mov	r1, r2
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	01d2      	lsls	r2, r2, #7
 8005dae:	440a      	add	r2, r1
 8005db0:	3284      	adds	r2, #132	@ 0x84
 8005db2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005db6:	f023 0307 	bic.w	r3, r3, #7
 8005dba:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	01db      	lsls	r3, r3, #7
 8005dc6:	4413      	add	r3, r2
 8005dc8:	3384      	adds	r3, #132	@ 0x84
 8005dca:	461a      	mov	r2, r3
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	01db      	lsls	r3, r3, #7
 8005ddc:	4413      	add	r3, r2
 8005dde:	3384      	adds	r3, #132	@ 0x84
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	6812      	ldr	r2, [r2, #0]
 8005de6:	4611      	mov	r1, r2
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	01d2      	lsls	r2, r2, #7
 8005dec:	440a      	add	r2, r1
 8005dee:	3284      	adds	r2, #132	@ 0x84
 8005df0:	f043 0301 	orr.w	r3, r3, #1
 8005df4:	6013      	str	r3, [r2, #0]
}
 8005df6:	bf00      	nop
 8005df8:	3724      	adds	r7, #36	@ 0x24
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr
	...

08005e04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b086      	sub	sp, #24
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d101      	bne.n	8005e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e267      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d075      	beq.n	8005f0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e22:	4b88      	ldr	r3, [pc, #544]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 030c 	and.w	r3, r3, #12
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d00c      	beq.n	8005e48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e2e:	4b85      	ldr	r3, [pc, #532]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d112      	bne.n	8005e60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e3a:	4b82      	ldr	r3, [pc, #520]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e46:	d10b      	bne.n	8005e60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e48:	4b7e      	ldr	r3, [pc, #504]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d05b      	beq.n	8005f0c <HAL_RCC_OscConfig+0x108>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d157      	bne.n	8005f0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e242      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e68:	d106      	bne.n	8005e78 <HAL_RCC_OscConfig+0x74>
 8005e6a:	4b76      	ldr	r3, [pc, #472]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a75      	ldr	r2, [pc, #468]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e74:	6013      	str	r3, [r2, #0]
 8005e76:	e01d      	b.n	8005eb4 <HAL_RCC_OscConfig+0xb0>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e80:	d10c      	bne.n	8005e9c <HAL_RCC_OscConfig+0x98>
 8005e82:	4b70      	ldr	r3, [pc, #448]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a6f      	ldr	r2, [pc, #444]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e8c:	6013      	str	r3, [r2, #0]
 8005e8e:	4b6d      	ldr	r3, [pc, #436]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a6c      	ldr	r2, [pc, #432]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e98:	6013      	str	r3, [r2, #0]
 8005e9a:	e00b      	b.n	8005eb4 <HAL_RCC_OscConfig+0xb0>
 8005e9c:	4b69      	ldr	r3, [pc, #420]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a68      	ldr	r2, [pc, #416]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005ea2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ea6:	6013      	str	r3, [r2, #0]
 8005ea8:	4b66      	ldr	r3, [pc, #408]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a65      	ldr	r2, [pc, #404]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005eae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d013      	beq.n	8005ee4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ebc:	f7fe f830 	bl	8003f20 <HAL_GetTick>
 8005ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ec2:	e008      	b.n	8005ed6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ec4:	f7fe f82c 	bl	8003f20 <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	2b64      	cmp	r3, #100	@ 0x64
 8005ed0:	d901      	bls.n	8005ed6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e207      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ed6:	4b5b      	ldr	r3, [pc, #364]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d0f0      	beq.n	8005ec4 <HAL_RCC_OscConfig+0xc0>
 8005ee2:	e014      	b.n	8005f0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee4:	f7fe f81c 	bl	8003f20 <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eec:	f7fe f818 	bl	8003f20 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b64      	cmp	r3, #100	@ 0x64
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e1f3      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005efe:	4b51      	ldr	r3, [pc, #324]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f0      	bne.n	8005eec <HAL_RCC_OscConfig+0xe8>
 8005f0a:	e000      	b.n	8005f0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0302 	and.w	r3, r3, #2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d063      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f003 030c 	and.w	r3, r3, #12
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00b      	beq.n	8005f3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f26:	4b47      	ldr	r3, [pc, #284]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f2e:	2b08      	cmp	r3, #8
 8005f30:	d11c      	bne.n	8005f6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f32:	4b44      	ldr	r3, [pc, #272]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d116      	bne.n	8005f6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f3e:	4b41      	ldr	r3, [pc, #260]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0302 	and.w	r3, r3, #2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d005      	beq.n	8005f56 <HAL_RCC_OscConfig+0x152>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d001      	beq.n	8005f56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e1c7      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f56:	4b3b      	ldr	r3, [pc, #236]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	00db      	lsls	r3, r3, #3
 8005f64:	4937      	ldr	r1, [pc, #220]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f66:	4313      	orrs	r3, r2
 8005f68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f6a:	e03a      	b.n	8005fe2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d020      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f74:	4b34      	ldr	r3, [pc, #208]	@ (8006048 <HAL_RCC_OscConfig+0x244>)
 8005f76:	2201      	movs	r2, #1
 8005f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f7a:	f7fd ffd1 	bl	8003f20 <HAL_GetTick>
 8005f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f80:	e008      	b.n	8005f94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f82:	f7fd ffcd 	bl	8003f20 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d901      	bls.n	8005f94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e1a8      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f94:	4b2b      	ldr	r3, [pc, #172]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0302 	and.w	r3, r3, #2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d0f0      	beq.n	8005f82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fa0:	4b28      	ldr	r3, [pc, #160]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	00db      	lsls	r3, r3, #3
 8005fae:	4925      	ldr	r1, [pc, #148]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	600b      	str	r3, [r1, #0]
 8005fb4:	e015      	b.n	8005fe2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fb6:	4b24      	ldr	r3, [pc, #144]	@ (8006048 <HAL_RCC_OscConfig+0x244>)
 8005fb8:	2200      	movs	r2, #0
 8005fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fbc:	f7fd ffb0 	bl	8003f20 <HAL_GetTick>
 8005fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fc2:	e008      	b.n	8005fd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fc4:	f7fd ffac 	bl	8003f20 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d901      	bls.n	8005fd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e187      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fd6:	4b1b      	ldr	r3, [pc, #108]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0302 	and.w	r3, r3, #2
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1f0      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0308 	and.w	r3, r3, #8
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d036      	beq.n	800605c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d016      	beq.n	8006024 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ff6:	4b15      	ldr	r3, [pc, #84]	@ (800604c <HAL_RCC_OscConfig+0x248>)
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ffc:	f7fd ff90 	bl	8003f20 <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006002:	e008      	b.n	8006016 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006004:	f7fd ff8c 	bl	8003f20 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e167      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006016:	4b0b      	ldr	r3, [pc, #44]	@ (8006044 <HAL_RCC_OscConfig+0x240>)
 8006018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800601a:	f003 0302 	and.w	r3, r3, #2
 800601e:	2b00      	cmp	r3, #0
 8006020:	d0f0      	beq.n	8006004 <HAL_RCC_OscConfig+0x200>
 8006022:	e01b      	b.n	800605c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006024:	4b09      	ldr	r3, [pc, #36]	@ (800604c <HAL_RCC_OscConfig+0x248>)
 8006026:	2200      	movs	r2, #0
 8006028:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800602a:	f7fd ff79 	bl	8003f20 <HAL_GetTick>
 800602e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006030:	e00e      	b.n	8006050 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006032:	f7fd ff75 	bl	8003f20 <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	2b02      	cmp	r3, #2
 800603e:	d907      	bls.n	8006050 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006040:	2303      	movs	r3, #3
 8006042:	e150      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
 8006044:	40023800 	.word	0x40023800
 8006048:	42470000 	.word	0x42470000
 800604c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006050:	4b88      	ldr	r3, [pc, #544]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006054:	f003 0302 	and.w	r3, r3, #2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1ea      	bne.n	8006032 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0304 	and.w	r3, r3, #4
 8006064:	2b00      	cmp	r3, #0
 8006066:	f000 8097 	beq.w	8006198 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800606a:	2300      	movs	r3, #0
 800606c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800606e:	4b81      	ldr	r3, [pc, #516]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006072:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d10f      	bne.n	800609a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800607a:	2300      	movs	r3, #0
 800607c:	60bb      	str	r3, [r7, #8]
 800607e:	4b7d      	ldr	r3, [pc, #500]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006082:	4a7c      	ldr	r2, [pc, #496]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006088:	6413      	str	r3, [r2, #64]	@ 0x40
 800608a:	4b7a      	ldr	r3, [pc, #488]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 800608c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800608e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006092:	60bb      	str	r3, [r7, #8]
 8006094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006096:	2301      	movs	r3, #1
 8006098:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800609a:	4b77      	ldr	r3, [pc, #476]	@ (8006278 <HAL_RCC_OscConfig+0x474>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d118      	bne.n	80060d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80060a6:	4b74      	ldr	r3, [pc, #464]	@ (8006278 <HAL_RCC_OscConfig+0x474>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a73      	ldr	r2, [pc, #460]	@ (8006278 <HAL_RCC_OscConfig+0x474>)
 80060ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060b2:	f7fd ff35 	bl	8003f20 <HAL_GetTick>
 80060b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060b8:	e008      	b.n	80060cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ba:	f7fd ff31 	bl	8003f20 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d901      	bls.n	80060cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e10c      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060cc:	4b6a      	ldr	r3, [pc, #424]	@ (8006278 <HAL_RCC_OscConfig+0x474>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d0f0      	beq.n	80060ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d106      	bne.n	80060ee <HAL_RCC_OscConfig+0x2ea>
 80060e0:	4b64      	ldr	r3, [pc, #400]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 80060e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e4:	4a63      	ldr	r2, [pc, #396]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 80060e6:	f043 0301 	orr.w	r3, r3, #1
 80060ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80060ec:	e01c      	b.n	8006128 <HAL_RCC_OscConfig+0x324>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	2b05      	cmp	r3, #5
 80060f4:	d10c      	bne.n	8006110 <HAL_RCC_OscConfig+0x30c>
 80060f6:	4b5f      	ldr	r3, [pc, #380]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 80060f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060fa:	4a5e      	ldr	r2, [pc, #376]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 80060fc:	f043 0304 	orr.w	r3, r3, #4
 8006100:	6713      	str	r3, [r2, #112]	@ 0x70
 8006102:	4b5c      	ldr	r3, [pc, #368]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006106:	4a5b      	ldr	r2, [pc, #364]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006108:	f043 0301 	orr.w	r3, r3, #1
 800610c:	6713      	str	r3, [r2, #112]	@ 0x70
 800610e:	e00b      	b.n	8006128 <HAL_RCC_OscConfig+0x324>
 8006110:	4b58      	ldr	r3, [pc, #352]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006114:	4a57      	ldr	r2, [pc, #348]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006116:	f023 0301 	bic.w	r3, r3, #1
 800611a:	6713      	str	r3, [r2, #112]	@ 0x70
 800611c:	4b55      	ldr	r3, [pc, #340]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 800611e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006120:	4a54      	ldr	r2, [pc, #336]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006122:	f023 0304 	bic.w	r3, r3, #4
 8006126:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d015      	beq.n	800615c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006130:	f7fd fef6 	bl	8003f20 <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006136:	e00a      	b.n	800614e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006138:	f7fd fef2 	bl	8003f20 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006146:	4293      	cmp	r3, r2
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e0cb      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800614e:	4b49      	ldr	r3, [pc, #292]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0ee      	beq.n	8006138 <HAL_RCC_OscConfig+0x334>
 800615a:	e014      	b.n	8006186 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800615c:	f7fd fee0 	bl	8003f20 <HAL_GetTick>
 8006160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006162:	e00a      	b.n	800617a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006164:	f7fd fedc 	bl	8003f20 <HAL_GetTick>
 8006168:	4602      	mov	r2, r0
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006172:	4293      	cmp	r3, r2
 8006174:	d901      	bls.n	800617a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e0b5      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800617a:	4b3e      	ldr	r3, [pc, #248]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 800617c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800617e:	f003 0302 	and.w	r3, r3, #2
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1ee      	bne.n	8006164 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006186:	7dfb      	ldrb	r3, [r7, #23]
 8006188:	2b01      	cmp	r3, #1
 800618a:	d105      	bne.n	8006198 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800618c:	4b39      	ldr	r3, [pc, #228]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 800618e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006190:	4a38      	ldr	r2, [pc, #224]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006192:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006196:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	2b00      	cmp	r3, #0
 800619e:	f000 80a1 	beq.w	80062e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80061a2:	4b34      	ldr	r3, [pc, #208]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	f003 030c 	and.w	r3, r3, #12
 80061aa:	2b08      	cmp	r3, #8
 80061ac:	d05c      	beq.n	8006268 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d141      	bne.n	800623a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061b6:	4b31      	ldr	r3, [pc, #196]	@ (800627c <HAL_RCC_OscConfig+0x478>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061bc:	f7fd feb0 	bl	8003f20 <HAL_GetTick>
 80061c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061c2:	e008      	b.n	80061d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061c4:	f7fd feac 	bl	8003f20 <HAL_GetTick>
 80061c8:	4602      	mov	r2, r0
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d901      	bls.n	80061d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e087      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061d6:	4b27      	ldr	r3, [pc, #156]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1f0      	bne.n	80061c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69da      	ldr	r2, [r3, #28]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f0:	019b      	lsls	r3, r3, #6
 80061f2:	431a      	orrs	r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f8:	085b      	lsrs	r3, r3, #1
 80061fa:	3b01      	subs	r3, #1
 80061fc:	041b      	lsls	r3, r3, #16
 80061fe:	431a      	orrs	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006204:	061b      	lsls	r3, r3, #24
 8006206:	491b      	ldr	r1, [pc, #108]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 8006208:	4313      	orrs	r3, r2
 800620a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800620c:	4b1b      	ldr	r3, [pc, #108]	@ (800627c <HAL_RCC_OscConfig+0x478>)
 800620e:	2201      	movs	r2, #1
 8006210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006212:	f7fd fe85 	bl	8003f20 <HAL_GetTick>
 8006216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006218:	e008      	b.n	800622c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800621a:	f7fd fe81 	bl	8003f20 <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	2b02      	cmp	r3, #2
 8006226:	d901      	bls.n	800622c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	e05c      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800622c:	4b11      	ldr	r3, [pc, #68]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d0f0      	beq.n	800621a <HAL_RCC_OscConfig+0x416>
 8006238:	e054      	b.n	80062e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800623a:	4b10      	ldr	r3, [pc, #64]	@ (800627c <HAL_RCC_OscConfig+0x478>)
 800623c:	2200      	movs	r2, #0
 800623e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006240:	f7fd fe6e 	bl	8003f20 <HAL_GetTick>
 8006244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006248:	f7fd fe6a 	bl	8003f20 <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b02      	cmp	r3, #2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e045      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800625a:	4b06      	ldr	r3, [pc, #24]	@ (8006274 <HAL_RCC_OscConfig+0x470>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1f0      	bne.n	8006248 <HAL_RCC_OscConfig+0x444>
 8006266:	e03d      	b.n	80062e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d107      	bne.n	8006280 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e038      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
 8006274:	40023800 	.word	0x40023800
 8006278:	40007000 	.word	0x40007000
 800627c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006280:	4b1b      	ldr	r3, [pc, #108]	@ (80062f0 <HAL_RCC_OscConfig+0x4ec>)
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	2b01      	cmp	r3, #1
 800628c:	d028      	beq.n	80062e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006298:	429a      	cmp	r2, r3
 800629a:	d121      	bne.n	80062e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d11a      	bne.n	80062e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80062b0:	4013      	ands	r3, r2
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d111      	bne.n	80062e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c6:	085b      	lsrs	r3, r3, #1
 80062c8:	3b01      	subs	r3, #1
 80062ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d107      	bne.n	80062e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062dc:	429a      	cmp	r2, r3
 80062de:	d001      	beq.n	80062e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e000      	b.n	80062e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80062e4:	2300      	movs	r3, #0
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3718      	adds	r7, #24
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	40023800 	.word	0x40023800

080062f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d101      	bne.n	8006308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e0cc      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006308:	4b68      	ldr	r3, [pc, #416]	@ (80064ac <HAL_RCC_ClockConfig+0x1b8>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 030f 	and.w	r3, r3, #15
 8006310:	683a      	ldr	r2, [r7, #0]
 8006312:	429a      	cmp	r2, r3
 8006314:	d90c      	bls.n	8006330 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006316:	4b65      	ldr	r3, [pc, #404]	@ (80064ac <HAL_RCC_ClockConfig+0x1b8>)
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	b2d2      	uxtb	r2, r2
 800631c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800631e:	4b63      	ldr	r3, [pc, #396]	@ (80064ac <HAL_RCC_ClockConfig+0x1b8>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 030f 	and.w	r3, r3, #15
 8006326:	683a      	ldr	r2, [r7, #0]
 8006328:	429a      	cmp	r2, r3
 800632a:	d001      	beq.n	8006330 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e0b8      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d020      	beq.n	800637e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0304 	and.w	r3, r3, #4
 8006344:	2b00      	cmp	r3, #0
 8006346:	d005      	beq.n	8006354 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006348:	4b59      	ldr	r3, [pc, #356]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	4a58      	ldr	r2, [pc, #352]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 800634e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006352:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0308 	and.w	r3, r3, #8
 800635c:	2b00      	cmp	r3, #0
 800635e:	d005      	beq.n	800636c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006360:	4b53      	ldr	r3, [pc, #332]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	4a52      	ldr	r2, [pc, #328]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006366:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800636a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800636c:	4b50      	ldr	r3, [pc, #320]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	494d      	ldr	r1, [pc, #308]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 800637a:	4313      	orrs	r3, r2
 800637c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d044      	beq.n	8006414 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	2b01      	cmp	r3, #1
 8006390:	d107      	bne.n	80063a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006392:	4b47      	ldr	r3, [pc, #284]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d119      	bne.n	80063d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e07f      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d003      	beq.n	80063b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80063ae:	2b03      	cmp	r3, #3
 80063b0:	d107      	bne.n	80063c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063b2:	4b3f      	ldr	r3, [pc, #252]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d109      	bne.n	80063d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e06f      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063c2:	4b3b      	ldr	r3, [pc, #236]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d101      	bne.n	80063d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e067      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063d2:	4b37      	ldr	r3, [pc, #220]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f023 0203 	bic.w	r2, r3, #3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	4934      	ldr	r1, [pc, #208]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063e4:	f7fd fd9c 	bl	8003f20 <HAL_GetTick>
 80063e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ea:	e00a      	b.n	8006402 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063ec:	f7fd fd98 	bl	8003f20 <HAL_GetTick>
 80063f0:	4602      	mov	r2, r0
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e04f      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006402:	4b2b      	ldr	r3, [pc, #172]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f003 020c 	and.w	r2, r3, #12
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	429a      	cmp	r2, r3
 8006412:	d1eb      	bne.n	80063ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006414:	4b25      	ldr	r3, [pc, #148]	@ (80064ac <HAL_RCC_ClockConfig+0x1b8>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	683a      	ldr	r2, [r7, #0]
 800641e:	429a      	cmp	r2, r3
 8006420:	d20c      	bcs.n	800643c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006422:	4b22      	ldr	r3, [pc, #136]	@ (80064ac <HAL_RCC_ClockConfig+0x1b8>)
 8006424:	683a      	ldr	r2, [r7, #0]
 8006426:	b2d2      	uxtb	r2, r2
 8006428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800642a:	4b20      	ldr	r3, [pc, #128]	@ (80064ac <HAL_RCC_ClockConfig+0x1b8>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 030f 	and.w	r3, r3, #15
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	429a      	cmp	r2, r3
 8006436:	d001      	beq.n	800643c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e032      	b.n	80064a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0304 	and.w	r3, r3, #4
 8006444:	2b00      	cmp	r3, #0
 8006446:	d008      	beq.n	800645a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006448:	4b19      	ldr	r3, [pc, #100]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	4916      	ldr	r1, [pc, #88]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006456:	4313      	orrs	r3, r2
 8006458:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0308 	and.w	r3, r3, #8
 8006462:	2b00      	cmp	r3, #0
 8006464:	d009      	beq.n	800647a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006466:	4b12      	ldr	r3, [pc, #72]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	00db      	lsls	r3, r3, #3
 8006474:	490e      	ldr	r1, [pc, #56]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006476:	4313      	orrs	r3, r2
 8006478:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800647a:	f000 f821 	bl	80064c0 <HAL_RCC_GetSysClockFreq>
 800647e:	4602      	mov	r2, r0
 8006480:	4b0b      	ldr	r3, [pc, #44]	@ (80064b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	091b      	lsrs	r3, r3, #4
 8006486:	f003 030f 	and.w	r3, r3, #15
 800648a:	490a      	ldr	r1, [pc, #40]	@ (80064b4 <HAL_RCC_ClockConfig+0x1c0>)
 800648c:	5ccb      	ldrb	r3, [r1, r3]
 800648e:	fa22 f303 	lsr.w	r3, r2, r3
 8006492:	4a09      	ldr	r2, [pc, #36]	@ (80064b8 <HAL_RCC_ClockConfig+0x1c4>)
 8006494:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006496:	4b09      	ldr	r3, [pc, #36]	@ (80064bc <HAL_RCC_ClockConfig+0x1c8>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4618      	mov	r0, r3
 800649c:	f7fd fcfc 	bl	8003e98 <HAL_InitTick>

  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	40023c00 	.word	0x40023c00
 80064b0:	40023800 	.word	0x40023800
 80064b4:	08009264 	.word	0x08009264
 80064b8:	20000010 	.word	0x20000010
 80064bc:	20000014 	.word	0x20000014

080064c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064c4:	b094      	sub	sp, #80	@ 0x50
 80064c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80064cc:	2300      	movs	r3, #0
 80064ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80064d4:	2300      	movs	r3, #0
 80064d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064d8:	4b79      	ldr	r3, [pc, #484]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f003 030c 	and.w	r3, r3, #12
 80064e0:	2b08      	cmp	r3, #8
 80064e2:	d00d      	beq.n	8006500 <HAL_RCC_GetSysClockFreq+0x40>
 80064e4:	2b08      	cmp	r3, #8
 80064e6:	f200 80e1 	bhi.w	80066ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d002      	beq.n	80064f4 <HAL_RCC_GetSysClockFreq+0x34>
 80064ee:	2b04      	cmp	r3, #4
 80064f0:	d003      	beq.n	80064fa <HAL_RCC_GetSysClockFreq+0x3a>
 80064f2:	e0db      	b.n	80066ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064f4:	4b73      	ldr	r3, [pc, #460]	@ (80066c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80064f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064f8:	e0db      	b.n	80066b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064fa:	4b73      	ldr	r3, [pc, #460]	@ (80066c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80064fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064fe:	e0d8      	b.n	80066b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006500:	4b6f      	ldr	r3, [pc, #444]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006508:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800650a:	4b6d      	ldr	r3, [pc, #436]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d063      	beq.n	80065de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006516:	4b6a      	ldr	r3, [pc, #424]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	099b      	lsrs	r3, r3, #6
 800651c:	2200      	movs	r2, #0
 800651e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006520:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006528:	633b      	str	r3, [r7, #48]	@ 0x30
 800652a:	2300      	movs	r3, #0
 800652c:	637b      	str	r3, [r7, #52]	@ 0x34
 800652e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006532:	4622      	mov	r2, r4
 8006534:	462b      	mov	r3, r5
 8006536:	f04f 0000 	mov.w	r0, #0
 800653a:	f04f 0100 	mov.w	r1, #0
 800653e:	0159      	lsls	r1, r3, #5
 8006540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006544:	0150      	lsls	r0, r2, #5
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	4621      	mov	r1, r4
 800654c:	1a51      	subs	r1, r2, r1
 800654e:	6139      	str	r1, [r7, #16]
 8006550:	4629      	mov	r1, r5
 8006552:	eb63 0301 	sbc.w	r3, r3, r1
 8006556:	617b      	str	r3, [r7, #20]
 8006558:	f04f 0200 	mov.w	r2, #0
 800655c:	f04f 0300 	mov.w	r3, #0
 8006560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006564:	4659      	mov	r1, fp
 8006566:	018b      	lsls	r3, r1, #6
 8006568:	4651      	mov	r1, sl
 800656a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800656e:	4651      	mov	r1, sl
 8006570:	018a      	lsls	r2, r1, #6
 8006572:	4651      	mov	r1, sl
 8006574:	ebb2 0801 	subs.w	r8, r2, r1
 8006578:	4659      	mov	r1, fp
 800657a:	eb63 0901 	sbc.w	r9, r3, r1
 800657e:	f04f 0200 	mov.w	r2, #0
 8006582:	f04f 0300 	mov.w	r3, #0
 8006586:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800658a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800658e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006592:	4690      	mov	r8, r2
 8006594:	4699      	mov	r9, r3
 8006596:	4623      	mov	r3, r4
 8006598:	eb18 0303 	adds.w	r3, r8, r3
 800659c:	60bb      	str	r3, [r7, #8]
 800659e:	462b      	mov	r3, r5
 80065a0:	eb49 0303 	adc.w	r3, r9, r3
 80065a4:	60fb      	str	r3, [r7, #12]
 80065a6:	f04f 0200 	mov.w	r2, #0
 80065aa:	f04f 0300 	mov.w	r3, #0
 80065ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80065b2:	4629      	mov	r1, r5
 80065b4:	024b      	lsls	r3, r1, #9
 80065b6:	4621      	mov	r1, r4
 80065b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80065bc:	4621      	mov	r1, r4
 80065be:	024a      	lsls	r2, r1, #9
 80065c0:	4610      	mov	r0, r2
 80065c2:	4619      	mov	r1, r3
 80065c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065c6:	2200      	movs	r2, #0
 80065c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065d0:	f7fa f964 	bl	800089c <__aeabi_uldivmod>
 80065d4:	4602      	mov	r2, r0
 80065d6:	460b      	mov	r3, r1
 80065d8:	4613      	mov	r3, r2
 80065da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065dc:	e058      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065de:	4b38      	ldr	r3, [pc, #224]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	099b      	lsrs	r3, r3, #6
 80065e4:	2200      	movs	r2, #0
 80065e6:	4618      	mov	r0, r3
 80065e8:	4611      	mov	r1, r2
 80065ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065ee:	623b      	str	r3, [r7, #32]
 80065f0:	2300      	movs	r3, #0
 80065f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80065f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065f8:	4642      	mov	r2, r8
 80065fa:	464b      	mov	r3, r9
 80065fc:	f04f 0000 	mov.w	r0, #0
 8006600:	f04f 0100 	mov.w	r1, #0
 8006604:	0159      	lsls	r1, r3, #5
 8006606:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800660a:	0150      	lsls	r0, r2, #5
 800660c:	4602      	mov	r2, r0
 800660e:	460b      	mov	r3, r1
 8006610:	4641      	mov	r1, r8
 8006612:	ebb2 0a01 	subs.w	sl, r2, r1
 8006616:	4649      	mov	r1, r9
 8006618:	eb63 0b01 	sbc.w	fp, r3, r1
 800661c:	f04f 0200 	mov.w	r2, #0
 8006620:	f04f 0300 	mov.w	r3, #0
 8006624:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006628:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800662c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006630:	ebb2 040a 	subs.w	r4, r2, sl
 8006634:	eb63 050b 	sbc.w	r5, r3, fp
 8006638:	f04f 0200 	mov.w	r2, #0
 800663c:	f04f 0300 	mov.w	r3, #0
 8006640:	00eb      	lsls	r3, r5, #3
 8006642:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006646:	00e2      	lsls	r2, r4, #3
 8006648:	4614      	mov	r4, r2
 800664a:	461d      	mov	r5, r3
 800664c:	4643      	mov	r3, r8
 800664e:	18e3      	adds	r3, r4, r3
 8006650:	603b      	str	r3, [r7, #0]
 8006652:	464b      	mov	r3, r9
 8006654:	eb45 0303 	adc.w	r3, r5, r3
 8006658:	607b      	str	r3, [r7, #4]
 800665a:	f04f 0200 	mov.w	r2, #0
 800665e:	f04f 0300 	mov.w	r3, #0
 8006662:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006666:	4629      	mov	r1, r5
 8006668:	028b      	lsls	r3, r1, #10
 800666a:	4621      	mov	r1, r4
 800666c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006670:	4621      	mov	r1, r4
 8006672:	028a      	lsls	r2, r1, #10
 8006674:	4610      	mov	r0, r2
 8006676:	4619      	mov	r1, r3
 8006678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800667a:	2200      	movs	r2, #0
 800667c:	61bb      	str	r3, [r7, #24]
 800667e:	61fa      	str	r2, [r7, #28]
 8006680:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006684:	f7fa f90a 	bl	800089c <__aeabi_uldivmod>
 8006688:	4602      	mov	r2, r0
 800668a:	460b      	mov	r3, r1
 800668c:	4613      	mov	r3, r2
 800668e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006690:	4b0b      	ldr	r3, [pc, #44]	@ (80066c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	0c1b      	lsrs	r3, r3, #16
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	3301      	adds	r3, #1
 800669c:	005b      	lsls	r3, r3, #1
 800669e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80066a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066aa:	e002      	b.n	80066b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80066ac:	4b05      	ldr	r3, [pc, #20]	@ (80066c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80066ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80066b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3750      	adds	r7, #80	@ 0x50
 80066b8:	46bd      	mov	sp, r7
 80066ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066be:	bf00      	nop
 80066c0:	40023800 	.word	0x40023800
 80066c4:	00f42400 	.word	0x00f42400
 80066c8:	007a1200 	.word	0x007a1200

080066cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066cc:	b480      	push	{r7}
 80066ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066d0:	4b03      	ldr	r3, [pc, #12]	@ (80066e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80066d2:	681b      	ldr	r3, [r3, #0]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	20000010 	.word	0x20000010

080066e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80066e8:	f7ff fff0 	bl	80066cc <HAL_RCC_GetHCLKFreq>
 80066ec:	4602      	mov	r2, r0
 80066ee:	4b05      	ldr	r3, [pc, #20]	@ (8006704 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	0a9b      	lsrs	r3, r3, #10
 80066f4:	f003 0307 	and.w	r3, r3, #7
 80066f8:	4903      	ldr	r1, [pc, #12]	@ (8006708 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066fa:	5ccb      	ldrb	r3, [r1, r3]
 80066fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006700:	4618      	mov	r0, r3
 8006702:	bd80      	pop	{r7, pc}
 8006704:	40023800 	.word	0x40023800
 8006708:	08009274 	.word	0x08009274

0800670c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006718:	2300      	movs	r3, #0
 800671a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0301 	and.w	r3, r3, #1
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10b      	bne.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006730:	2b00      	cmp	r3, #0
 8006732:	d105      	bne.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800673c:	2b00      	cmp	r3, #0
 800673e:	d075      	beq.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006740:	4b91      	ldr	r3, [pc, #580]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006742:	2200      	movs	r2, #0
 8006744:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006746:	f7fd fbeb 	bl	8003f20 <HAL_GetTick>
 800674a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800674c:	e008      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800674e:	f7fd fbe7 	bl	8003f20 <HAL_GetTick>
 8006752:	4602      	mov	r2, r0
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	2b02      	cmp	r3, #2
 800675a:	d901      	bls.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e189      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006760:	4b8a      	ldr	r3, [pc, #552]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1f0      	bne.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d009      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	019a      	lsls	r2, r3, #6
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	071b      	lsls	r3, r3, #28
 8006784:	4981      	ldr	r1, [pc, #516]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006786:	4313      	orrs	r3, r2
 8006788:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0302 	and.w	r3, r3, #2
 8006794:	2b00      	cmp	r3, #0
 8006796:	d01f      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006798:	4b7c      	ldr	r3, [pc, #496]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800679a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800679e:	0f1b      	lsrs	r3, r3, #28
 80067a0:	f003 0307 	and.w	r3, r3, #7
 80067a4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	019a      	lsls	r2, r3, #6
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	061b      	lsls	r3, r3, #24
 80067b2:	431a      	orrs	r2, r3
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	071b      	lsls	r3, r3, #28
 80067b8:	4974      	ldr	r1, [pc, #464]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80067c0:	4b72      	ldr	r3, [pc, #456]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067c6:	f023 021f 	bic.w	r2, r3, #31
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	3b01      	subs	r3, #1
 80067d0:	496e      	ldr	r1, [pc, #440]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00d      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	019a      	lsls	r2, r3, #6
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	061b      	lsls	r3, r3, #24
 80067f0:	431a      	orrs	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	071b      	lsls	r3, r3, #28
 80067f8:	4964      	ldr	r1, [pc, #400]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067fa:	4313      	orrs	r3, r2
 80067fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006800:	4b61      	ldr	r3, [pc, #388]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006802:	2201      	movs	r2, #1
 8006804:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006806:	f7fd fb8b 	bl	8003f20 <HAL_GetTick>
 800680a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800680c:	e008      	b.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800680e:	f7fd fb87 	bl	8003f20 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d901      	bls.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e129      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006820:	4b5a      	ldr	r3, [pc, #360]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d0f0      	beq.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 0304 	and.w	r3, r3, #4
 8006834:	2b00      	cmp	r3, #0
 8006836:	d105      	bne.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006840:	2b00      	cmp	r3, #0
 8006842:	d079      	beq.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006844:	4b52      	ldr	r3, [pc, #328]	@ (8006990 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006846:	2200      	movs	r2, #0
 8006848:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800684a:	f7fd fb69 	bl	8003f20 <HAL_GetTick>
 800684e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006850:	e008      	b.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006852:	f7fd fb65 	bl	8003f20 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d901      	bls.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e107      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006864:	4b49      	ldr	r3, [pc, #292]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800686c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006870:	d0ef      	beq.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0304 	and.w	r3, r3, #4
 800687a:	2b00      	cmp	r3, #0
 800687c:	d020      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800687e:	4b43      	ldr	r3, [pc, #268]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006884:	0f1b      	lsrs	r3, r3, #28
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	019a      	lsls	r2, r3, #6
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	695b      	ldr	r3, [r3, #20]
 8006896:	061b      	lsls	r3, r3, #24
 8006898:	431a      	orrs	r2, r3
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	071b      	lsls	r3, r3, #28
 800689e:	493b      	ldr	r1, [pc, #236]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068a0:	4313      	orrs	r3, r2
 80068a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80068a6:	4b39      	ldr	r3, [pc, #228]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068ac:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a1b      	ldr	r3, [r3, #32]
 80068b4:	3b01      	subs	r3, #1
 80068b6:	021b      	lsls	r3, r3, #8
 80068b8:	4934      	ldr	r1, [pc, #208]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0308 	and.w	r3, r3, #8
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d01e      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80068cc:	4b2f      	ldr	r3, [pc, #188]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d2:	0e1b      	lsrs	r3, r3, #24
 80068d4:	f003 030f 	and.w	r3, r3, #15
 80068d8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	019a      	lsls	r2, r3, #6
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	061b      	lsls	r3, r3, #24
 80068e4:	431a      	orrs	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	071b      	lsls	r3, r3, #28
 80068ec:	4927      	ldr	r1, [pc, #156]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80068f4:	4b25      	ldr	r3, [pc, #148]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006902:	4922      	ldr	r1, [pc, #136]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006904:	4313      	orrs	r3, r2
 8006906:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800690a:	4b21      	ldr	r3, [pc, #132]	@ (8006990 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800690c:	2201      	movs	r2, #1
 800690e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006910:	f7fd fb06 	bl	8003f20 <HAL_GetTick>
 8006914:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006916:	e008      	b.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006918:	f7fd fb02 	bl	8003f20 <HAL_GetTick>
 800691c:	4602      	mov	r2, r0
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	2b02      	cmp	r3, #2
 8006924:	d901      	bls.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006926:	2303      	movs	r3, #3
 8006928:	e0a4      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800692a:	4b18      	ldr	r3, [pc, #96]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006932:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006936:	d1ef      	bne.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0320 	and.w	r3, r3, #32
 8006940:	2b00      	cmp	r3, #0
 8006942:	f000 808b 	beq.w	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006946:	2300      	movs	r3, #0
 8006948:	60fb      	str	r3, [r7, #12]
 800694a:	4b10      	ldr	r3, [pc, #64]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800694c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800694e:	4a0f      	ldr	r2, [pc, #60]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006954:	6413      	str	r3, [r2, #64]	@ 0x40
 8006956:	4b0d      	ldr	r3, [pc, #52]	@ (800698c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800695e:	60fb      	str	r3, [r7, #12]
 8006960:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006962:	4b0c      	ldr	r3, [pc, #48]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a0b      	ldr	r2, [pc, #44]	@ (8006994 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006968:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800696c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800696e:	f7fd fad7 	bl	8003f20 <HAL_GetTick>
 8006972:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006974:	e010      	b.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006976:	f7fd fad3 	bl	8003f20 <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	2b02      	cmp	r3, #2
 8006982:	d909      	bls.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e075      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006988:	42470068 	.word	0x42470068
 800698c:	40023800 	.word	0x40023800
 8006990:	42470070 	.word	0x42470070
 8006994:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006998:	4b38      	ldr	r3, [pc, #224]	@ (8006a7c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d0e8      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80069a4:	4b36      	ldr	r3, [pc, #216]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069ac:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d02f      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d028      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80069c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069ca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80069cc:	4b2d      	ldr	r3, [pc, #180]	@ (8006a84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80069ce:	2201      	movs	r2, #1
 80069d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80069d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006a84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80069d8:	4a29      	ldr	r2, [pc, #164]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80069de:	4b28      	ldr	r3, [pc, #160]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d114      	bne.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80069ea:	f7fd fa99 	bl	8003f20 <HAL_GetTick>
 80069ee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069f0:	e00a      	b.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069f2:	f7fd fa95 	bl	8003f20 <HAL_GetTick>
 80069f6:	4602      	mov	r2, r0
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d901      	bls.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e035      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a08:	4b1d      	ldr	r3, [pc, #116]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0c:	f003 0302 	and.w	r3, r3, #2
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d0ee      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a20:	d10d      	bne.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006a22:	4b17      	ldr	r3, [pc, #92]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006a32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a36:	4912      	ldr	r1, [pc, #72]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	608b      	str	r3, [r1, #8]
 8006a3c:	e005      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006a3e:	4b10      	ldr	r3, [pc, #64]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	4a0f      	ldr	r2, [pc, #60]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a44:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006a48:	6093      	str	r3, [r2, #8]
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a56:	490a      	ldr	r1, [pc, #40]	@ (8006a80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f003 0310 	and.w	r3, r3, #16
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d004      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8006a6e:	4b06      	ldr	r3, [pc, #24]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006a70:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3718      	adds	r7, #24
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	40007000 	.word	0x40007000
 8006a80:	40023800 	.word	0x40023800
 8006a84:	42470e40 	.word	0x42470e40
 8006a88:	424711e0 	.word	0x424711e0

08006a8c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d101      	bne.n	8006a9e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e01c      	b.n	8006ad8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	795b      	ldrb	r3, [r3, #5]
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d105      	bne.n	8006ab4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7fc fd36 	bl	8003520 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f042 0204 	orr.w	r2, r2, #4
 8006ac8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3708      	adds	r7, #8
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006aea:	2300      	movs	r3, #0
 8006aec:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	791b      	ldrb	r3, [r3, #4]
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d101      	bne.n	8006afa <HAL_RNG_GenerateRandomNumber+0x1a>
 8006af6:	2302      	movs	r3, #2
 8006af8:	e044      	b.n	8006b84 <HAL_RNG_GenerateRandomNumber+0xa4>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	795b      	ldrb	r3, [r3, #5]
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d133      	bne.n	8006b72 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2202      	movs	r2, #2
 8006b0e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b10:	f7fd fa06 	bl	8003f20 <HAL_GetTick>
 8006b14:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006b16:	e018      	b.n	8006b4a <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006b18:	f7fd fa02 	bl	8003f20 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d911      	bls.n	8006b4a <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f003 0301 	and.w	r3, r3, #1
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d00a      	beq.n	8006b4a <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e01c      	b.n	8006b84 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f003 0301 	and.w	r3, r3, #1
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d1df      	bne.n	8006b18 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	689a      	ldr	r2, [r3, #8]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68da      	ldr	r2, [r3, #12]
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	715a      	strb	r2, [r3, #5]
 8006b70:	e004      	b.n	8006b7c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2204      	movs	r2, #4
 8006b76:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	711a      	strb	r2, [r3, #4]

  return status;
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e07b      	b.n	8006c96 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d108      	bne.n	8006bb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bae:	d009      	beq.n	8006bc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	61da      	str	r2, [r3, #28]
 8006bb6:	e005      	b.n	8006bc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d106      	bne.n	8006be4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f7fc fcc0 	bl	8003564 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bfa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006c0c:	431a      	orrs	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c16:	431a      	orrs	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	f003 0302 	and.w	r3, r3, #2
 8006c20:	431a      	orrs	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c34:	431a      	orrs	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	69db      	ldr	r3, [r3, #28]
 8006c3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6a1b      	ldr	r3, [r3, #32]
 8006c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c48:	ea42 0103 	orr.w	r1, r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c50:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	699b      	ldr	r3, [r3, #24]
 8006c60:	0c1b      	lsrs	r3, r3, #16
 8006c62:	f003 0104 	and.w	r1, r3, #4
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6a:	f003 0210 	and.w	r2, r3, #16
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69da      	ldr	r2, [r3, #28]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3708      	adds	r7, #8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b082      	sub	sp, #8
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e01a      	b.n	8006ce6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cc6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7fc fc93 	bl	80035f4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3708      	adds	r7, #8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b088      	sub	sp, #32
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	60f8      	str	r0, [r7, #12]
 8006cf6:	60b9      	str	r1, [r7, #8]
 8006cf8:	603b      	str	r3, [r7, #0]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cfe:	f7fd f90f 	bl	8003f20 <HAL_GetTick>
 8006d02:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006d04:	88fb      	ldrh	r3, [r7, #6]
 8006d06:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d001      	beq.n	8006d18 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006d14:	2302      	movs	r3, #2
 8006d16:	e12a      	b.n	8006f6e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d002      	beq.n	8006d24 <HAL_SPI_Transmit+0x36>
 8006d1e:	88fb      	ldrh	r3, [r7, #6]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d101      	bne.n	8006d28 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e122      	b.n	8006f6e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d101      	bne.n	8006d36 <HAL_SPI_Transmit+0x48>
 8006d32:	2302      	movs	r3, #2
 8006d34:	e11b      	b.n	8006f6e <HAL_SPI_Transmit+0x280>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2203      	movs	r2, #3
 8006d42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	88fa      	ldrh	r2, [r7, #6]
 8006d56:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	88fa      	ldrh	r2, [r7, #6]
 8006d5c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2200      	movs	r2, #0
 8006d62:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d84:	d10f      	bne.n	8006da6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d94:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006da4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db0:	2b40      	cmp	r3, #64	@ 0x40
 8006db2:	d007      	beq.n	8006dc4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dc2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dcc:	d152      	bne.n	8006e74 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <HAL_SPI_Transmit+0xee>
 8006dd6:	8b7b      	ldrh	r3, [r7, #26]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d145      	bne.n	8006e68 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de0:	881a      	ldrh	r2, [r3, #0]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dec:	1c9a      	adds	r2, r3, #2
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006e00:	e032      	b.n	8006e68 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d112      	bne.n	8006e36 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e14:	881a      	ldrh	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e20:	1c9a      	adds	r2, r3, #2
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006e34:	e018      	b.n	8006e68 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e36:	f7fd f873 	bl	8003f20 <HAL_GetTick>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	1ad3      	subs	r3, r2, r3
 8006e40:	683a      	ldr	r2, [r7, #0]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d803      	bhi.n	8006e4e <HAL_SPI_Transmit+0x160>
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e4c:	d102      	bne.n	8006e54 <HAL_SPI_Transmit+0x166>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d109      	bne.n	8006e68 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e082      	b.n	8006f6e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1c7      	bne.n	8006e02 <HAL_SPI_Transmit+0x114>
 8006e72:	e053      	b.n	8006f1c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d002      	beq.n	8006e82 <HAL_SPI_Transmit+0x194>
 8006e7c:	8b7b      	ldrh	r3, [r7, #26]
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d147      	bne.n	8006f12 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	330c      	adds	r3, #12
 8006e8c:	7812      	ldrb	r2, [r2, #0]
 8006e8e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e94:	1c5a      	adds	r2, r3, #1
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	b29a      	uxth	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006ea8:	e033      	b.n	8006f12 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f003 0302 	and.w	r3, r3, #2
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d113      	bne.n	8006ee0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	330c      	adds	r3, #12
 8006ec2:	7812      	ldrb	r2, [r2, #0]
 8006ec4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eca:	1c5a      	adds	r2, r3, #1
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	b29a      	uxth	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006ede:	e018      	b.n	8006f12 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ee0:	f7fd f81e 	bl	8003f20 <HAL_GetTick>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	683a      	ldr	r2, [r7, #0]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d803      	bhi.n	8006ef8 <HAL_SPI_Transmit+0x20a>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef6:	d102      	bne.n	8006efe <HAL_SPI_Transmit+0x210>
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d109      	bne.n	8006f12 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	e02d      	b.n	8006f6e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1c6      	bne.n	8006eaa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f1c:	69fa      	ldr	r2, [r7, #28]
 8006f1e:	6839      	ldr	r1, [r7, #0]
 8006f20:	68f8      	ldr	r0, [r7, #12]
 8006f22:	f000 f8bf 	bl	80070a4 <SPI_EndRxTxTransaction>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d002      	beq.n	8006f32 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10a      	bne.n	8006f50 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	617b      	str	r3, [r7, #20]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	617b      	str	r3, [r7, #20]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	617b      	str	r3, [r7, #20]
 8006f4e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d001      	beq.n	8006f6c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e000      	b.n	8006f6e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
  }
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3720      	adds	r7, #32
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f84:	b2db      	uxtb	r3, r3
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
	...

08006f94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b088      	sub	sp, #32
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	603b      	str	r3, [r7, #0]
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006fa4:	f7fc ffbc 	bl	8003f20 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fac:	1a9b      	subs	r3, r3, r2
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006fb4:	f7fc ffb4 	bl	8003f20 <HAL_GetTick>
 8006fb8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006fba:	4b39      	ldr	r3, [pc, #228]	@ (80070a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	015b      	lsls	r3, r3, #5
 8006fc0:	0d1b      	lsrs	r3, r3, #20
 8006fc2:	69fa      	ldr	r2, [r7, #28]
 8006fc4:	fb02 f303 	mul.w	r3, r2, r3
 8006fc8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fca:	e054      	b.n	8007076 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd2:	d050      	beq.n	8007076 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fd4:	f7fc ffa4 	bl	8003f20 <HAL_GetTick>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	69bb      	ldr	r3, [r7, #24]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	69fa      	ldr	r2, [r7, #28]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d902      	bls.n	8006fea <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d13d      	bne.n	8007066 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685a      	ldr	r2, [r3, #4]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006ff8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007002:	d111      	bne.n	8007028 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800700c:	d004      	beq.n	8007018 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007016:	d107      	bne.n	8007028 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007026:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007030:	d10f      	bne.n	8007052 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007050:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e017      	b.n	8007096 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800706c:	2300      	movs	r3, #0
 800706e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	3b01      	subs	r3, #1
 8007074:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689a      	ldr	r2, [r3, #8]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	4013      	ands	r3, r2
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	429a      	cmp	r2, r3
 8007084:	bf0c      	ite	eq
 8007086:	2301      	moveq	r3, #1
 8007088:	2300      	movne	r3, #0
 800708a:	b2db      	uxtb	r3, r3
 800708c:	461a      	mov	r2, r3
 800708e:	79fb      	ldrb	r3, [r7, #7]
 8007090:	429a      	cmp	r2, r3
 8007092:	d19b      	bne.n	8006fcc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3720      	adds	r7, #32
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	20000010 	.word	0x20000010

080070a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b088      	sub	sp, #32
 80070a8:	af02      	add	r7, sp, #8
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	2201      	movs	r2, #1
 80070b8:	2102      	movs	r1, #2
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f7ff ff6a 	bl	8006f94 <SPI_WaitFlagStateUntilTimeout>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d007      	beq.n	80070d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ca:	f043 0220 	orr.w	r2, r3, #32
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e032      	b.n	800713c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80070d6:	4b1b      	ldr	r3, [pc, #108]	@ (8007144 <SPI_EndRxTxTransaction+0xa0>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a1b      	ldr	r2, [pc, #108]	@ (8007148 <SPI_EndRxTxTransaction+0xa4>)
 80070dc:	fba2 2303 	umull	r2, r3, r2, r3
 80070e0:	0d5b      	lsrs	r3, r3, #21
 80070e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80070e6:	fb02 f303 	mul.w	r3, r2, r3
 80070ea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070f4:	d112      	bne.n	800711c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	9300      	str	r3, [sp, #0]
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	2200      	movs	r2, #0
 80070fe:	2180      	movs	r1, #128	@ 0x80
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f7ff ff47 	bl	8006f94 <SPI_WaitFlagStateUntilTimeout>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d016      	beq.n	800713a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007110:	f043 0220 	orr.w	r2, r3, #32
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	e00f      	b.n	800713c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00a      	beq.n	8007138 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	3b01      	subs	r3, #1
 8007126:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007132:	2b80      	cmp	r3, #128	@ 0x80
 8007134:	d0f2      	beq.n	800711c <SPI_EndRxTxTransaction+0x78>
 8007136:	e000      	b.n	800713a <SPI_EndRxTxTransaction+0x96>
        break;
 8007138:	bf00      	nop
  }

  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3718      	adds	r7, #24
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	20000010 	.word	0x20000010
 8007148:	165e9f81 	.word	0x165e9f81

0800714c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d101      	bne.n	800715e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e041      	b.n	80071e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007164:	b2db      	uxtb	r3, r3
 8007166:	2b00      	cmp	r3, #0
 8007168:	d106      	bne.n	8007178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f7fc fa5c 	bl	8003630 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	3304      	adds	r3, #4
 8007188:	4619      	mov	r1, r3
 800718a:	4610      	mov	r0, r2
 800718c:	f000 f8f4 	bl	8007378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b084      	sub	sp, #16
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071f4:	2300      	movs	r3, #0
 80071f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d101      	bne.n	8007206 <HAL_TIM_ConfigClockSource+0x1c>
 8007202:	2302      	movs	r3, #2
 8007204:	e0b4      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x186>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2202      	movs	r2, #2
 8007212:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007224:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800722c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800723e:	d03e      	beq.n	80072be <HAL_TIM_ConfigClockSource+0xd4>
 8007240:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007244:	f200 8087 	bhi.w	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 8007248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800724c:	f000 8086 	beq.w	800735c <HAL_TIM_ConfigClockSource+0x172>
 8007250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007254:	d87f      	bhi.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 8007256:	2b70      	cmp	r3, #112	@ 0x70
 8007258:	d01a      	beq.n	8007290 <HAL_TIM_ConfigClockSource+0xa6>
 800725a:	2b70      	cmp	r3, #112	@ 0x70
 800725c:	d87b      	bhi.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 800725e:	2b60      	cmp	r3, #96	@ 0x60
 8007260:	d050      	beq.n	8007304 <HAL_TIM_ConfigClockSource+0x11a>
 8007262:	2b60      	cmp	r3, #96	@ 0x60
 8007264:	d877      	bhi.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 8007266:	2b50      	cmp	r3, #80	@ 0x50
 8007268:	d03c      	beq.n	80072e4 <HAL_TIM_ConfigClockSource+0xfa>
 800726a:	2b50      	cmp	r3, #80	@ 0x50
 800726c:	d873      	bhi.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 800726e:	2b40      	cmp	r3, #64	@ 0x40
 8007270:	d058      	beq.n	8007324 <HAL_TIM_ConfigClockSource+0x13a>
 8007272:	2b40      	cmp	r3, #64	@ 0x40
 8007274:	d86f      	bhi.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 8007276:	2b30      	cmp	r3, #48	@ 0x30
 8007278:	d064      	beq.n	8007344 <HAL_TIM_ConfigClockSource+0x15a>
 800727a:	2b30      	cmp	r3, #48	@ 0x30
 800727c:	d86b      	bhi.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 800727e:	2b20      	cmp	r3, #32
 8007280:	d060      	beq.n	8007344 <HAL_TIM_ConfigClockSource+0x15a>
 8007282:	2b20      	cmp	r3, #32
 8007284:	d867      	bhi.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
 8007286:	2b00      	cmp	r3, #0
 8007288:	d05c      	beq.n	8007344 <HAL_TIM_ConfigClockSource+0x15a>
 800728a:	2b10      	cmp	r3, #16
 800728c:	d05a      	beq.n	8007344 <HAL_TIM_ConfigClockSource+0x15a>
 800728e:	e062      	b.n	8007356 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072a0:	f000 f990 	bl	80075c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80072b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	609a      	str	r2, [r3, #8]
      break;
 80072bc:	e04f      	b.n	800735e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072ce:	f000 f979 	bl	80075c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689a      	ldr	r2, [r3, #8]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072e0:	609a      	str	r2, [r3, #8]
      break;
 80072e2:	e03c      	b.n	800735e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072f0:	461a      	mov	r2, r3
 80072f2:	f000 f8ed 	bl	80074d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2150      	movs	r1, #80	@ 0x50
 80072fc:	4618      	mov	r0, r3
 80072fe:	f000 f946 	bl	800758e <TIM_ITRx_SetConfig>
      break;
 8007302:	e02c      	b.n	800735e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007310:	461a      	mov	r2, r3
 8007312:	f000 f90c 	bl	800752e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2160      	movs	r1, #96	@ 0x60
 800731c:	4618      	mov	r0, r3
 800731e:	f000 f936 	bl	800758e <TIM_ITRx_SetConfig>
      break;
 8007322:	e01c      	b.n	800735e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007330:	461a      	mov	r2, r3
 8007332:	f000 f8cd 	bl	80074d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2140      	movs	r1, #64	@ 0x40
 800733c:	4618      	mov	r0, r3
 800733e:	f000 f926 	bl	800758e <TIM_ITRx_SetConfig>
      break;
 8007342:	e00c      	b.n	800735e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4619      	mov	r1, r3
 800734e:	4610      	mov	r0, r2
 8007350:	f000 f91d 	bl	800758e <TIM_ITRx_SetConfig>
      break;
 8007354:	e003      	b.n	800735e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	73fb      	strb	r3, [r7, #15]
      break;
 800735a:	e000      	b.n	800735e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800735c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800736e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007370:	4618      	mov	r0, r3
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	4a46      	ldr	r2, [pc, #280]	@ (80074a4 <TIM_Base_SetConfig+0x12c>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d013      	beq.n	80073b8 <TIM_Base_SetConfig+0x40>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007396:	d00f      	beq.n	80073b8 <TIM_Base_SetConfig+0x40>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a43      	ldr	r2, [pc, #268]	@ (80074a8 <TIM_Base_SetConfig+0x130>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d00b      	beq.n	80073b8 <TIM_Base_SetConfig+0x40>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a42      	ldr	r2, [pc, #264]	@ (80074ac <TIM_Base_SetConfig+0x134>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d007      	beq.n	80073b8 <TIM_Base_SetConfig+0x40>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a41      	ldr	r2, [pc, #260]	@ (80074b0 <TIM_Base_SetConfig+0x138>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d003      	beq.n	80073b8 <TIM_Base_SetConfig+0x40>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4a40      	ldr	r2, [pc, #256]	@ (80074b4 <TIM_Base_SetConfig+0x13c>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d108      	bne.n	80073ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a35      	ldr	r2, [pc, #212]	@ (80074a4 <TIM_Base_SetConfig+0x12c>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d02b      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073d8:	d027      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a32      	ldr	r2, [pc, #200]	@ (80074a8 <TIM_Base_SetConfig+0x130>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d023      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4a31      	ldr	r2, [pc, #196]	@ (80074ac <TIM_Base_SetConfig+0x134>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d01f      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	4a30      	ldr	r2, [pc, #192]	@ (80074b0 <TIM_Base_SetConfig+0x138>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d01b      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	4a2f      	ldr	r2, [pc, #188]	@ (80074b4 <TIM_Base_SetConfig+0x13c>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d017      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a2e      	ldr	r2, [pc, #184]	@ (80074b8 <TIM_Base_SetConfig+0x140>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d013      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4a2d      	ldr	r2, [pc, #180]	@ (80074bc <TIM_Base_SetConfig+0x144>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d00f      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a2c      	ldr	r2, [pc, #176]	@ (80074c0 <TIM_Base_SetConfig+0x148>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d00b      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a2b      	ldr	r2, [pc, #172]	@ (80074c4 <TIM_Base_SetConfig+0x14c>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d007      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a2a      	ldr	r2, [pc, #168]	@ (80074c8 <TIM_Base_SetConfig+0x150>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d003      	beq.n	800742a <TIM_Base_SetConfig+0xb2>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a29      	ldr	r2, [pc, #164]	@ (80074cc <TIM_Base_SetConfig+0x154>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d108      	bne.n	800743c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007430:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	4313      	orrs	r3, r2
 8007448:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	689a      	ldr	r2, [r3, #8]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a10      	ldr	r2, [pc, #64]	@ (80074a4 <TIM_Base_SetConfig+0x12c>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d003      	beq.n	8007470 <TIM_Base_SetConfig+0xf8>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a12      	ldr	r2, [pc, #72]	@ (80074b4 <TIM_Base_SetConfig+0x13c>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d103      	bne.n	8007478 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	691a      	ldr	r2, [r3, #16]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	f003 0301 	and.w	r3, r3, #1
 8007486:	2b01      	cmp	r3, #1
 8007488:	d105      	bne.n	8007496 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	f023 0201 	bic.w	r2, r3, #1
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	611a      	str	r2, [r3, #16]
  }
}
 8007496:	bf00      	nop
 8007498:	3714      	adds	r7, #20
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop
 80074a4:	40010000 	.word	0x40010000
 80074a8:	40000400 	.word	0x40000400
 80074ac:	40000800 	.word	0x40000800
 80074b0:	40000c00 	.word	0x40000c00
 80074b4:	40010400 	.word	0x40010400
 80074b8:	40014000 	.word	0x40014000
 80074bc:	40014400 	.word	0x40014400
 80074c0:	40014800 	.word	0x40014800
 80074c4:	40001800 	.word	0x40001800
 80074c8:	40001c00 	.word	0x40001c00
 80074cc:	40002000 	.word	0x40002000

080074d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b087      	sub	sp, #28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6a1b      	ldr	r3, [r3, #32]
 80074e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
 80074e6:	f023 0201 	bic.w	r2, r3, #1
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	699b      	ldr	r3, [r3, #24]
 80074f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	011b      	lsls	r3, r3, #4
 8007500:	693a      	ldr	r2, [r7, #16]
 8007502:	4313      	orrs	r3, r2
 8007504:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	f023 030a 	bic.w	r3, r3, #10
 800750c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800750e:	697a      	ldr	r2, [r7, #20]
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	4313      	orrs	r3, r2
 8007514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	693a      	ldr	r2, [r7, #16]
 800751a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	697a      	ldr	r2, [r7, #20]
 8007520:	621a      	str	r2, [r3, #32]
}
 8007522:	bf00      	nop
 8007524:	371c      	adds	r7, #28
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr

0800752e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800752e:	b480      	push	{r7}
 8007530:	b087      	sub	sp, #28
 8007532:	af00      	add	r7, sp, #0
 8007534:	60f8      	str	r0, [r7, #12]
 8007536:	60b9      	str	r1, [r7, #8]
 8007538:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6a1b      	ldr	r3, [r3, #32]
 800753e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6a1b      	ldr	r3, [r3, #32]
 8007544:	f023 0210 	bic.w	r2, r3, #16
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	699b      	ldr	r3, [r3, #24]
 8007550:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007558:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	031b      	lsls	r3, r3, #12
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	4313      	orrs	r3, r2
 8007562:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800756a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	011b      	lsls	r3, r3, #4
 8007570:	697a      	ldr	r2, [r7, #20]
 8007572:	4313      	orrs	r3, r2
 8007574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	693a      	ldr	r2, [r7, #16]
 800757a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	697a      	ldr	r2, [r7, #20]
 8007580:	621a      	str	r2, [r3, #32]
}
 8007582:	bf00      	nop
 8007584:	371c      	adds	r7, #28
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800758e:	b480      	push	{r7}
 8007590:	b085      	sub	sp, #20
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
 8007596:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	f043 0307 	orr.w	r3, r3, #7
 80075b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	609a      	str	r2, [r3, #8]
}
 80075b8:	bf00      	nop
 80075ba:	3714      	adds	r7, #20
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b087      	sub	sp, #28
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
 80075d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	021a      	lsls	r2, r3, #8
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	431a      	orrs	r2, r3
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	697a      	ldr	r2, [r7, #20]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	609a      	str	r2, [r3, #8]
}
 80075f8:	bf00      	nop
 80075fa:	371c      	adds	r7, #28
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007614:	2b01      	cmp	r3, #1
 8007616:	d101      	bne.n	800761c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007618:	2302      	movs	r3, #2
 800761a:	e05a      	b.n	80076d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2202      	movs	r2, #2
 8007628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007642:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	4313      	orrs	r3, r2
 800764c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a21      	ldr	r2, [pc, #132]	@ (80076e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d022      	beq.n	80076a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007668:	d01d      	beq.n	80076a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a1d      	ldr	r2, [pc, #116]	@ (80076e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d018      	beq.n	80076a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a1b      	ldr	r2, [pc, #108]	@ (80076e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d013      	beq.n	80076a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a1a      	ldr	r2, [pc, #104]	@ (80076ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d00e      	beq.n	80076a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a18      	ldr	r2, [pc, #96]	@ (80076f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d009      	beq.n	80076a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a17      	ldr	r2, [pc, #92]	@ (80076f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d004      	beq.n	80076a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a15      	ldr	r2, [pc, #84]	@ (80076f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d10c      	bne.n	80076c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68ba      	ldr	r2, [r7, #8]
 80076be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80076d0:	2300      	movs	r3, #0
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3714      	adds	r7, #20
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
 80076de:	bf00      	nop
 80076e0:	40010000 	.word	0x40010000
 80076e4:	40000400 	.word	0x40000400
 80076e8:	40000800 	.word	0x40000800
 80076ec:	40000c00 	.word	0x40000c00
 80076f0:	40010400 	.word	0x40010400
 80076f4:	40014000 	.word	0x40014000
 80076f8:	40001800 	.word	0x40001800

080076fc <siprintf>:
 80076fc:	b40e      	push	{r1, r2, r3}
 80076fe:	b500      	push	{lr}
 8007700:	b09c      	sub	sp, #112	@ 0x70
 8007702:	ab1d      	add	r3, sp, #116	@ 0x74
 8007704:	9002      	str	r0, [sp, #8]
 8007706:	9006      	str	r0, [sp, #24]
 8007708:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800770c:	4809      	ldr	r0, [pc, #36]	@ (8007734 <siprintf+0x38>)
 800770e:	9107      	str	r1, [sp, #28]
 8007710:	9104      	str	r1, [sp, #16]
 8007712:	4909      	ldr	r1, [pc, #36]	@ (8007738 <siprintf+0x3c>)
 8007714:	f853 2b04 	ldr.w	r2, [r3], #4
 8007718:	9105      	str	r1, [sp, #20]
 800771a:	6800      	ldr	r0, [r0, #0]
 800771c:	9301      	str	r3, [sp, #4]
 800771e:	a902      	add	r1, sp, #8
 8007720:	f000 f994 	bl	8007a4c <_svfiprintf_r>
 8007724:	9b02      	ldr	r3, [sp, #8]
 8007726:	2200      	movs	r2, #0
 8007728:	701a      	strb	r2, [r3, #0]
 800772a:	b01c      	add	sp, #112	@ 0x70
 800772c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007730:	b003      	add	sp, #12
 8007732:	4770      	bx	lr
 8007734:	2000001c 	.word	0x2000001c
 8007738:	ffff0208 	.word	0xffff0208

0800773c <memset>:
 800773c:	4402      	add	r2, r0
 800773e:	4603      	mov	r3, r0
 8007740:	4293      	cmp	r3, r2
 8007742:	d100      	bne.n	8007746 <memset+0xa>
 8007744:	4770      	bx	lr
 8007746:	f803 1b01 	strb.w	r1, [r3], #1
 800774a:	e7f9      	b.n	8007740 <memset+0x4>

0800774c <__errno>:
 800774c:	4b01      	ldr	r3, [pc, #4]	@ (8007754 <__errno+0x8>)
 800774e:	6818      	ldr	r0, [r3, #0]
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	2000001c 	.word	0x2000001c

08007758 <__libc_init_array>:
 8007758:	b570      	push	{r4, r5, r6, lr}
 800775a:	4d0d      	ldr	r5, [pc, #52]	@ (8007790 <__libc_init_array+0x38>)
 800775c:	4c0d      	ldr	r4, [pc, #52]	@ (8007794 <__libc_init_array+0x3c>)
 800775e:	1b64      	subs	r4, r4, r5
 8007760:	10a4      	asrs	r4, r4, #2
 8007762:	2600      	movs	r6, #0
 8007764:	42a6      	cmp	r6, r4
 8007766:	d109      	bne.n	800777c <__libc_init_array+0x24>
 8007768:	4d0b      	ldr	r5, [pc, #44]	@ (8007798 <__libc_init_array+0x40>)
 800776a:	4c0c      	ldr	r4, [pc, #48]	@ (800779c <__libc_init_array+0x44>)
 800776c:	f000 fc66 	bl	800803c <_init>
 8007770:	1b64      	subs	r4, r4, r5
 8007772:	10a4      	asrs	r4, r4, #2
 8007774:	2600      	movs	r6, #0
 8007776:	42a6      	cmp	r6, r4
 8007778:	d105      	bne.n	8007786 <__libc_init_array+0x2e>
 800777a:	bd70      	pop	{r4, r5, r6, pc}
 800777c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007780:	4798      	blx	r3
 8007782:	3601      	adds	r6, #1
 8007784:	e7ee      	b.n	8007764 <__libc_init_array+0xc>
 8007786:	f855 3b04 	ldr.w	r3, [r5], #4
 800778a:	4798      	blx	r3
 800778c:	3601      	adds	r6, #1
 800778e:	e7f2      	b.n	8007776 <__libc_init_array+0x1e>
 8007790:	080092b8 	.word	0x080092b8
 8007794:	080092b8 	.word	0x080092b8
 8007798:	080092b8 	.word	0x080092b8
 800779c:	080092bc 	.word	0x080092bc

080077a0 <__retarget_lock_acquire_recursive>:
 80077a0:	4770      	bx	lr

080077a2 <__retarget_lock_release_recursive>:
 80077a2:	4770      	bx	lr

080077a4 <_free_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	4605      	mov	r5, r0
 80077a8:	2900      	cmp	r1, #0
 80077aa:	d041      	beq.n	8007830 <_free_r+0x8c>
 80077ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077b0:	1f0c      	subs	r4, r1, #4
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	bfb8      	it	lt
 80077b6:	18e4      	addlt	r4, r4, r3
 80077b8:	f000 f8e0 	bl	800797c <__malloc_lock>
 80077bc:	4a1d      	ldr	r2, [pc, #116]	@ (8007834 <_free_r+0x90>)
 80077be:	6813      	ldr	r3, [r2, #0]
 80077c0:	b933      	cbnz	r3, 80077d0 <_free_r+0x2c>
 80077c2:	6063      	str	r3, [r4, #4]
 80077c4:	6014      	str	r4, [r2, #0]
 80077c6:	4628      	mov	r0, r5
 80077c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077cc:	f000 b8dc 	b.w	8007988 <__malloc_unlock>
 80077d0:	42a3      	cmp	r3, r4
 80077d2:	d908      	bls.n	80077e6 <_free_r+0x42>
 80077d4:	6820      	ldr	r0, [r4, #0]
 80077d6:	1821      	adds	r1, r4, r0
 80077d8:	428b      	cmp	r3, r1
 80077da:	bf01      	itttt	eq
 80077dc:	6819      	ldreq	r1, [r3, #0]
 80077de:	685b      	ldreq	r3, [r3, #4]
 80077e0:	1809      	addeq	r1, r1, r0
 80077e2:	6021      	streq	r1, [r4, #0]
 80077e4:	e7ed      	b.n	80077c2 <_free_r+0x1e>
 80077e6:	461a      	mov	r2, r3
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	b10b      	cbz	r3, 80077f0 <_free_r+0x4c>
 80077ec:	42a3      	cmp	r3, r4
 80077ee:	d9fa      	bls.n	80077e6 <_free_r+0x42>
 80077f0:	6811      	ldr	r1, [r2, #0]
 80077f2:	1850      	adds	r0, r2, r1
 80077f4:	42a0      	cmp	r0, r4
 80077f6:	d10b      	bne.n	8007810 <_free_r+0x6c>
 80077f8:	6820      	ldr	r0, [r4, #0]
 80077fa:	4401      	add	r1, r0
 80077fc:	1850      	adds	r0, r2, r1
 80077fe:	4283      	cmp	r3, r0
 8007800:	6011      	str	r1, [r2, #0]
 8007802:	d1e0      	bne.n	80077c6 <_free_r+0x22>
 8007804:	6818      	ldr	r0, [r3, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	6053      	str	r3, [r2, #4]
 800780a:	4408      	add	r0, r1
 800780c:	6010      	str	r0, [r2, #0]
 800780e:	e7da      	b.n	80077c6 <_free_r+0x22>
 8007810:	d902      	bls.n	8007818 <_free_r+0x74>
 8007812:	230c      	movs	r3, #12
 8007814:	602b      	str	r3, [r5, #0]
 8007816:	e7d6      	b.n	80077c6 <_free_r+0x22>
 8007818:	6820      	ldr	r0, [r4, #0]
 800781a:	1821      	adds	r1, r4, r0
 800781c:	428b      	cmp	r3, r1
 800781e:	bf04      	itt	eq
 8007820:	6819      	ldreq	r1, [r3, #0]
 8007822:	685b      	ldreq	r3, [r3, #4]
 8007824:	6063      	str	r3, [r4, #4]
 8007826:	bf04      	itt	eq
 8007828:	1809      	addeq	r1, r1, r0
 800782a:	6021      	streq	r1, [r4, #0]
 800782c:	6054      	str	r4, [r2, #4]
 800782e:	e7ca      	b.n	80077c6 <_free_r+0x22>
 8007830:	bd38      	pop	{r3, r4, r5, pc}
 8007832:	bf00      	nop
 8007834:	20025d5c 	.word	0x20025d5c

08007838 <sbrk_aligned>:
 8007838:	b570      	push	{r4, r5, r6, lr}
 800783a:	4e0f      	ldr	r6, [pc, #60]	@ (8007878 <sbrk_aligned+0x40>)
 800783c:	460c      	mov	r4, r1
 800783e:	6831      	ldr	r1, [r6, #0]
 8007840:	4605      	mov	r5, r0
 8007842:	b911      	cbnz	r1, 800784a <sbrk_aligned+0x12>
 8007844:	f000 fba6 	bl	8007f94 <_sbrk_r>
 8007848:	6030      	str	r0, [r6, #0]
 800784a:	4621      	mov	r1, r4
 800784c:	4628      	mov	r0, r5
 800784e:	f000 fba1 	bl	8007f94 <_sbrk_r>
 8007852:	1c43      	adds	r3, r0, #1
 8007854:	d103      	bne.n	800785e <sbrk_aligned+0x26>
 8007856:	f04f 34ff 	mov.w	r4, #4294967295
 800785a:	4620      	mov	r0, r4
 800785c:	bd70      	pop	{r4, r5, r6, pc}
 800785e:	1cc4      	adds	r4, r0, #3
 8007860:	f024 0403 	bic.w	r4, r4, #3
 8007864:	42a0      	cmp	r0, r4
 8007866:	d0f8      	beq.n	800785a <sbrk_aligned+0x22>
 8007868:	1a21      	subs	r1, r4, r0
 800786a:	4628      	mov	r0, r5
 800786c:	f000 fb92 	bl	8007f94 <_sbrk_r>
 8007870:	3001      	adds	r0, #1
 8007872:	d1f2      	bne.n	800785a <sbrk_aligned+0x22>
 8007874:	e7ef      	b.n	8007856 <sbrk_aligned+0x1e>
 8007876:	bf00      	nop
 8007878:	20025d58 	.word	0x20025d58

0800787c <_malloc_r>:
 800787c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007880:	1ccd      	adds	r5, r1, #3
 8007882:	f025 0503 	bic.w	r5, r5, #3
 8007886:	3508      	adds	r5, #8
 8007888:	2d0c      	cmp	r5, #12
 800788a:	bf38      	it	cc
 800788c:	250c      	movcc	r5, #12
 800788e:	2d00      	cmp	r5, #0
 8007890:	4606      	mov	r6, r0
 8007892:	db01      	blt.n	8007898 <_malloc_r+0x1c>
 8007894:	42a9      	cmp	r1, r5
 8007896:	d904      	bls.n	80078a2 <_malloc_r+0x26>
 8007898:	230c      	movs	r3, #12
 800789a:	6033      	str	r3, [r6, #0]
 800789c:	2000      	movs	r0, #0
 800789e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007978 <_malloc_r+0xfc>
 80078a6:	f000 f869 	bl	800797c <__malloc_lock>
 80078aa:	f8d8 3000 	ldr.w	r3, [r8]
 80078ae:	461c      	mov	r4, r3
 80078b0:	bb44      	cbnz	r4, 8007904 <_malloc_r+0x88>
 80078b2:	4629      	mov	r1, r5
 80078b4:	4630      	mov	r0, r6
 80078b6:	f7ff ffbf 	bl	8007838 <sbrk_aligned>
 80078ba:	1c43      	adds	r3, r0, #1
 80078bc:	4604      	mov	r4, r0
 80078be:	d158      	bne.n	8007972 <_malloc_r+0xf6>
 80078c0:	f8d8 4000 	ldr.w	r4, [r8]
 80078c4:	4627      	mov	r7, r4
 80078c6:	2f00      	cmp	r7, #0
 80078c8:	d143      	bne.n	8007952 <_malloc_r+0xd6>
 80078ca:	2c00      	cmp	r4, #0
 80078cc:	d04b      	beq.n	8007966 <_malloc_r+0xea>
 80078ce:	6823      	ldr	r3, [r4, #0]
 80078d0:	4639      	mov	r1, r7
 80078d2:	4630      	mov	r0, r6
 80078d4:	eb04 0903 	add.w	r9, r4, r3
 80078d8:	f000 fb5c 	bl	8007f94 <_sbrk_r>
 80078dc:	4581      	cmp	r9, r0
 80078de:	d142      	bne.n	8007966 <_malloc_r+0xea>
 80078e0:	6821      	ldr	r1, [r4, #0]
 80078e2:	1a6d      	subs	r5, r5, r1
 80078e4:	4629      	mov	r1, r5
 80078e6:	4630      	mov	r0, r6
 80078e8:	f7ff ffa6 	bl	8007838 <sbrk_aligned>
 80078ec:	3001      	adds	r0, #1
 80078ee:	d03a      	beq.n	8007966 <_malloc_r+0xea>
 80078f0:	6823      	ldr	r3, [r4, #0]
 80078f2:	442b      	add	r3, r5
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	f8d8 3000 	ldr.w	r3, [r8]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	bb62      	cbnz	r2, 8007958 <_malloc_r+0xdc>
 80078fe:	f8c8 7000 	str.w	r7, [r8]
 8007902:	e00f      	b.n	8007924 <_malloc_r+0xa8>
 8007904:	6822      	ldr	r2, [r4, #0]
 8007906:	1b52      	subs	r2, r2, r5
 8007908:	d420      	bmi.n	800794c <_malloc_r+0xd0>
 800790a:	2a0b      	cmp	r2, #11
 800790c:	d917      	bls.n	800793e <_malloc_r+0xc2>
 800790e:	1961      	adds	r1, r4, r5
 8007910:	42a3      	cmp	r3, r4
 8007912:	6025      	str	r5, [r4, #0]
 8007914:	bf18      	it	ne
 8007916:	6059      	strne	r1, [r3, #4]
 8007918:	6863      	ldr	r3, [r4, #4]
 800791a:	bf08      	it	eq
 800791c:	f8c8 1000 	streq.w	r1, [r8]
 8007920:	5162      	str	r2, [r4, r5]
 8007922:	604b      	str	r3, [r1, #4]
 8007924:	4630      	mov	r0, r6
 8007926:	f000 f82f 	bl	8007988 <__malloc_unlock>
 800792a:	f104 000b 	add.w	r0, r4, #11
 800792e:	1d23      	adds	r3, r4, #4
 8007930:	f020 0007 	bic.w	r0, r0, #7
 8007934:	1ac2      	subs	r2, r0, r3
 8007936:	bf1c      	itt	ne
 8007938:	1a1b      	subne	r3, r3, r0
 800793a:	50a3      	strne	r3, [r4, r2]
 800793c:	e7af      	b.n	800789e <_malloc_r+0x22>
 800793e:	6862      	ldr	r2, [r4, #4]
 8007940:	42a3      	cmp	r3, r4
 8007942:	bf0c      	ite	eq
 8007944:	f8c8 2000 	streq.w	r2, [r8]
 8007948:	605a      	strne	r2, [r3, #4]
 800794a:	e7eb      	b.n	8007924 <_malloc_r+0xa8>
 800794c:	4623      	mov	r3, r4
 800794e:	6864      	ldr	r4, [r4, #4]
 8007950:	e7ae      	b.n	80078b0 <_malloc_r+0x34>
 8007952:	463c      	mov	r4, r7
 8007954:	687f      	ldr	r7, [r7, #4]
 8007956:	e7b6      	b.n	80078c6 <_malloc_r+0x4a>
 8007958:	461a      	mov	r2, r3
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	42a3      	cmp	r3, r4
 800795e:	d1fb      	bne.n	8007958 <_malloc_r+0xdc>
 8007960:	2300      	movs	r3, #0
 8007962:	6053      	str	r3, [r2, #4]
 8007964:	e7de      	b.n	8007924 <_malloc_r+0xa8>
 8007966:	230c      	movs	r3, #12
 8007968:	6033      	str	r3, [r6, #0]
 800796a:	4630      	mov	r0, r6
 800796c:	f000 f80c 	bl	8007988 <__malloc_unlock>
 8007970:	e794      	b.n	800789c <_malloc_r+0x20>
 8007972:	6005      	str	r5, [r0, #0]
 8007974:	e7d6      	b.n	8007924 <_malloc_r+0xa8>
 8007976:	bf00      	nop
 8007978:	20025d5c 	.word	0x20025d5c

0800797c <__malloc_lock>:
 800797c:	4801      	ldr	r0, [pc, #4]	@ (8007984 <__malloc_lock+0x8>)
 800797e:	f7ff bf0f 	b.w	80077a0 <__retarget_lock_acquire_recursive>
 8007982:	bf00      	nop
 8007984:	20025d54 	.word	0x20025d54

08007988 <__malloc_unlock>:
 8007988:	4801      	ldr	r0, [pc, #4]	@ (8007990 <__malloc_unlock+0x8>)
 800798a:	f7ff bf0a 	b.w	80077a2 <__retarget_lock_release_recursive>
 800798e:	bf00      	nop
 8007990:	20025d54 	.word	0x20025d54

08007994 <__ssputs_r>:
 8007994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007998:	688e      	ldr	r6, [r1, #8]
 800799a:	461f      	mov	r7, r3
 800799c:	42be      	cmp	r6, r7
 800799e:	680b      	ldr	r3, [r1, #0]
 80079a0:	4682      	mov	sl, r0
 80079a2:	460c      	mov	r4, r1
 80079a4:	4690      	mov	r8, r2
 80079a6:	d82d      	bhi.n	8007a04 <__ssputs_r+0x70>
 80079a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80079b0:	d026      	beq.n	8007a00 <__ssputs_r+0x6c>
 80079b2:	6965      	ldr	r5, [r4, #20]
 80079b4:	6909      	ldr	r1, [r1, #16]
 80079b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079ba:	eba3 0901 	sub.w	r9, r3, r1
 80079be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80079c2:	1c7b      	adds	r3, r7, #1
 80079c4:	444b      	add	r3, r9
 80079c6:	106d      	asrs	r5, r5, #1
 80079c8:	429d      	cmp	r5, r3
 80079ca:	bf38      	it	cc
 80079cc:	461d      	movcc	r5, r3
 80079ce:	0553      	lsls	r3, r2, #21
 80079d0:	d527      	bpl.n	8007a22 <__ssputs_r+0x8e>
 80079d2:	4629      	mov	r1, r5
 80079d4:	f7ff ff52 	bl	800787c <_malloc_r>
 80079d8:	4606      	mov	r6, r0
 80079da:	b360      	cbz	r0, 8007a36 <__ssputs_r+0xa2>
 80079dc:	6921      	ldr	r1, [r4, #16]
 80079de:	464a      	mov	r2, r9
 80079e0:	f000 fae8 	bl	8007fb4 <memcpy>
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80079ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079ee:	81a3      	strh	r3, [r4, #12]
 80079f0:	6126      	str	r6, [r4, #16]
 80079f2:	6165      	str	r5, [r4, #20]
 80079f4:	444e      	add	r6, r9
 80079f6:	eba5 0509 	sub.w	r5, r5, r9
 80079fa:	6026      	str	r6, [r4, #0]
 80079fc:	60a5      	str	r5, [r4, #8]
 80079fe:	463e      	mov	r6, r7
 8007a00:	42be      	cmp	r6, r7
 8007a02:	d900      	bls.n	8007a06 <__ssputs_r+0x72>
 8007a04:	463e      	mov	r6, r7
 8007a06:	6820      	ldr	r0, [r4, #0]
 8007a08:	4632      	mov	r2, r6
 8007a0a:	4641      	mov	r1, r8
 8007a0c:	f000 faa8 	bl	8007f60 <memmove>
 8007a10:	68a3      	ldr	r3, [r4, #8]
 8007a12:	1b9b      	subs	r3, r3, r6
 8007a14:	60a3      	str	r3, [r4, #8]
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	4433      	add	r3, r6
 8007a1a:	6023      	str	r3, [r4, #0]
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a22:	462a      	mov	r2, r5
 8007a24:	f000 fad4 	bl	8007fd0 <_realloc_r>
 8007a28:	4606      	mov	r6, r0
 8007a2a:	2800      	cmp	r0, #0
 8007a2c:	d1e0      	bne.n	80079f0 <__ssputs_r+0x5c>
 8007a2e:	6921      	ldr	r1, [r4, #16]
 8007a30:	4650      	mov	r0, sl
 8007a32:	f7ff feb7 	bl	80077a4 <_free_r>
 8007a36:	230c      	movs	r3, #12
 8007a38:	f8ca 3000 	str.w	r3, [sl]
 8007a3c:	89a3      	ldrh	r3, [r4, #12]
 8007a3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a42:	81a3      	strh	r3, [r4, #12]
 8007a44:	f04f 30ff 	mov.w	r0, #4294967295
 8007a48:	e7e9      	b.n	8007a1e <__ssputs_r+0x8a>
	...

08007a4c <_svfiprintf_r>:
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	4698      	mov	r8, r3
 8007a52:	898b      	ldrh	r3, [r1, #12]
 8007a54:	061b      	lsls	r3, r3, #24
 8007a56:	b09d      	sub	sp, #116	@ 0x74
 8007a58:	4607      	mov	r7, r0
 8007a5a:	460d      	mov	r5, r1
 8007a5c:	4614      	mov	r4, r2
 8007a5e:	d510      	bpl.n	8007a82 <_svfiprintf_r+0x36>
 8007a60:	690b      	ldr	r3, [r1, #16]
 8007a62:	b973      	cbnz	r3, 8007a82 <_svfiprintf_r+0x36>
 8007a64:	2140      	movs	r1, #64	@ 0x40
 8007a66:	f7ff ff09 	bl	800787c <_malloc_r>
 8007a6a:	6028      	str	r0, [r5, #0]
 8007a6c:	6128      	str	r0, [r5, #16]
 8007a6e:	b930      	cbnz	r0, 8007a7e <_svfiprintf_r+0x32>
 8007a70:	230c      	movs	r3, #12
 8007a72:	603b      	str	r3, [r7, #0]
 8007a74:	f04f 30ff 	mov.w	r0, #4294967295
 8007a78:	b01d      	add	sp, #116	@ 0x74
 8007a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7e:	2340      	movs	r3, #64	@ 0x40
 8007a80:	616b      	str	r3, [r5, #20]
 8007a82:	2300      	movs	r3, #0
 8007a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a86:	2320      	movs	r3, #32
 8007a88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a90:	2330      	movs	r3, #48	@ 0x30
 8007a92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007c30 <_svfiprintf_r+0x1e4>
 8007a96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a9a:	f04f 0901 	mov.w	r9, #1
 8007a9e:	4623      	mov	r3, r4
 8007aa0:	469a      	mov	sl, r3
 8007aa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007aa6:	b10a      	cbz	r2, 8007aac <_svfiprintf_r+0x60>
 8007aa8:	2a25      	cmp	r2, #37	@ 0x25
 8007aaa:	d1f9      	bne.n	8007aa0 <_svfiprintf_r+0x54>
 8007aac:	ebba 0b04 	subs.w	fp, sl, r4
 8007ab0:	d00b      	beq.n	8007aca <_svfiprintf_r+0x7e>
 8007ab2:	465b      	mov	r3, fp
 8007ab4:	4622      	mov	r2, r4
 8007ab6:	4629      	mov	r1, r5
 8007ab8:	4638      	mov	r0, r7
 8007aba:	f7ff ff6b 	bl	8007994 <__ssputs_r>
 8007abe:	3001      	adds	r0, #1
 8007ac0:	f000 80a7 	beq.w	8007c12 <_svfiprintf_r+0x1c6>
 8007ac4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ac6:	445a      	add	r2, fp
 8007ac8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007aca:	f89a 3000 	ldrb.w	r3, [sl]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f000 809f 	beq.w	8007c12 <_svfiprintf_r+0x1c6>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8007ada:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ade:	f10a 0a01 	add.w	sl, sl, #1
 8007ae2:	9304      	str	r3, [sp, #16]
 8007ae4:	9307      	str	r3, [sp, #28]
 8007ae6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007aea:	931a      	str	r3, [sp, #104]	@ 0x68
 8007aec:	4654      	mov	r4, sl
 8007aee:	2205      	movs	r2, #5
 8007af0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af4:	484e      	ldr	r0, [pc, #312]	@ (8007c30 <_svfiprintf_r+0x1e4>)
 8007af6:	f7f8 fb7b 	bl	80001f0 <memchr>
 8007afa:	9a04      	ldr	r2, [sp, #16]
 8007afc:	b9d8      	cbnz	r0, 8007b36 <_svfiprintf_r+0xea>
 8007afe:	06d0      	lsls	r0, r2, #27
 8007b00:	bf44      	itt	mi
 8007b02:	2320      	movmi	r3, #32
 8007b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b08:	0711      	lsls	r1, r2, #28
 8007b0a:	bf44      	itt	mi
 8007b0c:	232b      	movmi	r3, #43	@ 0x2b
 8007b0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b12:	f89a 3000 	ldrb.w	r3, [sl]
 8007b16:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b18:	d015      	beq.n	8007b46 <_svfiprintf_r+0xfa>
 8007b1a:	9a07      	ldr	r2, [sp, #28]
 8007b1c:	4654      	mov	r4, sl
 8007b1e:	2000      	movs	r0, #0
 8007b20:	f04f 0c0a 	mov.w	ip, #10
 8007b24:	4621      	mov	r1, r4
 8007b26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b2a:	3b30      	subs	r3, #48	@ 0x30
 8007b2c:	2b09      	cmp	r3, #9
 8007b2e:	d94b      	bls.n	8007bc8 <_svfiprintf_r+0x17c>
 8007b30:	b1b0      	cbz	r0, 8007b60 <_svfiprintf_r+0x114>
 8007b32:	9207      	str	r2, [sp, #28]
 8007b34:	e014      	b.n	8007b60 <_svfiprintf_r+0x114>
 8007b36:	eba0 0308 	sub.w	r3, r0, r8
 8007b3a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	9304      	str	r3, [sp, #16]
 8007b42:	46a2      	mov	sl, r4
 8007b44:	e7d2      	b.n	8007aec <_svfiprintf_r+0xa0>
 8007b46:	9b03      	ldr	r3, [sp, #12]
 8007b48:	1d19      	adds	r1, r3, #4
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	9103      	str	r1, [sp, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	bfbb      	ittet	lt
 8007b52:	425b      	neglt	r3, r3
 8007b54:	f042 0202 	orrlt.w	r2, r2, #2
 8007b58:	9307      	strge	r3, [sp, #28]
 8007b5a:	9307      	strlt	r3, [sp, #28]
 8007b5c:	bfb8      	it	lt
 8007b5e:	9204      	strlt	r2, [sp, #16]
 8007b60:	7823      	ldrb	r3, [r4, #0]
 8007b62:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b64:	d10a      	bne.n	8007b7c <_svfiprintf_r+0x130>
 8007b66:	7863      	ldrb	r3, [r4, #1]
 8007b68:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b6a:	d132      	bne.n	8007bd2 <_svfiprintf_r+0x186>
 8007b6c:	9b03      	ldr	r3, [sp, #12]
 8007b6e:	1d1a      	adds	r2, r3, #4
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	9203      	str	r2, [sp, #12]
 8007b74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b78:	3402      	adds	r4, #2
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007c40 <_svfiprintf_r+0x1f4>
 8007b80:	7821      	ldrb	r1, [r4, #0]
 8007b82:	2203      	movs	r2, #3
 8007b84:	4650      	mov	r0, sl
 8007b86:	f7f8 fb33 	bl	80001f0 <memchr>
 8007b8a:	b138      	cbz	r0, 8007b9c <_svfiprintf_r+0x150>
 8007b8c:	9b04      	ldr	r3, [sp, #16]
 8007b8e:	eba0 000a 	sub.w	r0, r0, sl
 8007b92:	2240      	movs	r2, #64	@ 0x40
 8007b94:	4082      	lsls	r2, r0
 8007b96:	4313      	orrs	r3, r2
 8007b98:	3401      	adds	r4, #1
 8007b9a:	9304      	str	r3, [sp, #16]
 8007b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ba0:	4824      	ldr	r0, [pc, #144]	@ (8007c34 <_svfiprintf_r+0x1e8>)
 8007ba2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ba6:	2206      	movs	r2, #6
 8007ba8:	f7f8 fb22 	bl	80001f0 <memchr>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	d036      	beq.n	8007c1e <_svfiprintf_r+0x1d2>
 8007bb0:	4b21      	ldr	r3, [pc, #132]	@ (8007c38 <_svfiprintf_r+0x1ec>)
 8007bb2:	bb1b      	cbnz	r3, 8007bfc <_svfiprintf_r+0x1b0>
 8007bb4:	9b03      	ldr	r3, [sp, #12]
 8007bb6:	3307      	adds	r3, #7
 8007bb8:	f023 0307 	bic.w	r3, r3, #7
 8007bbc:	3308      	adds	r3, #8
 8007bbe:	9303      	str	r3, [sp, #12]
 8007bc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bc2:	4433      	add	r3, r6
 8007bc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bc6:	e76a      	b.n	8007a9e <_svfiprintf_r+0x52>
 8007bc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bcc:	460c      	mov	r4, r1
 8007bce:	2001      	movs	r0, #1
 8007bd0:	e7a8      	b.n	8007b24 <_svfiprintf_r+0xd8>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	3401      	adds	r4, #1
 8007bd6:	9305      	str	r3, [sp, #20]
 8007bd8:	4619      	mov	r1, r3
 8007bda:	f04f 0c0a 	mov.w	ip, #10
 8007bde:	4620      	mov	r0, r4
 8007be0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be4:	3a30      	subs	r2, #48	@ 0x30
 8007be6:	2a09      	cmp	r2, #9
 8007be8:	d903      	bls.n	8007bf2 <_svfiprintf_r+0x1a6>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d0c6      	beq.n	8007b7c <_svfiprintf_r+0x130>
 8007bee:	9105      	str	r1, [sp, #20]
 8007bf0:	e7c4      	b.n	8007b7c <_svfiprintf_r+0x130>
 8007bf2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e7f0      	b.n	8007bde <_svfiprintf_r+0x192>
 8007bfc:	ab03      	add	r3, sp, #12
 8007bfe:	9300      	str	r3, [sp, #0]
 8007c00:	462a      	mov	r2, r5
 8007c02:	4b0e      	ldr	r3, [pc, #56]	@ (8007c3c <_svfiprintf_r+0x1f0>)
 8007c04:	a904      	add	r1, sp, #16
 8007c06:	4638      	mov	r0, r7
 8007c08:	f3af 8000 	nop.w
 8007c0c:	1c42      	adds	r2, r0, #1
 8007c0e:	4606      	mov	r6, r0
 8007c10:	d1d6      	bne.n	8007bc0 <_svfiprintf_r+0x174>
 8007c12:	89ab      	ldrh	r3, [r5, #12]
 8007c14:	065b      	lsls	r3, r3, #25
 8007c16:	f53f af2d 	bmi.w	8007a74 <_svfiprintf_r+0x28>
 8007c1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c1c:	e72c      	b.n	8007a78 <_svfiprintf_r+0x2c>
 8007c1e:	ab03      	add	r3, sp, #12
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	462a      	mov	r2, r5
 8007c24:	4b05      	ldr	r3, [pc, #20]	@ (8007c3c <_svfiprintf_r+0x1f0>)
 8007c26:	a904      	add	r1, sp, #16
 8007c28:	4638      	mov	r0, r7
 8007c2a:	f000 f879 	bl	8007d20 <_printf_i>
 8007c2e:	e7ed      	b.n	8007c0c <_svfiprintf_r+0x1c0>
 8007c30:	0800927c 	.word	0x0800927c
 8007c34:	08009286 	.word	0x08009286
 8007c38:	00000000 	.word	0x00000000
 8007c3c:	08007995 	.word	0x08007995
 8007c40:	08009282 	.word	0x08009282

08007c44 <_printf_common>:
 8007c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c48:	4616      	mov	r6, r2
 8007c4a:	4698      	mov	r8, r3
 8007c4c:	688a      	ldr	r2, [r1, #8]
 8007c4e:	690b      	ldr	r3, [r1, #16]
 8007c50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c54:	4293      	cmp	r3, r2
 8007c56:	bfb8      	it	lt
 8007c58:	4613      	movlt	r3, r2
 8007c5a:	6033      	str	r3, [r6, #0]
 8007c5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c60:	4607      	mov	r7, r0
 8007c62:	460c      	mov	r4, r1
 8007c64:	b10a      	cbz	r2, 8007c6a <_printf_common+0x26>
 8007c66:	3301      	adds	r3, #1
 8007c68:	6033      	str	r3, [r6, #0]
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	0699      	lsls	r1, r3, #26
 8007c6e:	bf42      	ittt	mi
 8007c70:	6833      	ldrmi	r3, [r6, #0]
 8007c72:	3302      	addmi	r3, #2
 8007c74:	6033      	strmi	r3, [r6, #0]
 8007c76:	6825      	ldr	r5, [r4, #0]
 8007c78:	f015 0506 	ands.w	r5, r5, #6
 8007c7c:	d106      	bne.n	8007c8c <_printf_common+0x48>
 8007c7e:	f104 0a19 	add.w	sl, r4, #25
 8007c82:	68e3      	ldr	r3, [r4, #12]
 8007c84:	6832      	ldr	r2, [r6, #0]
 8007c86:	1a9b      	subs	r3, r3, r2
 8007c88:	42ab      	cmp	r3, r5
 8007c8a:	dc26      	bgt.n	8007cda <_printf_common+0x96>
 8007c8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c90:	6822      	ldr	r2, [r4, #0]
 8007c92:	3b00      	subs	r3, #0
 8007c94:	bf18      	it	ne
 8007c96:	2301      	movne	r3, #1
 8007c98:	0692      	lsls	r2, r2, #26
 8007c9a:	d42b      	bmi.n	8007cf4 <_printf_common+0xb0>
 8007c9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ca0:	4641      	mov	r1, r8
 8007ca2:	4638      	mov	r0, r7
 8007ca4:	47c8      	blx	r9
 8007ca6:	3001      	adds	r0, #1
 8007ca8:	d01e      	beq.n	8007ce8 <_printf_common+0xa4>
 8007caa:	6823      	ldr	r3, [r4, #0]
 8007cac:	6922      	ldr	r2, [r4, #16]
 8007cae:	f003 0306 	and.w	r3, r3, #6
 8007cb2:	2b04      	cmp	r3, #4
 8007cb4:	bf02      	ittt	eq
 8007cb6:	68e5      	ldreq	r5, [r4, #12]
 8007cb8:	6833      	ldreq	r3, [r6, #0]
 8007cba:	1aed      	subeq	r5, r5, r3
 8007cbc:	68a3      	ldr	r3, [r4, #8]
 8007cbe:	bf0c      	ite	eq
 8007cc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cc4:	2500      	movne	r5, #0
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	bfc4      	itt	gt
 8007cca:	1a9b      	subgt	r3, r3, r2
 8007ccc:	18ed      	addgt	r5, r5, r3
 8007cce:	2600      	movs	r6, #0
 8007cd0:	341a      	adds	r4, #26
 8007cd2:	42b5      	cmp	r5, r6
 8007cd4:	d11a      	bne.n	8007d0c <_printf_common+0xc8>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	e008      	b.n	8007cec <_printf_common+0xa8>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	4652      	mov	r2, sl
 8007cde:	4641      	mov	r1, r8
 8007ce0:	4638      	mov	r0, r7
 8007ce2:	47c8      	blx	r9
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	d103      	bne.n	8007cf0 <_printf_common+0xac>
 8007ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cf0:	3501      	adds	r5, #1
 8007cf2:	e7c6      	b.n	8007c82 <_printf_common+0x3e>
 8007cf4:	18e1      	adds	r1, r4, r3
 8007cf6:	1c5a      	adds	r2, r3, #1
 8007cf8:	2030      	movs	r0, #48	@ 0x30
 8007cfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007cfe:	4422      	add	r2, r4
 8007d00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d08:	3302      	adds	r3, #2
 8007d0a:	e7c7      	b.n	8007c9c <_printf_common+0x58>
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	4622      	mov	r2, r4
 8007d10:	4641      	mov	r1, r8
 8007d12:	4638      	mov	r0, r7
 8007d14:	47c8      	blx	r9
 8007d16:	3001      	adds	r0, #1
 8007d18:	d0e6      	beq.n	8007ce8 <_printf_common+0xa4>
 8007d1a:	3601      	adds	r6, #1
 8007d1c:	e7d9      	b.n	8007cd2 <_printf_common+0x8e>
	...

08007d20 <_printf_i>:
 8007d20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d24:	7e0f      	ldrb	r7, [r1, #24]
 8007d26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d28:	2f78      	cmp	r7, #120	@ 0x78
 8007d2a:	4691      	mov	r9, r2
 8007d2c:	4680      	mov	r8, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	469a      	mov	sl, r3
 8007d32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d36:	d807      	bhi.n	8007d48 <_printf_i+0x28>
 8007d38:	2f62      	cmp	r7, #98	@ 0x62
 8007d3a:	d80a      	bhi.n	8007d52 <_printf_i+0x32>
 8007d3c:	2f00      	cmp	r7, #0
 8007d3e:	f000 80d2 	beq.w	8007ee6 <_printf_i+0x1c6>
 8007d42:	2f58      	cmp	r7, #88	@ 0x58
 8007d44:	f000 80b9 	beq.w	8007eba <_printf_i+0x19a>
 8007d48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d50:	e03a      	b.n	8007dc8 <_printf_i+0xa8>
 8007d52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d56:	2b15      	cmp	r3, #21
 8007d58:	d8f6      	bhi.n	8007d48 <_printf_i+0x28>
 8007d5a:	a101      	add	r1, pc, #4	@ (adr r1, 8007d60 <_printf_i+0x40>)
 8007d5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d60:	08007db9 	.word	0x08007db9
 8007d64:	08007dcd 	.word	0x08007dcd
 8007d68:	08007d49 	.word	0x08007d49
 8007d6c:	08007d49 	.word	0x08007d49
 8007d70:	08007d49 	.word	0x08007d49
 8007d74:	08007d49 	.word	0x08007d49
 8007d78:	08007dcd 	.word	0x08007dcd
 8007d7c:	08007d49 	.word	0x08007d49
 8007d80:	08007d49 	.word	0x08007d49
 8007d84:	08007d49 	.word	0x08007d49
 8007d88:	08007d49 	.word	0x08007d49
 8007d8c:	08007ecd 	.word	0x08007ecd
 8007d90:	08007df7 	.word	0x08007df7
 8007d94:	08007e87 	.word	0x08007e87
 8007d98:	08007d49 	.word	0x08007d49
 8007d9c:	08007d49 	.word	0x08007d49
 8007da0:	08007eef 	.word	0x08007eef
 8007da4:	08007d49 	.word	0x08007d49
 8007da8:	08007df7 	.word	0x08007df7
 8007dac:	08007d49 	.word	0x08007d49
 8007db0:	08007d49 	.word	0x08007d49
 8007db4:	08007e8f 	.word	0x08007e8f
 8007db8:	6833      	ldr	r3, [r6, #0]
 8007dba:	1d1a      	adds	r2, r3, #4
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	6032      	str	r2, [r6, #0]
 8007dc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e09d      	b.n	8007f08 <_printf_i+0x1e8>
 8007dcc:	6833      	ldr	r3, [r6, #0]
 8007dce:	6820      	ldr	r0, [r4, #0]
 8007dd0:	1d19      	adds	r1, r3, #4
 8007dd2:	6031      	str	r1, [r6, #0]
 8007dd4:	0606      	lsls	r6, r0, #24
 8007dd6:	d501      	bpl.n	8007ddc <_printf_i+0xbc>
 8007dd8:	681d      	ldr	r5, [r3, #0]
 8007dda:	e003      	b.n	8007de4 <_printf_i+0xc4>
 8007ddc:	0645      	lsls	r5, r0, #25
 8007dde:	d5fb      	bpl.n	8007dd8 <_printf_i+0xb8>
 8007de0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007de4:	2d00      	cmp	r5, #0
 8007de6:	da03      	bge.n	8007df0 <_printf_i+0xd0>
 8007de8:	232d      	movs	r3, #45	@ 0x2d
 8007dea:	426d      	negs	r5, r5
 8007dec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007df0:	4859      	ldr	r0, [pc, #356]	@ (8007f58 <_printf_i+0x238>)
 8007df2:	230a      	movs	r3, #10
 8007df4:	e011      	b.n	8007e1a <_printf_i+0xfa>
 8007df6:	6821      	ldr	r1, [r4, #0]
 8007df8:	6833      	ldr	r3, [r6, #0]
 8007dfa:	0608      	lsls	r0, r1, #24
 8007dfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e00:	d402      	bmi.n	8007e08 <_printf_i+0xe8>
 8007e02:	0649      	lsls	r1, r1, #25
 8007e04:	bf48      	it	mi
 8007e06:	b2ad      	uxthmi	r5, r5
 8007e08:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e0a:	4853      	ldr	r0, [pc, #332]	@ (8007f58 <_printf_i+0x238>)
 8007e0c:	6033      	str	r3, [r6, #0]
 8007e0e:	bf14      	ite	ne
 8007e10:	230a      	movne	r3, #10
 8007e12:	2308      	moveq	r3, #8
 8007e14:	2100      	movs	r1, #0
 8007e16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e1a:	6866      	ldr	r6, [r4, #4]
 8007e1c:	60a6      	str	r6, [r4, #8]
 8007e1e:	2e00      	cmp	r6, #0
 8007e20:	bfa2      	ittt	ge
 8007e22:	6821      	ldrge	r1, [r4, #0]
 8007e24:	f021 0104 	bicge.w	r1, r1, #4
 8007e28:	6021      	strge	r1, [r4, #0]
 8007e2a:	b90d      	cbnz	r5, 8007e30 <_printf_i+0x110>
 8007e2c:	2e00      	cmp	r6, #0
 8007e2e:	d04b      	beq.n	8007ec8 <_printf_i+0x1a8>
 8007e30:	4616      	mov	r6, r2
 8007e32:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e36:	fb03 5711 	mls	r7, r3, r1, r5
 8007e3a:	5dc7      	ldrb	r7, [r0, r7]
 8007e3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e40:	462f      	mov	r7, r5
 8007e42:	42bb      	cmp	r3, r7
 8007e44:	460d      	mov	r5, r1
 8007e46:	d9f4      	bls.n	8007e32 <_printf_i+0x112>
 8007e48:	2b08      	cmp	r3, #8
 8007e4a:	d10b      	bne.n	8007e64 <_printf_i+0x144>
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	07df      	lsls	r7, r3, #31
 8007e50:	d508      	bpl.n	8007e64 <_printf_i+0x144>
 8007e52:	6923      	ldr	r3, [r4, #16]
 8007e54:	6861      	ldr	r1, [r4, #4]
 8007e56:	4299      	cmp	r1, r3
 8007e58:	bfde      	ittt	le
 8007e5a:	2330      	movle	r3, #48	@ 0x30
 8007e5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e64:	1b92      	subs	r2, r2, r6
 8007e66:	6122      	str	r2, [r4, #16]
 8007e68:	f8cd a000 	str.w	sl, [sp]
 8007e6c:	464b      	mov	r3, r9
 8007e6e:	aa03      	add	r2, sp, #12
 8007e70:	4621      	mov	r1, r4
 8007e72:	4640      	mov	r0, r8
 8007e74:	f7ff fee6 	bl	8007c44 <_printf_common>
 8007e78:	3001      	adds	r0, #1
 8007e7a:	d14a      	bne.n	8007f12 <_printf_i+0x1f2>
 8007e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e80:	b004      	add	sp, #16
 8007e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e86:	6823      	ldr	r3, [r4, #0]
 8007e88:	f043 0320 	orr.w	r3, r3, #32
 8007e8c:	6023      	str	r3, [r4, #0]
 8007e8e:	4833      	ldr	r0, [pc, #204]	@ (8007f5c <_printf_i+0x23c>)
 8007e90:	2778      	movs	r7, #120	@ 0x78
 8007e92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	6831      	ldr	r1, [r6, #0]
 8007e9a:	061f      	lsls	r7, r3, #24
 8007e9c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ea0:	d402      	bmi.n	8007ea8 <_printf_i+0x188>
 8007ea2:	065f      	lsls	r7, r3, #25
 8007ea4:	bf48      	it	mi
 8007ea6:	b2ad      	uxthmi	r5, r5
 8007ea8:	6031      	str	r1, [r6, #0]
 8007eaa:	07d9      	lsls	r1, r3, #31
 8007eac:	bf44      	itt	mi
 8007eae:	f043 0320 	orrmi.w	r3, r3, #32
 8007eb2:	6023      	strmi	r3, [r4, #0]
 8007eb4:	b11d      	cbz	r5, 8007ebe <_printf_i+0x19e>
 8007eb6:	2310      	movs	r3, #16
 8007eb8:	e7ac      	b.n	8007e14 <_printf_i+0xf4>
 8007eba:	4827      	ldr	r0, [pc, #156]	@ (8007f58 <_printf_i+0x238>)
 8007ebc:	e7e9      	b.n	8007e92 <_printf_i+0x172>
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	f023 0320 	bic.w	r3, r3, #32
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	e7f6      	b.n	8007eb6 <_printf_i+0x196>
 8007ec8:	4616      	mov	r6, r2
 8007eca:	e7bd      	b.n	8007e48 <_printf_i+0x128>
 8007ecc:	6833      	ldr	r3, [r6, #0]
 8007ece:	6825      	ldr	r5, [r4, #0]
 8007ed0:	6961      	ldr	r1, [r4, #20]
 8007ed2:	1d18      	adds	r0, r3, #4
 8007ed4:	6030      	str	r0, [r6, #0]
 8007ed6:	062e      	lsls	r6, r5, #24
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	d501      	bpl.n	8007ee0 <_printf_i+0x1c0>
 8007edc:	6019      	str	r1, [r3, #0]
 8007ede:	e002      	b.n	8007ee6 <_printf_i+0x1c6>
 8007ee0:	0668      	lsls	r0, r5, #25
 8007ee2:	d5fb      	bpl.n	8007edc <_printf_i+0x1bc>
 8007ee4:	8019      	strh	r1, [r3, #0]
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	6123      	str	r3, [r4, #16]
 8007eea:	4616      	mov	r6, r2
 8007eec:	e7bc      	b.n	8007e68 <_printf_i+0x148>
 8007eee:	6833      	ldr	r3, [r6, #0]
 8007ef0:	1d1a      	adds	r2, r3, #4
 8007ef2:	6032      	str	r2, [r6, #0]
 8007ef4:	681e      	ldr	r6, [r3, #0]
 8007ef6:	6862      	ldr	r2, [r4, #4]
 8007ef8:	2100      	movs	r1, #0
 8007efa:	4630      	mov	r0, r6
 8007efc:	f7f8 f978 	bl	80001f0 <memchr>
 8007f00:	b108      	cbz	r0, 8007f06 <_printf_i+0x1e6>
 8007f02:	1b80      	subs	r0, r0, r6
 8007f04:	6060      	str	r0, [r4, #4]
 8007f06:	6863      	ldr	r3, [r4, #4]
 8007f08:	6123      	str	r3, [r4, #16]
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f10:	e7aa      	b.n	8007e68 <_printf_i+0x148>
 8007f12:	6923      	ldr	r3, [r4, #16]
 8007f14:	4632      	mov	r2, r6
 8007f16:	4649      	mov	r1, r9
 8007f18:	4640      	mov	r0, r8
 8007f1a:	47d0      	blx	sl
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	d0ad      	beq.n	8007e7c <_printf_i+0x15c>
 8007f20:	6823      	ldr	r3, [r4, #0]
 8007f22:	079b      	lsls	r3, r3, #30
 8007f24:	d413      	bmi.n	8007f4e <_printf_i+0x22e>
 8007f26:	68e0      	ldr	r0, [r4, #12]
 8007f28:	9b03      	ldr	r3, [sp, #12]
 8007f2a:	4298      	cmp	r0, r3
 8007f2c:	bfb8      	it	lt
 8007f2e:	4618      	movlt	r0, r3
 8007f30:	e7a6      	b.n	8007e80 <_printf_i+0x160>
 8007f32:	2301      	movs	r3, #1
 8007f34:	4632      	mov	r2, r6
 8007f36:	4649      	mov	r1, r9
 8007f38:	4640      	mov	r0, r8
 8007f3a:	47d0      	blx	sl
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	d09d      	beq.n	8007e7c <_printf_i+0x15c>
 8007f40:	3501      	adds	r5, #1
 8007f42:	68e3      	ldr	r3, [r4, #12]
 8007f44:	9903      	ldr	r1, [sp, #12]
 8007f46:	1a5b      	subs	r3, r3, r1
 8007f48:	42ab      	cmp	r3, r5
 8007f4a:	dcf2      	bgt.n	8007f32 <_printf_i+0x212>
 8007f4c:	e7eb      	b.n	8007f26 <_printf_i+0x206>
 8007f4e:	2500      	movs	r5, #0
 8007f50:	f104 0619 	add.w	r6, r4, #25
 8007f54:	e7f5      	b.n	8007f42 <_printf_i+0x222>
 8007f56:	bf00      	nop
 8007f58:	0800928d 	.word	0x0800928d
 8007f5c:	0800929e 	.word	0x0800929e

08007f60 <memmove>:
 8007f60:	4288      	cmp	r0, r1
 8007f62:	b510      	push	{r4, lr}
 8007f64:	eb01 0402 	add.w	r4, r1, r2
 8007f68:	d902      	bls.n	8007f70 <memmove+0x10>
 8007f6a:	4284      	cmp	r4, r0
 8007f6c:	4623      	mov	r3, r4
 8007f6e:	d807      	bhi.n	8007f80 <memmove+0x20>
 8007f70:	1e43      	subs	r3, r0, #1
 8007f72:	42a1      	cmp	r1, r4
 8007f74:	d008      	beq.n	8007f88 <memmove+0x28>
 8007f76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f7e:	e7f8      	b.n	8007f72 <memmove+0x12>
 8007f80:	4402      	add	r2, r0
 8007f82:	4601      	mov	r1, r0
 8007f84:	428a      	cmp	r2, r1
 8007f86:	d100      	bne.n	8007f8a <memmove+0x2a>
 8007f88:	bd10      	pop	{r4, pc}
 8007f8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f92:	e7f7      	b.n	8007f84 <memmove+0x24>

08007f94 <_sbrk_r>:
 8007f94:	b538      	push	{r3, r4, r5, lr}
 8007f96:	4d06      	ldr	r5, [pc, #24]	@ (8007fb0 <_sbrk_r+0x1c>)
 8007f98:	2300      	movs	r3, #0
 8007f9a:	4604      	mov	r4, r0
 8007f9c:	4608      	mov	r0, r1
 8007f9e:	602b      	str	r3, [r5, #0]
 8007fa0:	f7fb fee6 	bl	8003d70 <_sbrk>
 8007fa4:	1c43      	adds	r3, r0, #1
 8007fa6:	d102      	bne.n	8007fae <_sbrk_r+0x1a>
 8007fa8:	682b      	ldr	r3, [r5, #0]
 8007faa:	b103      	cbz	r3, 8007fae <_sbrk_r+0x1a>
 8007fac:	6023      	str	r3, [r4, #0]
 8007fae:	bd38      	pop	{r3, r4, r5, pc}
 8007fb0:	20025d50 	.word	0x20025d50

08007fb4 <memcpy>:
 8007fb4:	440a      	add	r2, r1
 8007fb6:	4291      	cmp	r1, r2
 8007fb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007fbc:	d100      	bne.n	8007fc0 <memcpy+0xc>
 8007fbe:	4770      	bx	lr
 8007fc0:	b510      	push	{r4, lr}
 8007fc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fca:	4291      	cmp	r1, r2
 8007fcc:	d1f9      	bne.n	8007fc2 <memcpy+0xe>
 8007fce:	bd10      	pop	{r4, pc}

08007fd0 <_realloc_r>:
 8007fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd4:	4680      	mov	r8, r0
 8007fd6:	4615      	mov	r5, r2
 8007fd8:	460c      	mov	r4, r1
 8007fda:	b921      	cbnz	r1, 8007fe6 <_realloc_r+0x16>
 8007fdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe0:	4611      	mov	r1, r2
 8007fe2:	f7ff bc4b 	b.w	800787c <_malloc_r>
 8007fe6:	b92a      	cbnz	r2, 8007ff4 <_realloc_r+0x24>
 8007fe8:	f7ff fbdc 	bl	80077a4 <_free_r>
 8007fec:	2400      	movs	r4, #0
 8007fee:	4620      	mov	r0, r4
 8007ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ff4:	f000 f81a 	bl	800802c <_malloc_usable_size_r>
 8007ff8:	4285      	cmp	r5, r0
 8007ffa:	4606      	mov	r6, r0
 8007ffc:	d802      	bhi.n	8008004 <_realloc_r+0x34>
 8007ffe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008002:	d8f4      	bhi.n	8007fee <_realloc_r+0x1e>
 8008004:	4629      	mov	r1, r5
 8008006:	4640      	mov	r0, r8
 8008008:	f7ff fc38 	bl	800787c <_malloc_r>
 800800c:	4607      	mov	r7, r0
 800800e:	2800      	cmp	r0, #0
 8008010:	d0ec      	beq.n	8007fec <_realloc_r+0x1c>
 8008012:	42b5      	cmp	r5, r6
 8008014:	462a      	mov	r2, r5
 8008016:	4621      	mov	r1, r4
 8008018:	bf28      	it	cs
 800801a:	4632      	movcs	r2, r6
 800801c:	f7ff ffca 	bl	8007fb4 <memcpy>
 8008020:	4621      	mov	r1, r4
 8008022:	4640      	mov	r0, r8
 8008024:	f7ff fbbe 	bl	80077a4 <_free_r>
 8008028:	463c      	mov	r4, r7
 800802a:	e7e0      	b.n	8007fee <_realloc_r+0x1e>

0800802c <_malloc_usable_size_r>:
 800802c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008030:	1f18      	subs	r0, r3, #4
 8008032:	2b00      	cmp	r3, #0
 8008034:	bfbc      	itt	lt
 8008036:	580b      	ldrlt	r3, [r1, r0]
 8008038:	18c0      	addlt	r0, r0, r3
 800803a:	4770      	bx	lr

0800803c <_init>:
 800803c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800803e:	bf00      	nop
 8008040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008042:	bc08      	pop	{r3}
 8008044:	469e      	mov	lr, r3
 8008046:	4770      	bx	lr

08008048 <_fini>:
 8008048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804a:	bf00      	nop
 800804c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800804e:	bc08      	pop	{r3}
 8008050:	469e      	mov	lr, r3
 8008052:	4770      	bx	lr
