{
  "design": {
    "design_info": {
      "boundary_crc": "0xEF00FD90B9C5A051",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "encoder_0": "",
      "spi_0": "",
      "pwm_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "encoder_b": {
        "direction": "I"
      },
      "encoder_a": {
        "direction": "I"
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "sck": {
        "direction": "I"
      },
      "mosi": {
        "direction": "I"
      },
      "ss": {
        "direction": "I"
      },
      "miso": {
        "direction": "O"
      },
      "pwm": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      }
    },
    "components": {
      "encoder_0": {
        "vlnv": "xilinx.com:module_ref:encoder:1.0",
        "xci_name": "system_encoder_0_0",
        "xci_path": "ip/system_encoder_0_0/system_encoder_0_0.xci",
        "inst_hier_path": "encoder_0",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "spi_0": {
        "vlnv": "xilinx.com:module_ref:spi:1.0",
        "xci_name": "system_spi_0_0",
        "xci_path": "ip/system_spi_0_0/system_spi_0_0.xci",
        "inst_hier_path": "spi_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "sclk": {
            "direction": "I"
          },
          "ss": {
            "direction": "I"
          },
          "mosi": {
            "direction": "I"
          },
          "miso": {
            "direction": "O"
          }
        }
      },
      "pwm_0": {
        "vlnv": "xilinx.com:module_ref:pwm:1.0",
        "xci_name": "system_pwm_0_0",
        "xci_path": "ip/system_pwm_0_0/system_pwm_0_0.xci",
        "inst_hier_path": "pwm_0",
        "parameters": {
          "n_bits": {
            "value": "8"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "duty_cycle": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_0",
        "xci_path": "ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "529.616"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "319.966"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "25.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "127.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "b_0_1": {
        "ports": [
          "encoder_b",
          "encoder_0/b"
        ]
      },
      "a_0_1": {
        "ports": [
          "encoder_a",
          "encoder_0/a"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "encoder_0/rst",
          "spi_0/rst",
          "clk_wiz_0/resetn"
        ]
      },
      "sclk_0_1": {
        "ports": [
          "sck",
          "spi_0/sclk"
        ]
      },
      "mosi_0_1": {
        "ports": [
          "mosi",
          "spi_0/mosi"
        ]
      },
      "ss_0_1": {
        "ports": [
          "ss",
          "spi_0/ss"
        ]
      },
      "spi_0_miso": {
        "ports": [
          "spi_0/miso",
          "miso"
        ]
      },
      "encoder_0_cnt": {
        "ports": [
          "encoder_0/cnt",
          "spi_0/data_in"
        ]
      },
      "pwm_0_o": {
        "ports": [
          "pwm_0/o",
          "pwm"
        ]
      },
      "spi_0_data_out": {
        "ports": [
          "spi_0/data_out",
          "pwm_0/duty_cycle"
        ]
      },
      "sysclk_1": {
        "ports": [
          "sysclk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "pwm_0/clk"
        ]
      }
    }
  }
}