
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: mult.v
Parsing SystemVerilog input from `mult.v' to AST representation.
Storing AST representation for module `$abstract\mult'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult'.
Generating RTLIL representation for module `\mult'.

4.1. Analyzing design hierarchy..
Top module:  \mult

4.2. Analyzing design hierarchy..
Top module:  \mult
Removing unused module `$abstract\mult'.
Removed 1 unused modules.
Renaming module mult to mult.

5. Generating Graphviz representation of design.
Writing dot description to `/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/06-yosys-synthesis/hierarchy.dot'.
Dumping module mult to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \mult

7.2. Analyzing design hierarchy..
Top module:  \mult
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$mult.v:57$9 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:48$7 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:33$2 in module mult.
Marked 1 switch rules as full_case in process $proc$mult.v:15$1 in module mult.
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 0 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\mult.$proc$mult.v:57$9'.
Found async reset \rst in `\mult.$proc$mult.v:48$7'.
Found async reset \rst in `\mult.$proc$mult.v:33$2'.
Found async reset \rst in `\mult.$proc$mult.v:15$1'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mult.$proc$mult.v:57$9'.
     1/1: $0\product[15:0]
Creating decoders for process `\mult.$proc$mult.v:48$7'.
     1/1: $0\middle_sum[7:0]
Creating decoders for process `\mult.$proc$mult.v:33$2'.
     1/4: $0\pp3[7:0]
     2/4: $0\pp2[7:0]
     3/4: $0\pp1[7:0]
     4/4: $0\pp0[7:0]
Creating decoders for process `\mult.$proc$mult.v:15$1'.
     1/2: $0\b_reg[7:0]
     2/2: $0\a_reg[7:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mult.\product' using process `\mult.$proc$mult.v:57$9'.
  created $adff cell `$procdff$16' with positive edge clock and positive level reset.
Creating register for signal `\mult.\middle_sum' using process `\mult.$proc$mult.v:48$7'.
  created $adff cell `$procdff$19' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp0' using process `\mult.$proc$mult.v:33$2'.
  created $adff cell `$procdff$22' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp1' using process `\mult.$proc$mult.v:33$2'.
  created $adff cell `$procdff$25' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp2' using process `\mult.$proc$mult.v:33$2'.
  created $adff cell `$procdff$28' with positive edge clock and positive level reset.
Creating register for signal `\mult.\pp3' using process `\mult.$proc$mult.v:33$2'.
  created $adff cell `$procdff$31' with positive edge clock and positive level reset.
Creating register for signal `\mult.\a_reg' using process `\mult.$proc$mult.v:15$1'.
  created $adff cell `$procdff$34' with positive edge clock and positive level reset.
Creating register for signal `\mult.\b_reg' using process `\mult.$proc$mult.v:15$1'.
  created $adff cell `$procdff$37' with positive edge clock and positive level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mult.$proc$mult.v:57$9'.
Removing empty process `mult.$proc$mult.v:48$7'.
Removing empty process `mult.$proc$mult.v:33$2'.
Removing empty process `mult.$proc$mult.v:15$1'.
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~10 debug messages>

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 19 unused wires.
<suppressed ~2 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

32. Executing FSM pass (extract and optimize FSM).

32.1. Executing FSM_DETECT pass (finding FSMs in design).

32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

33. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

38. Executing OPT_DFF pass (perform DFF optimizations).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

41. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 16) from port B of cell mult.$add$mult.v:61$12 ($add).

42. Executing PEEPOPT pass (run peephole optimizers).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

44. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult:
  creating $macc model for $add$mult.v:52$8 ($add).
  creating $macc model for $add$mult.v:61$12 ($add).
  creating $macc model for $add$mult.v:61$13 ($add).
  creating $macc model for $mul$mult.v:40$3 ($mul).
  creating $macc model for $mul$mult.v:41$4 ($mul).
  creating $macc model for $mul$mult.v:42$5 ($mul).
  creating $macc model for $mul$mult.v:43$6 ($mul).
  merging $macc model for $add$mult.v:61$12 into $add$mult.v:61$13.
  creating $alu model for $macc $add$mult.v:52$8.
  creating $macc cell for $mul$mult.v:41$4: $auto$alumacc.cc:365:replace_macc$38
  creating $macc cell for $mul$mult.v:40$3: $auto$alumacc.cc:365:replace_macc$39
  creating $macc cell for $add$mult.v:61$13: $auto$alumacc.cc:365:replace_macc$40
  creating $macc cell for $mul$mult.v:43$6: $auto$alumacc.cc:365:replace_macc$41
  creating $macc cell for $mul$mult.v:42$5: $auto$alumacc.cc:365:replace_macc$42
  creating $alu cell for $add$mult.v:52$8: $auto$alumacc.cc:485:replace_alu$43
  created 1 $alu and 5 $macc cells.

45. Executing SHARE pass (SAT-based resource sharing).

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

54. Rerunning OPT passes. (Maybe there is more to do…)

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

61. Executing MEMORY pass.

61.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

61.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

61.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

61.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

61.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

61.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

61.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

61.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

61.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

61.10. Executing MEMORY_COLLECT pass (generating $mem cells).

62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

63. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

67. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

73. Executing OPT_SHARE pass.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

77. Executing TECHMAP pass (map to technology primitives).

77.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

77.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add { \pp3 8'00000000 } (16 bits, unsigned)
  add \pp0 (8 bits, unsigned)
  add { \middle_sum 4'0000 } (12 bits, unsigned)
  add \a_reg [3:0] * \b_reg [3:0] (4x4 bits, unsigned)
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
  add \a_reg [7:4] * \b_reg [3:0] (4x4 bits, unsigned)
  add \a_reg [7:4] * \b_reg [7:4] (4x4 bits, unsigned)
Using extmapper simplemap for cells of type $adff.
  add \a_reg [3:0] * \b_reg [7:4] (4x4 bits, unsigned)
Using extmapper simplemap for cells of type $and.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~692 debug messages>

78. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.
<suppressed ~507 debug messages>

79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

80. Executing OPT_DFF pass (perform DFF optimizations).

81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 63 unused cells and 321 unused wires.
<suppressed ~64 debug messages>

82. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

84. Executing OPT_DFF pass (perform DFF optimizations).

85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

86. Executing ABC pass (technology mapping using ABC).

86.1. Extracting gate netlist of module `\mult' to `<abc-temp-dir>/input.blif'..
Extracted 369 gates and 421 wires to a netlist network with 52 inputs and 52 outputs.

86.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

86.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               AND cells:       43
ABC RESULTS:               NOR cells:       17
ABC RESULTS:                OR cells:       43
ABC RESULTS:              XNOR cells:       37
ABC RESULTS:              NAND cells:       44
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:            ANDNOT cells:       90
ABC RESULTS:               XOR cells:       80
ABC RESULTS:        internal signals:      317
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       52
Removing temp directory.

87. Executing OPT pass (performing simple optimizations).

87.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

87.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

87.3. Executing OPT_DFF pass (perform DFF optimizations).

87.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 215 unused wires.
<suppressed ~1 debug messages>

87.5. Finished fast OPT passes.

88. Executing HIERARCHY pass (managing design hierarchy).

88.1. Analyzing design hierarchy..
Top module:  \mult

88.2. Analyzing design hierarchy..
Top module:  \mult
Removed 0 unused modules.

89. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.

90. Printing statistics.

=== mult ===

   Number of wires:                364
   Number of wire bits:            652
   Number of public wires:          16
   Number of public wire bits:     106
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                446
     $_ANDNOT_                      90
     $_AND_                         43
     $_DFF_PP0_                     72
     $_NAND_                        44
     $_NOR_                         17
     $_NOT_                          5
     $_ORNOT_                       15
     $_OR_                          43
     $_XNOR_                        37
     $_XOR_                         80

91. Generating Graphviz representation of design.
Writing dot description to `/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module mult to page 1.

92. Executing OPT pass (performing simple optimizations).

92.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

92.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

92.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

92.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult.
Performed a total of 0 changes.

92.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult'.
Removed a total of 0 cells.

92.6. Executing OPT_DFF pass (perform DFF optimizations).

92.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..

92.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult.

92.9. Finished OPT passes. (There is nothing left to do.)

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/tmp/b5a5532357f0482cb82463438f24e8cd.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         362,
         "num_wire_bits":     636,
         "num_pub_wires":     14,
         "num_pub_wire_bits": 90,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         446,
         "num_cells_by_type": {
            "$_ANDNOT_": 90,
            "$_AND_": 43,
            "$_DFF_PP0_": 72,
            "$_NAND_": 44,
            "$_NOR_": 17,
            "$_NOT_": 5,
            "$_ORNOT_": 15,
            "$_OR_": 43,
            "$_XNOR_": 37,
            "$_XOR_": 80
         }
      }
   },
      "design": {
         "num_wires":         362,
         "num_wire_bits":     636,
         "num_pub_wires":     14,
         "num_pub_wire_bits": 90,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         446,
         "num_cells_by_type": {
            "$_ANDNOT_": 90,
            "$_AND_": 43,
            "$_DFF_PP0_": 72,
            "$_NAND_": 44,
            "$_NOR_": 17,
            "$_NOT_": 5,
            "$_ORNOT_": 15,
            "$_OR_": 43,
            "$_XNOR_": 37,
            "$_XOR_": 80
         }
      }
}

94. Printing statistics.

=== mult ===

   Number of wires:                362
   Number of wire bits:            636
   Number of public wires:          14
   Number of public wire bits:      90
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                446
     $_ANDNOT_                      90
     $_AND_                         43
     $_DFF_PP0_                     72
     $_NAND_                        44
     $_NOR_                         17
     $_NOT_                          5
     $_ORNOT_                       15
     $_OR_                          43
     $_XNOR_                        37
     $_XOR_                         80

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

95. Executing TECHMAP pass (map to technology primitives).

95.1. Executing Verilog-2005 frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

96. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

97. Executing TECHMAP pass (map to technology primitives).

97.1. Executing Verilog-2005 frontend: /home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

98. Executing SIMPLEMAP pass (map simple cells to gate primitives).

99. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

99.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mult':
  mapped 72 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/tmp/b5a5532357f0482cb82463438f24e8cd.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         434,
         "num_wire_bits":     708,
         "num_pub_wires":     14,
         "num_pub_wire_bits": 90,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         518,
         "area":              1891.814400,
         "num_cells_by_type": {
            "$_ANDNOT_": 90,
            "$_AND_": 43,
            "$_NAND_": 44,
            "$_NOR_": 17,
            "$_NOT_": 77,
            "$_ORNOT_": 15,
            "$_OR_": 43,
            "$_XNOR_": 37,
            "$_XOR_": 80,
            "sky130_fd_sc_hd__dfrtp_2": 72
         }
      }
   },
      "design": {
         "num_wires":         434,
         "num_wire_bits":     708,
         "num_pub_wires":     14,
         "num_pub_wire_bits": 90,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         518,
         "area":              1891.814400,
         "num_cells_by_type": {
            "$_ANDNOT_": 90,
            "$_AND_": 43,
            "$_NAND_": 44,
            "$_NOR_": 17,
            "$_NOT_": 77,
            "$_ORNOT_": 15,
            "$_OR_": 43,
            "$_XNOR_": 37,
            "$_XOR_": 80,
            "sky130_fd_sc_hd__dfrtp_2": 72
         }
      }
}

100. Printing statistics.

=== mult ===

   Number of wires:                434
   Number of wire bits:            708
   Number of public wires:          14
   Number of public wire bits:      90
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                518
     $_ANDNOT_                      90
     $_AND_                         43
     $_NAND_                        44
     $_NOR_                         17
     $_NOT_                         77
     $_ORNOT_                       15
     $_OR_                          43
     $_XNOR_                        37
     $_XOR_                         80
     sky130_fd_sc_hd__dfrtp_2       72

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

   Chip area for module '\mult': 1891.814400
     of which used for sequential elements: 1891.814400 (100.00%)

[INFO] Using generated ABC script '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/06-yosys-synthesis/AREA_0.abc'…

101. Executing ABC pass (technology mapping using ABC).

101.1. Extracting gate netlist of module `\mult' to `/tmp/yosys-abc-xcAdDc/input.blif'..
Extracted 446 gates and 499 wires to a netlist network with 53 inputs and 124 outputs.

101.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-xcAdDc/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-xcAdDc/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-xcAdDc/input.blif 
ABC: + read_lib -w /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/tmp/b5a5532357f0482cb82463438f24e8cd.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/tmp/b5a5532357f0482cb82463438f24e8cd.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =    9.54 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    382 ( 20.2 %)   Cap = 16.7 ff (  3.2 %)   Area =     3168.04 ( 78.5 %)   Delay =  2124.38 ps  ( 10.7 %)               
ABC: Path  0 --       4 : 0   18 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  47.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     180 : 4    4 sky130_fd_sc_hd__and4_2  A =  10.01  Df = 236.5   -7.1 ps  S =  87.5 ps  Cin =  1.5 ff  Cout =  10.1 ff  Cmax = 300.3 ff  G =  632  
ABC: Path  2 --     208 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df = 921.2 -254.6 ps  S =  69.2 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   96  
ABC: Path  3 --     209 : 2    2 sky130_fd_sc_hd__and2_2  A =   7.51  Df =1146.8 -310.0 ps  S =  85.8 ps  Cin =  1.5 ff  Cout =  13.2 ff  Cmax = 303.0 ff  G =  877  
ABC: Path  4 --     211 : 2    2 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =1354.3 -346.9 ps  S = 228.8 ps  Cin =  8.5 ff  Cout =  13.9 ff  Cmax = 121.8 ff  G =  158  
ABC: Path  5 --     213 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1420.3 -230.2 ps  S =  57.7 ps  Cin =  4.4 ff  Cout =   3.9 ff  Cmax = 295.7 ff  G =   84  
ABC: Path  6 --     226 : 3    2 sky130_fd_sc_hd__o21ba_2 A =  10.01  Df =1639.7 -112.3 ps  S =  54.4 ps  Cin =  2.1 ff  Cout =   6.3 ff  Cmax = 264.6 ff  G =  288  
ABC: Path  7 --     228 : 2    1 sky130_fd_sc_hd__and2_2  A =   7.51  Df =1827.0 -159.6 ps  S =  46.9 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 303.0 ff  G =  303  
ABC: Path  8 --     229 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =2124.4 -275.1 ps  S = 373.6 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi3 (\a_high [2]).  End-point = po3 ($auto$maccmap.cc:240:synth$182.Y [6]).
ABC: netlist                       : i/o =   53/  124  lat =    0  nd =   382  edge =    877  area =3168.50  delay = 9.00  lev = 9
ABC: + write_blif /tmp/yosys-abc-xcAdDc/output.blif 

101.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       77
ABC RESULTS:        internal signals:      322
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:      124
Removing temp directory.

102. Executing SETUNDEF pass (replace undef values with defined constants).

103. Executing HILOMAP pass (mapping to constant drivers).

104. Executing SPLITNETS pass (splitting up multi-bit signals).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult..
Removed 41 unused cells and 712 unused wires.
<suppressed ~42 debug messages>

106. Executing INSBUF pass (insert buffer cells for connected wires).

107. Executing CHECK pass (checking for obvious problems).
Checking module mult...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/tmp/b5a5532357f0482cb82463438f24e8cd.lib ",
   "modules": {
      "\\mult": {
         "num_wires":         443,
         "num_wire_bits":     472,
         "num_pub_wires":     61,
         "num_pub_wire_bits": 90,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         454,
         "area":              5059.852800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211oi_2": 3,
            "sky130_fd_sc_hd__a21bo_2": 5,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 4,
            "sky130_fd_sc_hd__a21oi_2": 9,
            "sky130_fd_sc_hd__a22o_2": 9,
            "sky130_fd_sc_hd__a22oi_2": 6,
            "sky130_fd_sc_hd__a31o_2": 9,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 35,
            "sky130_fd_sc_hd__and2b_2": 6,
            "sky130_fd_sc_hd__and3_2": 10,
            "sky130_fd_sc_hd__and4_2": 14,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 3,
            "sky130_fd_sc_hd__dfrtp_2": 72,
            "sky130_fd_sc_hd__inv_2": 77,
            "sky130_fd_sc_hd__nand2_2": 38,
            "sky130_fd_sc_hd__nand2b_2": 5,
            "sky130_fd_sc_hd__nand3_2": 3,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 38,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__o211a_2": 3,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 5,
            "sky130_fd_sc_hd__o21ai_2": 7,
            "sky130_fd_sc_hd__o21ba_2": 8,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 7,
            "sky130_fd_sc_hd__or2_2": 14,
            "sky130_fd_sc_hd__or3_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 36,
            "sky130_fd_sc_hd__xor2_2": 9
         }
      }
   },
      "design": {
         "num_wires":         443,
         "num_wire_bits":     472,
         "num_pub_wires":     61,
         "num_pub_wire_bits": 90,
         "num_ports":         5,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         454,
         "area":              5059.852800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211oi_2": 3,
            "sky130_fd_sc_hd__a21bo_2": 5,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 4,
            "sky130_fd_sc_hd__a21oi_2": 9,
            "sky130_fd_sc_hd__a22o_2": 9,
            "sky130_fd_sc_hd__a22oi_2": 6,
            "sky130_fd_sc_hd__a31o_2": 9,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 35,
            "sky130_fd_sc_hd__and2b_2": 6,
            "sky130_fd_sc_hd__and3_2": 10,
            "sky130_fd_sc_hd__and4_2": 14,
            "sky130_fd_sc_hd__and4b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 3,
            "sky130_fd_sc_hd__dfrtp_2": 72,
            "sky130_fd_sc_hd__inv_2": 77,
            "sky130_fd_sc_hd__nand2_2": 38,
            "sky130_fd_sc_hd__nand2b_2": 5,
            "sky130_fd_sc_hd__nand3_2": 3,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 38,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__o211a_2": 3,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 5,
            "sky130_fd_sc_hd__o21ai_2": 7,
            "sky130_fd_sc_hd__o21ba_2": 8,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 7,
            "sky130_fd_sc_hd__or2_2": 14,
            "sky130_fd_sc_hd__or3_2": 4,
            "sky130_fd_sc_hd__xnor2_2": 36,
            "sky130_fd_sc_hd__xor2_2": 9
         }
      }
}

108. Printing statistics.

=== mult ===

   Number of wires:                443
   Number of wire bits:            472
   Number of public wires:          61
   Number of public wire bits:      90
   Number of ports:                  5
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                454
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21bo_2        5
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         4
     sky130_fd_sc_hd__a21oi_2        9
     sky130_fd_sc_hd__a22o_2         9
     sky130_fd_sc_hd__a22oi_2        6
     sky130_fd_sc_hd__a31o_2         9
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2        35
     sky130_fd_sc_hd__and2b_2        6
     sky130_fd_sc_hd__and3_2        10
     sky130_fd_sc_hd__and4_2        14
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__dfrtp_2       72
     sky130_fd_sc_hd__inv_2         77
     sky130_fd_sc_hd__nand2_2       38
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nor2_2        38
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2         5
     sky130_fd_sc_hd__o21ai_2        7
     sky130_fd_sc_hd__o21ba_2        8
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o2bb2a_2       7
     sky130_fd_sc_hd__or2_2         14
     sky130_fd_sc_hd__or3_2          4
     sky130_fd_sc_hd__xnor2_2       36
     sky130_fd_sc_hd__xor2_2         9

   Chip area for module '\mult': 5059.852800
     of which used for sequential elements: 1891.814400 (37.39%)

109. Executing Verilog backend.
Dumping module `\mult'.

110. Executing JSON backend.
