{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639927964779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639927964786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 22:32:44 2021 " "Processing started: Sun Dec 19 22:32:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639927964786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927964786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927964801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639927965849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639927965850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mult " "Found entity 1: sim_mult" {  } { { "../rtl/alpha/sim_mult.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927976935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927976935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyunit_core2 " "Found entity 1: polyunit_core2" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927976966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927976966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff " "Found entity 1: poly_mod_diff" {  } { { "../rtl/alpha/poly_mod_diff.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add " "Found entity 1: poly_mod_add" {  } { { "../rtl/alpha/poly_mod_add.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "../rtl/alpha/mux_xx2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../rtl/alpha/mux_xx1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" { { "Info" "ISGN_ENTITY_NAME" "1 modhalfq " "Found entity 1: modhalfq" {  } { { "../rtl/alpha/modhalfq.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../rtl/alpha/modfa.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen3 " "Found entity 1: mem_gen3" {  } { { "../rtl/alpha/mem_gen3.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen2 " "Found entity 1: mem_gen2" {  } { { "../rtl/alpha/mem_gen2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen1 " "Found entity 1: mem_gen1" {  } { { "../rtl/alpha/mem_gen1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" { { "Info" "ISGN_ENTITY_NAME" "1 k2red " "Found entity 1: k2red" {  } { { "../rtl/alpha/k2red.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../rtl/alpha/half_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2f " "Found entity 1: fulladder2f" {  } { { "../rtl/alpha/fulladder2f.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../rtl/alpha/full_sub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../rtl/alpha/full_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../rtl/alpha/ffxkclkx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../rtl/alpha/ffxkclk.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../rtl/alpha/fflopx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly2 " "Found entity 1: butterfly2" {  } { { "../rtl/alpha/butterfly2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "../rtl/alpha/alram112x.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v 2 2 " "Found 2 design units, including 2 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977203 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub_tb " "Found entity 2: addsub_tb" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639927977203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927977203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "polyunit_core2 " "Elaborating entity \"polyunit_core2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639927977493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nfsmcy1 polyunit_core2.v(79) " "Verilog HDL or VHDL warning at polyunit_core2.v(79): object \"nfsmcy1\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639927977518 "|polyunit_core2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nfsmcy2 polyunit_core2.v(83) " "Verilog HDL or VHDL warning at polyunit_core2.v(83): object \"nfsmcy2\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639927977518 "|polyunit_core2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nfsmcy3 polyunit_core2.v(87) " "Verilog HDL or VHDL warning at polyunit_core2.v(87): object \"nfsmcy3\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639927977518 "|polyunit_core2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 polyunit_core2.v(390) " "Verilog HDL assignment warning at polyunit_core2.v(390): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/alpha/polyunit_core2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639927977523 "|polyunit_core2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"alram112x:ialram112x\"" {  } { { "../rtl/alpha/polyunit_core2.v" "ialram112x" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen1 mem_gen1:imem_gen1 " "Elaborating entity \"mem_gen1\" for hierarchy \"mem_gen1:imem_gen1\"" {  } { { "../rtl/alpha/polyunit_core2.v" "imem_gen1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly2 butterfly2:ibutterfly1 " "Elaborating entity \"butterfly2\" for hierarchy \"butterfly2:ibutterfly1\"" {  } { { "../rtl/alpha/polyunit_core2.v" "ibutterfly1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|fflopx:ifflopx1\"" {  } { { "../rtl/alpha/butterfly2.v" "ifflopx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|fflopx:ifflopx4 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|fflopx:ifflopx4\"" {  } { { "../rtl/alpha/butterfly2.v" "ifflopx4" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx5" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927977985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_add butterfly2:ibutterfly1\|poly_mod_add:ipoly_mod_add " "Elaborating entity \"poly_mod_add\" for hierarchy \"butterfly2:ibutterfly1\|poly_mod_add:ipoly_mod_add\"" {  } { { "../rtl/alpha/butterfly2.v" "ipoly_mod_add" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modhalfq butterfly2:ibutterfly1\|modhalfq:imodhalfq1 " "Elaborating entity \"modhalfq\" for hierarchy \"butterfly2:ibutterfly1\|modhalfq:imodhalfq1\"" {  } { { "../rtl/alpha/butterfly2.v" "imodhalfq1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|fflopx:ifflopx2 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|fflopx:ifflopx2\"" {  } { { "../rtl/alpha/modhalfq.v" "ifflopx2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx1 butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|mux_xx1:imux_xx1 " "Elaborating entity \"mux_xx1\" for hierarchy \"butterfly2:ibutterfly1\|modhalfq:imodhalfq1\|mux_xx1:imux_xx1\"" {  } { { "../rtl/alpha/modhalfq.v" "imux_xx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modhalfq.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_diff butterfly2:ibutterfly1\|poly_mod_diff:ipoly_mod_diff " "Elaborating entity \"poly_mod_diff\" for hierarchy \"butterfly2:ibutterfly1\|poly_mod_diff:ipoly_mod_diff\"" {  } { { "../rtl/alpha/butterfly2.v" "ipoly_mod_diff" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mult butterfly2:ibutterfly1\|sim_mult:isim_mult " "Elaborating entity \"sim_mult\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\"" {  } { { "../rtl/alpha/butterfly2.v" "isim_mult" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k2red butterfly2:ibutterfly1\|k2red:ik2red " "Elaborating entity \"k2red\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\"" {  } { { "../rtl/alpha/butterfly2.v" "ik2red" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly2:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2\"" {  } { { "../rtl/alpha/k2red.v" "ifflopx2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai\"" {  } { { "../rtl/alpha/full_sub.v" "FAgen\[0\].fai" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly2:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx10" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx10\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx12 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly2:ibutterfly1\|ffxkclkx:iffxkclkx12\"" {  } { { "../rtl/alpha/butterfly2.v" "iffxkclkx12" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927978447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx5\"" {  } { { "../rtl/alpha/polyunit_core2.v" "iffxkclkx5" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927979058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ffxkclkx:iffxkclkx5\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927979065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx6 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx6\"" {  } { { "../rtl/alpha/polyunit_core2.v" "iffxkclkx6" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927979078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen3 mem_gen3:imem_gen4 " "Elaborating entity \"mem_gen3\" for hierarchy \"mem_gen3:imem_gen4\"" {  } { { "../rtl/alpha/polyunit_core2.v" "imem_gen4" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927979085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx91 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx91\"" {  } { { "../rtl/alpha/polyunit_core2.v" "iffxkclkx91" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639927979100 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "isipo1 sipo " "Node instance \"isipo1\" instantiates undefined entity \"sipo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/alpha/polyunit_core2.v" "isipo1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 320 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1639927979138 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "isipo2 sipo " "Node instance \"isipo2\" instantiates undefined entity \"sipo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/alpha/polyunit_core2.v" "isipo2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 321 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1639927979138 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "isipo3 sipo " "Node instance \"isipo3\" instantiates undefined entity \"sipo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/alpha/polyunit_core2.v" "isipo3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 322 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1639927979138 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "isipo4 sipo " "Node instance \"isipo4\" instantiates undefined entity \"sipo\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/alpha/polyunit_core2.v" "isipo4" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core2.v" 323 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1639927979138 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639927979528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 19 22:32:59 2021 " "Processing ended: Sun Dec 19 22:32:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639927979528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639927979528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639927979528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927979528 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639927981874 ""}
