digraph "CFG for '_Z8tanh_f32PfS_i' function" {
	label="CFG for '_Z8tanh_f32PfS_i' function";

	Node0x4da1130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %2\l  br i1 %13, label %14, label %27\l|{<s0>T|<s1>F}}"];
	Node0x4da1130:s0 -> Node0x4da3030;
	Node0x4da1130:s1 -> Node0x4da30c0;
	Node0x4da3030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %18 = fpext float %17 to double\l  %19 = fcmp contract olt float %17, 0.000000e+00\l  %20 = fneg contract float %17\l  %21 = select contract i1 %19, float %20, float %17\l  %22 = fpext float %21 to double\l  %23 = fadd contract double %22, 1.000000e+00\l  %24 = fdiv contract double %18, %23\l  %25 = fptrunc double %24 to float\l  %26 = getelementptr inbounds float, float addrspace(1)* %1, i64 %15\l  store float %25, float addrspace(1)* %26, align 4, !tbaa !7\l  br label %27\l}"];
	Node0x4da3030 -> Node0x4da30c0;
	Node0x4da30c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  ret void\l}"];
}
