Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/ip/qsys_top/qsys_top_fp_functions_0.ip --block-symbol-file --output-directory=/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/ip/qsys_top/qsys_top_fp_functions_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys_top_fp_functions_0.fp_functions_0: /home/bhimsenp/intelFPGA_pro/18.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/bhimsenp/intelFPGA_pro/18.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: qsys_top_fp_functions_0.fp_functions_0: /home/bhimsenp/intelFPGA_pro/18.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/bhimsenp/intelFPGA_pro/18.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/ip/qsys_top/qsys_top_fp_functions_0.ip --synthesis=VERILOG --output-directory=/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/ip/qsys_top/qsys_top_fp_functions_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys_top_fp_functions_0.fp_functions_0: /home/bhimsenp/intelFPGA_pro/18.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/bhimsenp/intelFPGA_pro/18.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: qsys_top_fp_functions_0.fp_functions_0: /home/bhimsenp/intelFPGA_pro/18.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/bhimsenp/intelFPGA_pro/18.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: qsys_top_fp_functions_0: "Transforming system: qsys_top_fp_functions_0"
Info: qsys_top_fp_functions_0: "Naming system components in system: qsys_top_fp_functions_0"
Info: qsys_top_fp_functions_0: "Processing generation queue"
Info: qsys_top_fp_functions_0: "Generating: qsys_top_fp_functions_0"
Info: qsys_top_fp_functions_0: "Generating: qsys_top_fp_functions_0_altera_fp_functions_181_24pz5kq"
Info: fp_functions_0: /home/bhimsenp/intelFPGA_pro/18.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/bhimsenp/intelFPGA_pro/18.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name qsys_top_fp_functions_0_altera_fp_functions_181_24pz5kq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 2 FPAdd 8 23
Info: fp_functions_0: Latency on Arria 10 is 3 cycles
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: qsys_top_fp_functions_0: Done "qsys_top_fp_functions_0" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsys_top_fp_functions_0. No files generated.
Info: Finished: Generate IP Core Documentation
