SemiConductor Packaging workshop
Notes summarized for the Semmiconductor worshop attended between 9th-18th May 2025

1.	Packaging Evolution: From Basics to 3D Integration
    o	Introduction to Semiconductor Packaging and Industry Overview
    o	Understanding Package Requirements and Foundational Package Types
    o	Evolving Package Architectures from Single-chip to Multi-chip modules
    o	Interposers Redistribution layers and 3D Packaging Approaches
    o	Comparative Analysis and Selecting the right Packaging Solution
2.	From Wafer to Package: Assembly and Manufacturing Essentials
    o	Setting the Stage: Supply Chain and Facilities
    o	Wafer pre-preparation: Grinding and Dicing
    o	Wire Bond Packaging: Die attach to Molding
    o	Flip Chip Assembly: Bump Formation and Underfill
    o	Wafer Level Packaging And Conclusion
3.	Labs: Thermal Simulation of Semiconductor Packages with ANSYS
    o	Introduction And Getting Started With ANSYS Electronics Desktop
    o	Setting Up A Flip-Chip BGA Package
    o	Material Definitions And Thermal Power Sources
    o	Meshing And Running The Thermal Analysis
    o	Summary
4.	Ensuring Package Reliability: Testing and Performance Validation
    o	Introduction to Package Testing and Electrical Functionality Checks
    o	Reliability and Performance Testing of Semiconductor Packages
5.	Package Design and Modeling: Building a Semiconductor Package from Scratch
    o	Introduction to Package Cross-Section Modeling in ANSYS Electronics Desktop
    o	Creating the Die and Substrate in AEDT
    o	Adding Die Attach Material and Bond Pads
    o	Wire Bond Creation and Material Assignment
    o	Applying Mold Compound and Finalizing the Package Model
6.	Conclusion: Semiconductor Packaging

