<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="spi.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/spi_bonus_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/spi_bonus_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/spi_bonus_timesim.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spi_bonus.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spi_bonus.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spi_bonus.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spi_bonus.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spi_bonus.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spi_bonus.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spi_bonus.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spi_bonus.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="spi_bonus.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spi_bonus.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_bonus.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spi_bonus.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spi_bonus.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spi_bonus.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spi_bonus.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spi_bonus.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="spi_bonus.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spi_bonus.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spi_bonus.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spi_bonus_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spi_bonus_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="spi_bonus_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spi_bonus_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spi_bonus_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spi_bonus_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spi_bonus_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_bonus_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_bonus_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="spi_bonus_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="spi_bonus_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_bonus_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spi_bonus_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spi_bonus_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spi_bonus_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_bonus_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_spi_bonus_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_spi_bonus_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_spi_bonus_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_spi_bonus_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_spi_bonus_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_spi_bonus_par.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1416977347" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1416977347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206033" xil_pn:in_ck="5697898173948541697" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1417206033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="spi_bonus.v"/>
      <outfile xil_pn:name="tb_spi_bonus.v"/>
    </transform>
    <transform xil_pn:end_ts="1417206055" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6445786753204181150" xil_pn:start_ts="1417206055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206055" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-776401600686695328" xil_pn:start_ts="1417206055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416977347" xil_pn:in_ck="-5111959992279624431" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6588851402480538348" xil_pn:start_ts="1416977347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/txreg.ngc"/>
      <outfile xil_pn:name="ipcore_dir/txreg.v"/>
    </transform>
    <transform xil_pn:end_ts="1417206033" xil_pn:in_ck="5697898173948541697" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1417206033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="spi_bonus.v"/>
      <outfile xil_pn:name="tb_spi_bonus.v"/>
    </transform>
    <transform xil_pn:end_ts="1417206057" xil_pn:in_ck="6568557194563815870" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8211939650474800861" xil_pn:start_ts="1417206055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_spi_bonus_beh.prj"/>
      <outfile xil_pn:name="tb_spi_bonus_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417206058" xil_pn:in_ck="6875378649872989527" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2648539021457130038" xil_pn:start_ts="1417206057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_spi_bonus_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1417206193" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206193" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3006203270392043467" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206193" xil_pn:in_ck="-5111959992279624431" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6588851402480538348" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/txreg.ngc"/>
      <outfile xil_pn:name="ipcore_dir/txreg.v"/>
    </transform>
    <transform xil_pn:end_ts="1417206193" xil_pn:in_ck="-2673983081841634912" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206193" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2906443062661998519" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206193" xil_pn:in_ck="-2673983081841634912" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206193" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2197114173926009694" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206202" xil_pn:in_ck="-8455331644991251821" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-76175642643678265" xil_pn:start_ts="1417206193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="spi_bonus.lso"/>
      <outfile xil_pn:name="spi_bonus.ngc"/>
      <outfile xil_pn:name="spi_bonus.ngr"/>
      <outfile xil_pn:name="spi_bonus.prj"/>
      <outfile xil_pn:name="spi_bonus.stx"/>
      <outfile xil_pn:name="spi_bonus.syr"/>
      <outfile xil_pn:name="spi_bonus.xst"/>
      <outfile xil_pn:name="spi_bonus_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1417206202" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119188368267079308" xil_pn:start_ts="1417206202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417206207" xil_pn:in_ck="3743323643605171479" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3889362282087413175" xil_pn:start_ts="1417206202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="spi_bonus.bld"/>
      <outfile xil_pn:name="spi_bonus.ngd"/>
      <outfile xil_pn:name="spi_bonus_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1417206210" xil_pn:in_ck="-5280807071733208135" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1417206207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="spi_bonus.pcf"/>
      <outfile xil_pn:name="spi_bonus_map.map"/>
      <outfile xil_pn:name="spi_bonus_map.mrp"/>
      <outfile xil_pn:name="spi_bonus_map.ncd"/>
      <outfile xil_pn:name="spi_bonus_map.ngm"/>
      <outfile xil_pn:name="spi_bonus_map.xrpt"/>
      <outfile xil_pn:name="spi_bonus_summary.xml"/>
      <outfile xil_pn:name="spi_bonus_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1417206221" xil_pn:in_ck="-5730522659486257326" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1417206210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="spi_bonus.ncd"/>
      <outfile xil_pn:name="spi_bonus.pad"/>
      <outfile xil_pn:name="spi_bonus.par"/>
      <outfile xil_pn:name="spi_bonus.ptwx"/>
      <outfile xil_pn:name="spi_bonus.unroutes"/>
      <outfile xil_pn:name="spi_bonus.xpi"/>
      <outfile xil_pn:name="spi_bonus_pad.csv"/>
      <outfile xil_pn:name="spi_bonus_pad.txt"/>
      <outfile xil_pn:name="spi_bonus_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1417206224" xil_pn:in_ck="-5280807071733208267" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="1716596490706033584" xil_pn:start_ts="1417206221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/spi_bonus_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/spi_bonus_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/spi_bonus_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1417206224" xil_pn:in_ck="-2209792508592364016" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1417206224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/spi_bonus_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/spi_bonus_timesim.v"/>
      <outfile xil_pn:name="tb_spi_bonus.v"/>
    </transform>
    <transform xil_pn:end_ts="1417206228" xil_pn:in_ck="589783352341256826" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-1832592494639086051" xil_pn:start_ts="1417206224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_spi_bonus_isim_par.exe"/>
      <outfile xil_pn:name="tb_spi_bonus_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417206229" xil_pn:in_ck="5949384949284421194" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-2083624261332024877" xil_pn:start_ts="1417206228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_spi_bonus_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1417206221" xil_pn:in_ck="-5280807071733208267" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1417206218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="spi_bonus.twr"/>
      <outfile xil_pn:name="spi_bonus.twx"/>
    </transform>
  </transforms>

</generated_project>
