

================================================================
== Vitis HLS Report for 'pooling_1_2'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_30_1   |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_31_2  |        ?|        ?|        14|          -|          -|      ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    840|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     32|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    146|    -|
|Register         |        -|    -|     753|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     753|   1018|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_20s_20s_20_1_1_U32   |mul_20s_20s_20_1_1   |        0|   2|  0|  12|    0|
    |mul_32s_30ns_62_1_1_U33  |mul_32s_30ns_62_1_1  |        0|   4|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   6|  0|  32|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln30_4_fu_275_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln30_5_fu_415_p2   |         +|   0|  0|  39|          32|           2|
    |add_ln30_6_fu_303_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln30_fu_255_p2     |         +|   0|  0|  38|          31|           2|
    |add_ln31_fu_409_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln32_5_fu_367_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln32_6_fu_377_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln32_7_fu_358_p2   |         +|   0|  0|  40|          33|          33|
    |add_ln32_8_fu_372_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln32_fu_340_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln43_1_fu_451_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln43_fu_436_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln46_fu_404_p2     |         +|   0|  0|  27|          20|          20|
    |sub2_fu_183_p2         |         +|   0|  0|  39|          32|           2|
    |sub_fu_177_p2          |         +|   0|  0|  39|          32|           2|
    |sum_fu_461_p2          |         +|   0|  0|  13|          10|          10|
    |p_neg_fu_197_p2        |         -|   0|  0|  28|           1|          21|
    |p_neg_t_fu_213_p2      |         -|   0|  0|  27|           1|          20|
    |icmp_ln30_2_fu_298_p2  |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln30_fu_237_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln31_fu_349_p2    |      icmp|   0|  0|  40|          33|          33|
    |div133_fu_229_p3       |    select|   0|  0|  20|           1|          20|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 840|         657|         475|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  87|         18|    1|         18|
    |gmem_blk_n_AR        |   9|          2|    1|          2|
    |gmem_blk_n_R         |   9|          2|    1|          2|
    |indvar_fu_92         |   9|          2|   31|         62|
    |m_axi_gmem_0_ARADDR  |  14|          3|   64|        192|
    |x_reg_151            |   9|          2|   32|         64|
    |y_fu_88              |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 146|         31|  162|        404|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln30_4_reg_521          |  31|   0|   31|          0|
    |add_ln30_6_reg_534          |  31|   0|   31|          0|
    |add_ln31_reg_579            |  32|   0|   32|          0|
    |add_ln32_reg_554            |  64|   0|   64|          0|
    |add_ln43_reg_599            |   9|   0|    9|          0|
    |add_ln46_reg_574            |  20|   0|   20|          0|
    |ap_CS_fsm                   |  17|   0|   17|          0|
    |div133_reg_488              |  20|   0|   20|          0|
    |empty_45_reg_539            |  62|   0|   62|          0|
    |empty_46_reg_549            |  20|   0|   20|          0|
    |gmem_addr_2_read_1_reg_604  |   8|   0|    8|          0|
    |gmem_addr_2_read_reg_594    |   8|   0|    8|          0|
    |gmem_addr_2_reg_568         |  64|   0|   64|          0|
    |gmem_addr_read_2_reg_589    |   8|   0|    8|          0|
    |gmem_addr_reg_562           |  64|   0|   64|          0|
    |icmp_ln30_reg_493           |   1|   0|    1|          0|
    |img_width_cast1_reg_526     |  62|   0|   62|          0|
    |indvar_fu_92                |  31|   0|   31|          0|
    |pool_val_reg_584            |   8|   0|    8|          0|
    |sext_ln30_2_reg_516         |  33|   0|   33|          0|
    |sext_ln30_reg_511           |  33|   0|   33|          0|
    |tmp_cast_reg_544            |  63|   0|   64|          1|
    |x_reg_151                   |  32|   0|   32|          0|
    |y_fu_88                     |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 753|   0|  754|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   pooling.1.2|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   11|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|input_r                |   in|   64|     ap_none|       input_r|        scalar|
|output_r_address0      |  out|   20|   ap_memory|      output_r|         array|
|output_r_ce0           |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0           |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0            |  out|    8|   ap_memory|      output_r|         array|
|img_height             |   in|   32|     ap_none|    img_height|        scalar|
|img_width              |   in|   32|     ap_none|     img_width|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

