m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula22_subtrator/sim_full_sub
T_opt
!s110 1746665034
VmX0k^R:JVIYSSB?SaOg<f1
04 27 4 work subtrador_completo_behav_tf fast 0
=1-ac675dfda9e9-681bfe49-2ef-569c
R0
!s12f OEM25U4 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vsubtrador_completo_behav
2D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav.v
Z3 !s110 1746665032
!i10b 1
!s100 `[mlOQ6cAI;:;`K3>AT[O2
IXIifPTUXVU6<21No=Da7^2
R1
w1746664620
8D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav.v
FD:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav.v
!i122 2
L0 1 14
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1746665032.000000
!s107 D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula22_subtrator|-work|work|D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula22_subtrator -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vsubtrador_completo_behav_alt
2D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_alt.v
R3
!i10b 1
!s100 6ZF[WZEP^QIBfI[e`2Wce0
IPJiaYCbh>>V?XY30o<PID0
R1
w1746664739
8D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_alt.v
FD:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_alt.v
!i122 1
Z9 L0 1 10
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_alt.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula22_subtrator|-work|work|D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_alt.v|
!i113 0
R7
R8
R2
vsubtrador_completo_behav_tf
2D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_tf.v
R3
!i10b 1
!s100 YDn7X^=Y?S>nCH<6GVhgF0
IU@obU_73?km>g:Z>iB1_e3
R1
w1746664993
8D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_tf.v
FD:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_tf.v
!i122 3
L0 18 82
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula22_subtrator|-work|work|D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_behav_tf.v|
!i113 0
R7
R8
R2
vsubtrador_completo_flux
2D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_flux.v
R3
!i10b 1
!s100 ]Vj_;e?m@l2;CfikW86Mi3
I2f9YYkb^K5L7_]T6X>]I[1
R1
w1746664467
8D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_flux.v
FD:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_flux.v
!i122 0
R9
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_flux.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula22_subtrator|-work|work|D:/RTL_FPGA/VERILOG/aula22_subtrator/subtrador_completo_flux.v|
!i113 0
R7
R8
R2
