Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: Miniprojekt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Miniprojekt.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Miniprojekt"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : Miniprojekt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/VGADrive.vhd" in Library work.
Architecture behaviour1 of Entity vgadrive is up to date.
Compiling vhdl file "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/vgatest.vhd" in Library work.
Entity <vgatest> compiled.
Entity <vgatest> (Architecture <test>) compiled.
Compiling vhdl file "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/Clk_div_2.vhd" in Library work.
Architecture behavioral of Entity clk_div_2 is up to date.
Compiling vhdl file "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/clk_div_ctrl.vhd" in Library work.
Architecture behavioral of Entity clk_div_ctrl is up to date.
Compiling vhdl file "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/Miniprojekt.vhf" in Library work.
Architecture behavioral of Entity miniprojekt is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Miniprojekt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vgatest> in library <work> (architecture <test>).

Analyzing hierarchy for entity <Clk_div_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div_ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vgadrive> in library <work> (architecture <behaviour1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Miniprojekt> in library <work> (Architecture <behavioral>).
Entity <Miniprojekt> analyzed. Unit <Miniprojekt> generated.

Analyzing Entity <vgatest> in library <work> (Architecture <test>).
WARNING:Xst:819 - "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/vgatest.vhd" line 168: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <beam_pos_left>, <beam_pos_right>, <s_l>, <s_r>, <ball_pos_y>, <ball_pos_x>
Entity <vgatest> analyzed. Unit <vgatest> generated.

Analyzing Entity <vgadrive> in library <work> (Architecture <behaviour1>).
Entity <vgadrive> analyzed. Unit <vgadrive> generated.

Analyzing Entity <Clk_div_2> in library <work> (Architecture <behavioral>).
Entity <Clk_div_2> analyzed. Unit <Clk_div_2> generated.

Analyzing Entity <clk_div_ctrl> in library <work> (Architecture <behavioral>).
Entity <clk_div_ctrl> analyzed. Unit <clk_div_ctrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clk_div_2>.
    Related source file is "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/Clk_div_2.vhd".
    Found 1-bit register for signal <Clk_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Clk_div_2> synthesized.


Synthesizing Unit <clk_div_ctrl>.
    Related source file is "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/clk_div_ctrl.vhd".
    Found 1-bit register for signal <clk_ctrl>.
    Found 19-bit comparator greater for signal <clk_ctrl$cmp_gt0000> created at line 49.
    Found 19-bit up counter for signal <cnt>.
    Found 19-bit adder for signal <cnt$add0000> created at line 45.
    Found 19-bit comparator greater for signal <cnt$cmp_gt0000> created at line 52.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clk_div_ctrl> synthesized.


Synthesizing Unit <vgadrive>.
    Related source file is "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/VGADrive.vhd".
    Register <horizontal> equivalent to <column> has been removed
    Register <vertical> equivalent to <row> has been removed
    Found 10-bit register for signal <row>.
    Found 10-bit register for signal <column>.
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <V>.
    Found 11-bit comparator greatequal for signal <H$cmp_ge0000> created at line 68.
    Found 11-bit comparator less for signal <H$cmp_lt0000> created at line 68.
    Found 10-bit adder for signal <horizontal$addsub0000> created at line 56.
    Found 11-bit comparator greatequal for signal <V$cmp_ge0000> created at line 75.
    Found 11-bit comparator less for signal <V$cmp_lt0000> created at line 75.
    Found 10-bit adder for signal <vertical$addsub0000> created at line 61.
    Found 11-bit comparator less for signal <vertical$cmp_lt0000> created at line 55.
    Found 11-bit comparator less for signal <vertical$cmp_lt0001> created at line 60.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vgadrive> synthesized.


Synthesizing Unit <vgatest>.
    Related source file is "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/vgatest.vhd".
WARNING:Xst:1780 - Signal <dir_ball> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <$add0000> created at line 173.
    Found 10-bit adder for signal <$add0001> created at line 179.
    Found 10-bit adder for signal <$add0002> created at line 275.
    Found 10-bit adder for signal <$add0003> created at line 275.
    Found 10-bit register for signal <ball_pos_x>.
    Found 10-bit adder for signal <ball_pos_x$addsub0000> created at line 91.
    Found 10-bit register for signal <ball_pos_y>.
    Found 10-bit adder for signal <ball_pos_y$addsub0000> created at line 90.
    Found 10-bit comparator greatequal for signal <ball_pos_y$cmp_ge0000> created at line 115.
    Found 10-bit updown accumulator for signal <beam_pos_left>.
    Found 10-bit comparator greatequal for signal <beam_pos_left$cmp_ge0000> created at line 100.
    Found 10-bit comparator lessequal for signal <beam_pos_left$cmp_le0000> created at line 97.
    Found 10-bit comparator less for signal <beam_pos_left$cmp_lt0000> created at line 100.
    Found 10-bit updown accumulator for signal <beam_pos_right>.
    Found 10-bit comparator greatequal for signal <beam_pos_right$cmp_ge0000> created at line 106.
    Found 10-bit comparator lessequal for signal <beam_pos_right$cmp_le0000> created at line 103.
    Found 10-bit comparator less for signal <beam_pos_right$cmp_lt0000> created at line 106.
    Found 11-bit comparator greater for signal <blue$cmp_gt0000> created at line 173.
    Found 11-bit comparator greater for signal <blue$cmp_gt0001> created at line 173.
    Found 11-bit comparator greater for signal <blue$cmp_gt0002> created at line 179.
    Found 11-bit comparator greater for signal <blue$cmp_gt0003> created at line 179.
    Found 11-bit comparator greater for signal <blue$cmp_gt0004> created at line 185.
    Found 11-bit comparator greater for signal <blue$cmp_gt0005> created at line 185.
    Found 11-bit comparator greater for signal <blue$cmp_gt0006> created at line 191.
    Found 11-bit comparator greater for signal <blue$cmp_gt0007> created at line 191.
    Found 11-bit comparator greater for signal <blue$cmp_gt0008> created at line 197.
    Found 11-bit comparator greater for signal <blue$cmp_gt0009> created at line 203.
    Found 11-bit comparator greater for signal <blue$cmp_gt0010> created at line 203.
    Found 11-bit comparator greater for signal <blue$cmp_gt0011> created at line 209.
    Found 11-bit comparator greater for signal <blue$cmp_gt0012> created at line 221.
    Found 11-bit comparator greater for signal <blue$cmp_gt0013> created at line 227.
    Found 11-bit comparator greater for signal <blue$cmp_gt0014> created at line 233.
    Found 11-bit comparator greater for signal <blue$cmp_gt0015> created at line 245.
    Found 11-bit comparator greater for signal <blue$cmp_gt0016> created at line 251.
    Found 11-bit comparator greater for signal <blue$cmp_gt0017> created at line 275.
    Found 11-bit comparator greater for signal <blue$cmp_gt0018> created at line 275.
    Found 11-bit comparator less for signal <blue$cmp_lt0000> created at line 173.
    Found 11-bit comparator less for signal <blue$cmp_lt0001> created at line 173.
    Found 11-bit comparator less for signal <blue$cmp_lt0002> created at line 179.
    Found 11-bit comparator less for signal <blue$cmp_lt0003> created at line 179.
    Found 11-bit comparator less for signal <blue$cmp_lt0004> created at line 185.
    Found 11-bit comparator less for signal <blue$cmp_lt0005> created at line 185.
    Found 11-bit comparator less for signal <blue$cmp_lt0006> created at line 191.
    Found 11-bit comparator less for signal <blue$cmp_lt0007> created at line 191.
    Found 11-bit comparator less for signal <blue$cmp_lt0008> created at line 197.
    Found 11-bit comparator less for signal <blue$cmp_lt0009> created at line 203.
    Found 11-bit comparator less for signal <blue$cmp_lt0010> created at line 203.
    Found 11-bit comparator less for signal <blue$cmp_lt0011> created at line 209.
    Found 11-bit comparator less for signal <blue$cmp_lt0012> created at line 221.
    Found 11-bit comparator less for signal <blue$cmp_lt0013> created at line 227.
    Found 11-bit comparator less for signal <blue$cmp_lt0014> created at line 233.
    Found 11-bit comparator less for signal <blue$cmp_lt0015> created at line 245.
    Found 11-bit comparator less for signal <blue$cmp_lt0016> created at line 251.
    Found 11-bit comparator less for signal <blue$cmp_lt0017> created at line 275.
    Found 11-bit comparator less for signal <blue$cmp_lt0018> created at line 275.
    Found 3-bit register for signal <dir_x>.
    Found 11-bit subtractor for signal <dir_x$addsub0000> created at line 120.
    Found 3-bit adder for signal <dir_x$addsub0002> created at line 121.
    Found 11-bit subtractor for signal <dir_x$addsub0003> created at line 124.
    Found 3-bit adder for signal <dir_x$addsub0005> created at line 125.
    Found 3-bit adder for signal <dir_x$addsub0006> created at line 129.
    Found 3-bit adder for signal <dir_x$addsub0007> created at line 136.
    Found 10-bit adder carry out for signal <dir_x$addsub0008> created at line 120.
    Found 10-bit adder carry out for signal <dir_x$addsub0009> created at line 124.
    Found 10-bit comparator greatequal for signal <dir_x$cmp_ge0000> created at line 120.
    Found 3-bit comparator greater for signal <dir_x$cmp_gt0000> created at line 120.
    Found 11-bit comparator greater for signal <dir_x$cmp_gt0001> created at line 120.
    Found 11-bit comparator greater for signal <dir_x$cmp_gt0002> created at line 124.
    Found 10-bit comparator lessequal for signal <dir_x$cmp_le0000> created at line 124.
    Found 11-bit comparator less for signal <dir_x$cmp_lt0000> created at line 120.
    Found 3-bit comparator less for signal <dir_x$cmp_lt0001> created at line 124.
    Found 11-bit comparator less for signal <dir_x$cmp_lt0002> created at line 124.
    Found 3-bit register for signal <dir_y>.
    Found 3-bit adder for signal <dir_y$addsub0000> created at line 116.
    Found 10-bit comparator lessequal for signal <dir_y$cmp_le0000> created at line 110.
    Found 3-bit adder for signal <dir_y$sub0000> created at line 111.
    Found 4-bit register for signal <random>.
    Found 4-bit adder for signal <random$addsub0000> created at line 45.
    Found 4-bit up counter for signal <s_l>.
    Found 10-bit comparator greatequal for signal <s_l$cmp_ge0000> created at line 128.
    Found 10-bit comparator less for signal <s_l$cmp_lt0000> created at line 128.
    Found 4-bit up counter for signal <s_r>.
    Found 10-bit comparator greater for signal <s_r$cmp_gt0000> created at line 135.
    Found 10-bit comparator lessequal for signal <s_r$cmp_le0000> created at line 135.
    Summary:
	inferred   2 Counter(s).
	inferred   2 Accumulator(s).
	inferred  30 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred  58 Comparator(s).
Unit <vgatest> synthesized.


Synthesizing Unit <Miniprojekt>.
    Related source file is "C:/Work/_Uni/Sem_04/EDA/Xilinx/EDA_Miniprojekt/Miniprojekt.vhf".
Unit <Miniprojekt> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 8
 10-bit adder carry out                                : 2
 11-bit subtractor                                     : 2
 19-bit adder                                          : 1
 3-bit adder                                           : 6
 4-bit adder                                           : 1
# Counters                                             : 3
 19-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Accumulators                                         : 2
 10-bit updown accumulator                             : 2
# Registers                                            : 11
 1-bit register                                        : 4
 10-bit register                                       : 4
 3-bit register                                        : 2
 4-bit register                                        : 1
# Comparators                                          : 66
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 5
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 21
 11-bit comparator less                                : 25
 19-bit comparator greater                             : 2
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 8
 10-bit adder carry out                                : 2
 11-bit subtractor                                     : 2
 19-bit adder                                          : 1
 3-bit adder                                           : 6
 4-bit adder                                           : 1
# Counters                                             : 3
 19-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Accumulators                                         : 2
 10-bit updown accumulator                             : 2
# Registers                                            : 54
 Flip-Flops                                            : 54
# Comparators                                          : 66
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 5
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 21
 11-bit comparator less                                : 25
 19-bit comparator greater                             : 2
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Miniprojekt> ...

Optimizing unit <vgadrive> ...

Optimizing unit <vgatest> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Miniprojekt, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Miniprojekt.ngr
Top Level Output File Name         : Miniprojekt
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 1059
#      GND                         : 1
#      INV                         : 51
#      LUT1                        : 100
#      LUT2                        : 176
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 34
#      LUT3_D                      : 4
#      LUT3_L                      : 3
#      LUT4                        : 182
#      LUT4_D                      : 3
#      LUT4_L                      : 7
#      MUXCY                       : 303
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 174
# FlipFlops/Latches                : 101
#      FD                          : 24
#      FDE                         : 27
#      FDR                         : 34
#      FDRE                        : 8
#      FDS                         : 8
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      305  out of   8672     3%  
 Number of Slice Flip Flops:            101  out of  17344     0%  
 Number of 4 input LUTs:                563  out of  17344     3%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    250     4%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
B8                                 | BUFGP                  | 21    |
XLXI_3/Clk_out1                    | BUFG                   | 22    |
XLXI_4/clk_ctrl1                   | BUFG                   | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.637ns (Maximum Frequency: 94.015MHz)
   Minimum input arrival time before clock: 6.263ns
   Maximum output required time after clock: 14.236ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'B8'
  Clock period: 8.116ns (frequency: 123.219MHz)
  Total number of paths / destination ports: 3991 / 40
-------------------------------------------------------------------------
Delay:               8.116ns (Levels of Logic = 21)
  Source:            XLXI_4/cnt_1 (FF)
  Destination:       XLXI_4/cnt_0 (FF)
  Source Clock:      B8 rising
  Destination Clock: B8 rising

  Data Path: XLXI_4/cnt_1 to XLXI_4/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  XLXI_4/cnt_1 (XLXI_4/cnt_1)
     LUT1:I0->O            1   0.612   0.000  XLXI_4/Madd_cnt_add0000_cy<1>_rt (XLXI_4/Madd_cnt_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_4/Madd_cnt_add0000_cy<1> (XLXI_4/Madd_cnt_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<2> (XLXI_4/Madd_cnt_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<3> (XLXI_4/Madd_cnt_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<4> (XLXI_4/Madd_cnt_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<5> (XLXI_4/Madd_cnt_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<6> (XLXI_4/Madd_cnt_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<7> (XLXI_4/Madd_cnt_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<8> (XLXI_4/Madd_cnt_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<9> (XLXI_4/Madd_cnt_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<10> (XLXI_4/Madd_cnt_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<11> (XLXI_4/Madd_cnt_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<12> (XLXI_4/Madd_cnt_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<13> (XLXI_4/Madd_cnt_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<14> (XLXI_4/Madd_cnt_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<15> (XLXI_4/Madd_cnt_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_4/Madd_cnt_add0000_cy<16> (XLXI_4/Madd_cnt_add0000_cy<16>)
     XORCY:CI->O           2   0.699   0.532  XLXI_4/Madd_cnt_add0000_xor<17> (XLXI_4/cnt_add0000<17>)
     LUT2:I0->O            1   0.612   0.000  XLXI_4/Mcompar_cnt_cmp_gt0000_lut<8> (XLXI_4/Mcompar_cnt_cmp_gt0000_lut<8>)
     MUXCY:S->O            1   0.752   0.357  XLXI_4/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_4/Mcompar_cnt_cmp_gt0000_cy<8>)
     INV:I->O             19   0.612   0.922  XLXI_4/Mcompar_cnt_cmp_gt0000_cy<8>_inv_INV_0 (XLXI_4/cnt_cmp_gt0000)
     FDR:R                     0.795          XLXI_4/cnt_0
    ----------------------------------------
    Total                      8.116ns (5.773ns logic, 2.343ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/Clk_out1'
  Clock period: 8.072ns (frequency: 123.879MHz)
  Total number of paths / destination ports: 678 / 32
-------------------------------------------------------------------------
Delay:               8.072ns (Levels of Logic = 8)
  Source:            XLXI_2/VGA/column_1 (FF)
  Destination:       XLXI_2/VGA/H (FF)
  Source Clock:      XLXI_3/Clk_out1 rising
  Destination Clock: XLXI_3/Clk_out1 rising

  Data Path: XLXI_2/VGA/column_1 to XLXI_2/VGA/H
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.514   0.988  XLXI_2/VGA/column_1 (XLXI_2/VGA/column_1)
     LUT1:I0->O            1   0.612   0.000  XLXI_2/VGA/Madd_horizontal_addsub0000_cy<1>_rt (XLXI_2/VGA/Madd_horizontal_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_2/VGA/Madd_horizontal_addsub0000_cy<1> (XLXI_2/VGA/Madd_horizontal_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/VGA/Madd_horizontal_addsub0000_cy<2> (XLXI_2/VGA/Madd_horizontal_addsub0000_cy<2>)
     XORCY:CI->O           3   0.699   0.603  XLXI_2/VGA/Madd_horizontal_addsub0000_xor<3> (XLXI_2/VGA/horizontal_mux0000<3>_norst)
     LUT2:I0->O            1   0.612   0.426  XLXI_2/VGA/H_and000033 (XLXI_2/VGA/H_and000033)
     LUT4:I1->O            1   0.612   0.000  XLXI_2/VGA/H_and000058_G (N125)
     MUXF5:I1->O           1   0.278   0.509  XLXI_2/VGA/H_and000058 (XLXI_2/VGA/H_and000058)
     LUT2:I0->O            1   0.612   0.357  XLXI_2/VGA/H_and000079 (XLXI_2/VGA/H_and0000)
     FDR:R                     0.795          XLXI_2/VGA/H
    ----------------------------------------
    Total                      8.072ns (5.189ns logic, 2.883ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/clk_ctrl1'
  Clock period: 10.637ns (frequency: 94.015MHz)
  Total number of paths / destination ports: 5906 / 106
-------------------------------------------------------------------------
Delay:               10.637ns (Levels of Logic = 16)
  Source:            XLXI_2/beam_pos_right_3 (FF)
  Destination:       XLXI_2/dir_x_1 (FF)
  Source Clock:      XLXI_4/clk_ctrl1 rising
  Destination Clock: XLXI_4/clk_ctrl1 rising

  Data Path: XLXI_2/beam_pos_right_3 to XLXI_2/dir_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.514   0.754  XLXI_2/beam_pos_right_3 (XLXI_2/beam_pos_right_3)
     LUT1:I0->O            1   0.612   0.000  XLXI_2/Madd__add0001_cy<3>_rt (XLXI_2/Madd__add0001_cy<3>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_2/Madd__add0001_cy<3> (XLXI_2/Madd__add0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_2/Madd__add0001_cy<4> (XLXI_2/Madd__add0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_2/Madd__add0001_cy<5> (XLXI_2/Madd__add0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_2/Madd__add0001_cy<6> (XLXI_2/Madd__add0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_2/Madd__add0001_cy<7> (XLXI_2/Madd__add0001_cy<7>)
     XORCY:CI->O           2   0.699   0.532  XLXI_2/Madd__add0001_xor<8> (XLXI_2/_add0001<8>)
     LUT1:I0->O            1   0.612   0.000  XLXI_2/Madd_dir_x_addsub0008_cy<8>_rt (XLXI_2/Madd_dir_x_addsub0008_cy<8>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_2/Madd_dir_x_addsub0008_cy<8> (XLXI_2/Madd_dir_x_addsub0008_cy<8>)
     XORCY:CI->O           1   0.699   0.426  XLXI_2/Madd_dir_x_addsub0008_xor<9> (XLXI_2/dir_x_addsub0008<9>)
     LUT2:I1->O            1   0.612   0.000  XLXI_2/Mcompar_dir_x_cmp_lt0000_lut<9> (XLXI_2/Mcompar_dir_x_cmp_lt0000_lut<9>)
     MUXCY:S->O            1   0.404   0.000  XLXI_2/Mcompar_dir_x_cmp_lt0000_cy<9> (XLXI_2/Mcompar_dir_x_cmp_lt0000_cy<9>)
     MUXCY:CI->O           3   0.399   0.481  XLXI_2/Mcompar_dir_x_cmp_lt0000_cy<10> (XLXI_2/Mcompar_dir_x_cmp_lt0000_cy<10>)
     LUT3:I2->O            1   0.612   0.387  XLXI_2/dir_x_mux0001<1>113 (XLXI_2/dir_x_mux0001<1>113)
     LUT4:I2->O            1   0.612   0.387  XLXI_2/dir_x_mux0001<1>123 (XLXI_2/dir_x_mux0001<1>123)
     LUT4:I2->O            1   0.612   0.000  XLXI_2/dir_x_mux0006<1>1151 (XLXI_2/dir_x_mux0006<1>115)
     FDS:D                     0.268          XLXI_2/dir_x_1
    ----------------------------------------
    Total                     10.637ns (7.669ns logic, 2.967ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/clk_ctrl1'
  Total number of paths / destination ports: 427 / 83
-------------------------------------------------------------------------
Offset:              6.263ns (Levels of Logic = 14)
  Source:            l_down (PAD)
  Destination:       XLXI_2/beam_pos_left_9 (FF)
  Destination Clock: XLXI_4/clk_ctrl1 rising

  Data Path: l_down to XLXI_2/beam_pos_left_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.520  l_down_IBUF (l_down_IBUF)
     LUT3_D:I1->LO         1   0.612   0.252  XLXI_2/beam_pos_left_and0000_inv18_SW0 (N134)
     LUT4:I0->O            9   0.612   0.766  XLXI_2/beam_pos_left_and0000_inv18 (XLXI_2/beam_pos_left_and0000_inv)
     LUT2:I1->O            1   0.612   0.000  XLXI_2/Maccum_beam_pos_left_lut<0> (XLXI_2/Maccum_beam_pos_left_lut<0>)
     MUXCY:S->O            1   0.404   0.000  XLXI_2/Maccum_beam_pos_left_cy<0> (XLXI_2/Maccum_beam_pos_left_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<1> (XLXI_2/Maccum_beam_pos_left_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<2> (XLXI_2/Maccum_beam_pos_left_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<3> (XLXI_2/Maccum_beam_pos_left_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<4> (XLXI_2/Maccum_beam_pos_left_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<5> (XLXI_2/Maccum_beam_pos_left_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<6> (XLXI_2/Maccum_beam_pos_left_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<7> (XLXI_2/Maccum_beam_pos_left_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  XLXI_2/Maccum_beam_pos_left_cy<8> (XLXI_2/Maccum_beam_pos_left_cy<8>)
     XORCY:CI->O           1   0.699   0.000  XLXI_2/Maccum_beam_pos_left_xor<9> (XLXI_2/Result<9>1)
     FDE:D                     0.268          XLXI_2/beam_pos_left_9
    ----------------------------------------
    Total                      6.263ns (4.725ns logic, 1.538ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/Clk_out1'
  Total number of paths / destination ports: 1958 / 5
-------------------------------------------------------------------------
Offset:              14.236ns (Levels of Logic = 10)
  Source:            XLXI_2/VGA/column_9 (FF)
  Destination:       P6 (PAD)
  Source Clock:      XLXI_3/Clk_out1 rising

  Data Path: XLXI_2/VGA/column_9 to P6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.514   1.045  XLXI_2/VGA/column_9 (XLXI_2/VGA/column_9)
     LUT4:I0->O            3   0.612   0.481  XLXI_2/blue_cmp_lt0014211 (XLXI_2/N50)
     LUT4:I2->O            1   0.612   0.387  XLXI_2/blue_and0012222_SW0 (N114)
     LUT4:I2->O            1   0.612   0.360  XLXI_2/blue_and0012222 (XLXI_2/blue_and0012222)
     LUT4:I3->O            3   0.612   0.603  XLXI_2/blue_and0012229 (XLXI_2/N148)
     LUT4:I0->O            2   0.612   0.532  XLXI_2/blue_and001579 (XLXI_2/blue_and0015)
     LUT3:I0->O            1   0.612   0.387  XLXI_2/green121 (XLXI_2/green121)
     LUT3:I2->O            2   0.612   0.532  XLXI_2/green133 (XLXI_2/N51)
     LUT3:I0->O            1   0.612   0.360  XLXI_2/green_SW1 (N110)
     LUT4:I3->O            1   0.612   0.357  XLXI_2/green (P6_OBUF)
     OBUF:I->O                 3.169          P6_OBUF (P6)
    ----------------------------------------
    Total                     14.236ns (9.191ns logic, 5.045ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/clk_ctrl1'
  Total number of paths / destination ports: 1014 / 3
-------------------------------------------------------------------------
Offset:              12.859ns (Levels of Logic = 14)
  Source:            XLXI_2/ball_pos_y_4 (FF)
  Destination:       P6 (PAD)
  Source Clock:      XLXI_4/clk_ctrl1 rising

  Data Path: XLXI_2/ball_pos_y_4 to P6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.514   0.849  XLXI_2/ball_pos_y_4 (XLXI_2/ball_pos_y_4)
     LUT1:I0->O            1   0.612   0.000  XLXI_2/Madd__add0002_cy<4>_rt (XLXI_2/Madd__add0002_cy<4>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_2/Madd__add0002_cy<4> (XLXI_2/Madd__add0002_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_2/Madd__add0002_cy<5> (XLXI_2/Madd__add0002_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_2/Madd__add0002_cy<6> (XLXI_2/Madd__add0002_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_2/Madd__add0002_cy<7> (XLXI_2/Madd__add0002_cy<7>)
     MUXCY:CI->O           0   0.052   0.000  XLXI_2/Madd__add0002_cy<8> (XLXI_2/Madd__add0002_cy<8>)
     XORCY:CI->O           1   0.699   0.426  XLXI_2/Madd__add0002_xor<9> (XLXI_2/_add0002<9>)
     LUT2:I1->O            1   0.612   0.000  XLXI_2/Mcompar_blue_cmp_lt0017_lut<9> (XLXI_2/Mcompar_blue_cmp_lt0017_lut<9>)
     MUXCY:S->O            1   0.752   0.387  XLXI_2/Mcompar_blue_cmp_lt0017_cy<9> (XLXI_2/Mcompar_blue_cmp_lt0017_cy<9>)
     LUT4:I2->O            2   0.612   0.532  XLXI_2/blue111 (XLXI_2/N138)
     LUT3:I0->O            2   0.612   0.532  XLXI_2/green133 (XLXI_2/N51)
     LUT3:I0->O            1   0.612   0.360  XLXI_2/green_SW1 (N110)
     LUT4:I3->O            1   0.612   0.357  XLXI_2/green (P6_OBUF)
     OBUF:I->O                 3.169          P6_OBUF (P6)
    ----------------------------------------
    Total                     12.859ns (9.416ns logic, 3.443ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 37.42 secs
 
--> 

Total memory usage is 236428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

