Protel Design System Design Rule Check
PCB File : F:\GitAltium\WUB\WUB\PCB1.PcbDoc
Date     : 04.03.2020
Time     : 13:23:46

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) ((ObjectKind = 'Via') And (Net = 'GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=0.5mm) (Preferred=0.2mm) (All)
   Violation between Width Constraint: Track (19.702mm,3.158mm)(24.2mm,3.158mm) on Top Layer Actual Width = 0.9mm, Target Width = 0.5mm
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (19.022mm,3.158mm)(19.5mm,3.158mm) on Top Layer 
   Violation between Net Antennae: Track (16.7mm,0.8mm)(17.003mm,1.103mm) on Signal Layer 1 
Rule Violations :2

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.1713mm < 0.254mm) Between Arc (3.413mm,7.233mm) on Top Overlay And Pad D5-1(3.808mm,7.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1713mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1237mm < 0.254mm) Between Arc (22.44mm,24.38mm) on Top Overlay And Pad J1-1(21.24mm,24.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0527mm < 0.254mm) Between Arc (20.67mm,20.07mm) on Bottom Overlay And Pad D7-1(21.04mm,20.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.0527mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (12.069mm,1.516mm)(12.069mm,3.009mm) on Top Overlay And Pad R7-2(11.61mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (11.156mm,1.516mm)(12.069mm,1.516mm) on Top Overlay And Pad R7-2(11.61mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (11.156mm,1.516mm)(11.156mm,3.009mm) on Top Overlay And Pad R7-2(11.61mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (12.069mm,1.516mm)(12.069mm,3.009mm) on Top Overlay And Pad R7-1(11.61mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (11.156mm,3.009mm)(12.069mm,3.009mm) on Top Overlay And Pad R7-1(11.61mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (11.156mm,1.516mm)(11.156mm,3.009mm) on Top Overlay And Pad R7-1(11.61mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (4.35mm,2.691mm)(4.35mm,4.184mm) on Top Overlay And Pad R3-2(4.809mm,3.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (5.263mm,2.691mm)(5.263mm,4.184mm) on Top Overlay And Pad R3-2(4.809mm,3.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (4.35mm,4.184mm)(5.263mm,4.184mm) on Top Overlay And Pad R3-2(4.809mm,3.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (4.35mm,2.691mm)(4.35mm,4.184mm) on Top Overlay And Pad R3-1(4.809mm,3.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (5.263mm,2.691mm)(5.263mm,4.184mm) on Top Overlay And Pad R3-1(4.809mm,3.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (4.35mm,2.691mm)(5.263mm,2.691mm) on Top Overlay And Pad R3-1(4.809mm,3.04mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (3.962mm,3.288mm)(3.962mm,4.201mm) on Top Overlay And Pad R2-2(3.618mm,3.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (2.469mm,3.288mm)(3.962mm,3.288mm) on Top Overlay And Pad R2-2(3.618mm,3.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (2.469mm,4.201mm)(3.962mm,4.201mm) on Top Overlay And Pad R2-2(3.618mm,3.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (2.469mm,3.288mm)(2.469mm,4.201mm) on Top Overlay And Pad R2-1(2.818mm,3.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (2.469mm,3.288mm)(3.962mm,3.288mm) on Top Overlay And Pad R2-1(2.818mm,3.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (2.469mm,4.201mm)(3.962mm,4.201mm) on Top Overlay And Pad R2-1(2.818mm,3.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (3.079mm,2.92mm)(3.979mm,2.92mm) on Top Overlay And Pad VT1-2(3.329mm,2.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (3.079mm,1.72mm)(3.079mm,2.92mm) on Top Overlay And Pad VT1-2(3.329mm,2.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (3.979mm,1.72mm)(3.979mm,2.92mm) on Top Overlay And Pad VT1-1(3.729mm,2.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (3.079mm,2.92mm)(3.979mm,2.92mm) on Top Overlay And Pad VT1-1(3.729mm,2.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.979mm,1.72mm)(3.979mm,2.92mm) on Top Overlay And Pad VT1-3(3.529mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (3.079mm,1.72mm)(3.079mm,2.92mm) on Top Overlay And Pad VT1-3(3.529mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (3.079mm,1.72mm)(3.979mm,1.72mm) on Top Overlay And Pad VT1-3(3.529mm,2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (6.865mm,5.213mm)(6.865mm,6.722mm) on Top Overlay And Pad C2-2(6.411mm,6.362mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (5.952mm,6.722mm)(6.865mm,6.722mm) on Top Overlay And Pad C2-2(6.411mm,6.362mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (5.952mm,5.213mm)(5.952mm,6.722mm) on Top Overlay And Pad C2-2(6.411mm,6.362mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (5.952mm,5.213mm)(6.865mm,5.213mm) on Top Overlay And Pad C2-1(6.411mm,5.562mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (6.865mm,5.213mm)(6.865mm,6.722mm) on Top Overlay And Pad C2-1(6.411mm,5.562mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (5.952mm,5.213mm)(5.952mm,6.722mm) on Top Overlay And Pad C2-1(6.411mm,5.562mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0375mm < 0.254mm) Between Track (3.568mm,5.368mm)(3.568mm,7.368mm) on Top Overlay And Pad D5-1(3.808mm,7.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0375mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (3.568mm,7.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-1(3.808mm,7.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0375mm < 0.254mm) Between Track (3.568mm,5.368mm)(3.568mm,7.368mm) on Top Overlay And Pad D5-2(3.808mm,6.618mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0375mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0375mm < 0.254mm) Between Track (3.568mm,5.368mm)(3.568mm,7.368mm) on Top Overlay And Pad D5-3(3.808mm,6.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0375mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0375mm < 0.254mm) Between Track (3.568mm,5.368mm)(3.568mm,7.368mm) on Top Overlay And Pad D5-4(3.808mm,5.618mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0375mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (3.568mm,5.368mm)(5.568mm,5.368mm) on Top Overlay And Pad D5-4(3.808mm,5.618mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Track (3.568mm,5.368mm)(5.568mm,5.368mm) on Top Overlay And Pad D5-5(4.3205mm,5.6055mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Track (3.568mm,5.368mm)(5.568mm,5.368mm) on Top Overlay And Pad D5-6(4.8205mm,5.6055mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0325mm < 0.254mm) Between Track (5.568mm,5.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-7(5.333mm,5.618mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0325mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (3.568mm,5.368mm)(5.568mm,5.368mm) on Top Overlay And Pad D5-7(5.333mm,5.618mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0325mm < 0.254mm) Between Track (5.568mm,5.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-8(5.333mm,6.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0325mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0325mm < 0.254mm) Between Track (5.568mm,5.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-9(5.333mm,6.618mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0325mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0325mm < 0.254mm) Between Track (5.568mm,5.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-10(5.333mm,7.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0325mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (3.568mm,7.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-10(5.333mm,7.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Track (3.568mm,7.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-11(4.8205mm,7.1305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Track (3.568mm,7.368mm)(5.568mm,7.368mm) on Top Overlay And Pad D5-12(4.3205mm,7.1305mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (17.171mm,9.212mm)(17.171mm,10.125mm) on Top Overlay And Pad C13-2(17.531mm,9.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.171mm,10.125mm)(18.68mm,10.125mm) on Top Overlay And Pad C13-2(17.531mm,9.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (17.171mm,9.212mm)(18.68mm,9.212mm) on Top Overlay And Pad C13-2(17.531mm,9.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (18.68mm,10.125mm)(18.68mm,9.212mm) on Top Overlay And Pad C13-1(18.331mm,9.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.171mm,10.125mm)(18.68mm,10.125mm) on Top Overlay And Pad C13-1(18.331mm,9.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (17.171mm,9.212mm)(18.68mm,9.212mm) on Top Overlay And Pad C13-1(18.331mm,9.671mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (10.81mm,1.516mm)(10.81mm,3.009mm) on Top Overlay And Pad R6-1(10.351mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (9.897mm,1.516mm)(9.897mm,3.009mm) on Top Overlay And Pad R6-1(10.351mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (9.897mm,3.009mm)(10.81mm,3.009mm) on Top Overlay And Pad R6-1(10.351mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (9.897mm,1.516mm)(10.81mm,1.516mm) on Top Overlay And Pad R6-2(10.351mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (10.81mm,1.516mm)(10.81mm,3.009mm) on Top Overlay And Pad R6-2(10.351mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (9.897mm,1.516mm)(9.897mm,3.009mm) on Top Overlay And Pad R6-2(10.351mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (8.627mm,1.516mm)(8.627mm,3.009mm) on Top Overlay And Pad R5-1(9.081mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (9.54mm,1.516mm)(9.54mm,3.009mm) on Top Overlay And Pad R5-1(9.081mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (8.627mm,3.009mm)(9.54mm,3.009mm) on Top Overlay And Pad R5-1(9.081mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (8.627mm,1.516mm)(8.627mm,3.009mm) on Top Overlay And Pad R5-2(9.081mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (9.54mm,1.516mm)(9.54mm,3.009mm) on Top Overlay And Pad R5-2(9.081mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (8.627mm,1.516mm)(9.54mm,1.516mm) on Top Overlay And Pad R5-2(9.081mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (8.274mm,3.009mm)(8.274mm,1.516mm) on Top Overlay And Pad R4-1(7.815mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (7.361mm,1.516mm)(7.361mm,3.009mm) on Top Overlay And Pad R4-1(7.815mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (7.361mm,3.009mm)(8.274mm,3.009mm) on Top Overlay And Pad R4-1(7.815mm,2.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (7.361mm,1.516mm)(8.274mm,1.516mm) on Top Overlay And Pad R4-2(7.815mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (8.274mm,3.009mm)(8.274mm,1.516mm) on Top Overlay And Pad R4-2(7.815mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (7.361mm,1.516mm)(7.361mm,3.009mm) on Top Overlay And Pad R4-2(7.815mm,1.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (18.516mm,28.186mm)(18.516mm,29.679mm) on Top Overlay And Pad R1-1(18.97mm,29.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (19.429mm,29.679mm)(19.429mm,28.186mm) on Top Overlay And Pad R1-1(18.97mm,29.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (18.516mm,29.679mm)(19.429mm,29.679mm) on Top Overlay And Pad R1-1(18.97mm,29.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (18.516mm,28.186mm)(18.516mm,29.679mm) on Top Overlay And Pad R1-2(18.97mm,28.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (19.429mm,29.679mm)(19.429mm,28.186mm) on Top Overlay And Pad R1-2(18.97mm,28.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Track (18.516mm,28.186mm)(19.429mm,28.186mm) on Top Overlay And Pad R1-2(18.97mm,28.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (19.25mm,17.408mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-12(20.46mm,16.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (24.95mm,2.208mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-6(24.4mm,9.958mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (24.95mm,2.208mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-2(24.4mm,3.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (24.95mm,2.208mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-3(24.4mm,7.458mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (24.95mm,2.208mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-7(24.4mm,12.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (24.95mm,2.208mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-10(24.4mm,14.658mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (24.95mm,2.208mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-11(24.4mm,16.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (19.25mm,17.408mm)(24.95mm,17.408mm) on Top Overlay And Pad J2-11(24.4mm,16.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (16.22mm,28.67mm)(16.22mm,29.57mm) on Top Overlay And Pad T1-3(16.5mm,29.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (16.22mm,28.67mm)(17.42mm,28.67mm) on Top Overlay And Pad T1-3(16.5mm,29.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (16.22mm,29.57mm)(17.42mm,29.57mm) on Top Overlay And Pad T1-3(16.5mm,29.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (17.42mm,28.67mm)(17.42mm,29.57mm) on Top Overlay And Pad T1-1(17.15mm,28.92mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (16.22mm,28.67mm)(17.42mm,28.67mm) on Top Overlay And Pad T1-1(17.15mm,28.92mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (17.42mm,28.67mm)(17.42mm,29.57mm) on Top Overlay And Pad T1-2(17.15mm,29.32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (16.22mm,29.57mm)(17.42mm,29.57mm) on Top Overlay And Pad T1-2(17.15mm,29.32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (23.64mm,23.08mm)(23.64mm,25.68mm) on Top Overlay And Pad J1-2(22.765mm,25.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (21.04mm,25.68mm)(23.64mm,25.68mm) on Top Overlay And Pad J1-2(22.765mm,25.855mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (23.64mm,23.08mm)(23.64mm,25.68mm) on Top Overlay And Pad J1-2(22.765mm,22.905mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (21.04mm,23.08mm)(23.64mm,23.08mm) on Top Overlay And Pad J1-2(22.765mm,22.905mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (21.04mm,23.08mm)(21.04mm,25.68mm) on Top Overlay And Pad J1-1(21.24mm,24.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,25.47mm)(2.1mm,28.27mm) on Top Overlay And Pad D1-1(2.1mm,25.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-1(2.1mm,25.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-2(2.1mm,24.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-3(2.1mm,23.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-4(2.1mm,22.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-5(2.1mm,21.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-6(2.1mm,19.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-7(2.1mm,18.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-8(2.1mm,17.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-9(2.1mm,16.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-10(2.1mm,15.57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-11(2.1mm,14.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(2.1mm,25.47mm) on Top Overlay And Pad D1-12(2.1mm,13.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-13(5.55mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-14(6.65mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-15(7.75mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-16(8.85mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-17(9.95mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-18(11.05mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-19(12.15mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-20(13.25mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,10.57mm)(17.8mm,10.57mm) on Top Overlay And Pad D1-21(14.35mm,10.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-22(17.8mm,13.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-23(17.8mm,14.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-24(17.8mm,15.57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-25(17.8mm,16.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-26(17.8mm,17.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-27(17.8mm,18.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-28(17.8mm,19.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-29(17.8mm,21.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0498mm < 0.254mm) Between Track (16.75mm,21.91mm)(16.75mm,26.91mm) on Top Overlay And Pad D1-30(17.8mm,22.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0498mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-30(17.8mm,22.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0693mm < 0.254mm) Between Track (14.55mm,21.91mm)(16.75mm,21.91mm) on Top Overlay And Pad D1-30(17.8mm,22.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0693mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0498mm < 0.254mm) Between Track (16.75mm,21.91mm)(16.75mm,26.91mm) on Top Overlay And Pad D1-31(17.8mm,23.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0498mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-31(17.8mm,23.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0498mm < 0.254mm) Between Track (16.75mm,21.91mm)(16.75mm,26.91mm) on Top Overlay And Pad D1-32(17.8mm,24.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0498mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-32(17.8mm,24.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.0498mm < 0.254mm) Between Track (16.75mm,21.91mm)(16.75mm,26.91mm) on Top Overlay And Pad D1-33(17.8mm,25.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.0498mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.8mm,10.57mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-33(17.8mm,25.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-34(14.35mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-35(13.25mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-36(12.15mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-37(11.05mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-38(9.95mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-39(8.85mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-40(7.75mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-41(6.65mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.1mm,28.27mm)(17.8mm,28.27mm) on Top Overlay And Pad D1-42(5.55mm,28.22mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (8.293mm,6.718mm)(8.293mm,5.805mm) on Top Overlay And Pad C4-1(8.642mm,6.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (8.293mm,6.718mm)(9.802mm,6.718mm) on Top Overlay And Pad C4-1(8.642mm,6.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (8.293mm,5.805mm)(9.802mm,5.805mm) on Top Overlay And Pad C4-1(8.642mm,6.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.802mm,5.805mm)(9.802mm,6.718mm) on Top Overlay And Pad C4-2(9.442mm,6.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (8.293mm,6.718mm)(9.802mm,6.718mm) on Top Overlay And Pad C4-2(9.442mm,6.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (8.293mm,5.805mm)(9.802mm,5.805mm) on Top Overlay And Pad C4-2(9.442mm,6.259mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Track (10.349mm,5.604mm)(10.349mm,8.404mm) on Top Overlay And Pad XTAL1-1(11.099mm,6.254mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Track (11.849mm,5.604mm)(11.849mm,8.404mm) on Top Overlay And Pad XTAL1-1(11.099mm,6.254mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Track (10.349mm,5.604mm)(11.849mm,5.604mm) on Top Overlay And Pad XTAL1-1(11.099mm,6.254mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Track (10.349mm,5.604mm)(10.349mm,8.404mm) on Top Overlay And Pad XTAL1-2(11.099mm,7.754mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Track (11.849mm,5.604mm)(11.849mm,8.404mm) on Top Overlay And Pad XTAL1-2(11.099mm,7.754mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Track (10.349mm,8.404mm)(11.849mm,8.404mm) on Top Overlay And Pad XTAL1-2(11.099mm,7.754mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (8.288mm,7.314mm)(8.288mm,8.227mm) on Top Overlay And Pad C3-1(8.637mm,7.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (8.288mm,8.227mm)(9.797mm,8.227mm) on Top Overlay And Pad C3-1(8.637mm,7.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (8.288mm,7.314mm)(9.797mm,7.314mm) on Top Overlay And Pad C3-1(8.637mm,7.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.797mm,7.314mm)(9.797mm,8.227mm) on Top Overlay And Pad C3-2(9.437mm,7.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (8.288mm,8.227mm)(9.797mm,8.227mm) on Top Overlay And Pad C3-2(9.437mm,7.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (8.288mm,7.314mm)(9.797mm,7.314mm) on Top Overlay And Pad C3-2(9.437mm,7.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (22.566mm,19.451mm)(22.566mm,20.96mm) on Bottom Overlay And Pad C7-1(23.02mm,19.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (23.479mm,19.451mm)(23.479mm,20.96mm) on Bottom Overlay And Pad C7-1(23.02mm,19.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (22.566mm,19.451mm)(23.479mm,19.451mm) on Bottom Overlay And Pad C7-1(23.02mm,19.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (22.566mm,19.451mm)(22.566mm,20.96mm) on Bottom Overlay And Pad C7-2(23.02mm,20.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (23.479mm,19.451mm)(23.479mm,20.96mm) on Bottom Overlay And Pad C7-2(23.02mm,20.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (22.566mm,20.96mm)(23.479mm,20.96mm) on Bottom Overlay And Pad C7-2(23.02mm,20.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2098mm < 0.254mm) Between Track (20.97mm,20.07mm)(20.97mm,21.07mm) on Bottom Overlay And Pad D7-5(21.455mm,20.595mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2398mm < 0.254mm) Between Track (21.97mm,20.07mm)(21.97mm,21.07mm) on Bottom Overlay And Pad D7-5(21.455mm,20.595mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2398mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1998mm < 0.254mm) Between Track (20.97mm,21.07mm)(21.97mm,21.07mm) on Bottom Overlay And Pad D7-5(21.455mm,20.595mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1998mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2498mm < 0.254mm) Between Track (20.97mm,20.07mm)(21.97mm,20.07mm) on Bottom Overlay And Pad D7-5(21.455mm,20.595mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.2498mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.97mm,20.07mm)(20.97mm,21.07mm) on Bottom Overlay And Pad D7-2(21.04mm,20.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.97mm,21.07mm)(21.97mm,21.07mm) on Bottom Overlay And Pad D7-2(21.04mm,20.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.97mm,20.07mm)(20.97mm,21.07mm) on Bottom Overlay And Pad D7-1(21.04mm,20.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Track (20.97mm,20.07mm)(21.97mm,20.07mm) on Bottom Overlay And Pad D7-1(21.04mm,20.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (21.97mm,20.07mm)(21.97mm,21.07mm) on Bottom Overlay And Pad D7-3(21.87mm,20.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.97mm,21.07mm)(21.97mm,21.07mm) on Bottom Overlay And Pad D7-3(21.87mm,20.92mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (21.97mm,20.07mm)(21.97mm,21.07mm) on Bottom Overlay And Pad D7-4(21.87mm,20.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Track (20.97mm,20.07mm)(21.97mm,20.07mm) on Bottom Overlay And Pad D7-4(21.87mm,20.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (19.048mm,9.318mm)(19.048mm,11.268mm) on Bottom Overlay And Pad XTAL2-2(18.548mm,9.768mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (16.698mm,9.318mm)(19.048mm,9.318mm) on Bottom Overlay And Pad XTAL2-2(18.548mm,9.768mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (19.048mm,9.318mm)(19.048mm,11.268mm) on Bottom Overlay And Pad XTAL2-GND(18.548mm,10.818mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (16.698mm,11.268mm)(19.048mm,11.268mm) on Bottom Overlay And Pad XTAL2-GND(18.548mm,10.818mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (16.698mm,9.318mm)(16.698mm,11.268mm) on Bottom Overlay And Pad XTAL2-1(17.198mm,10.818mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (16.698mm,11.268mm)(19.048mm,11.268mm) on Bottom Overlay And Pad XTAL2-1(17.198mm,10.818mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (16.698mm,9.318mm)(16.698mm,11.268mm) on Bottom Overlay And Pad XTAL2-GND(17.198mm,9.768mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Track (16.698mm,9.318mm)(19.048mm,9.318mm) on Bottom Overlay And Pad XTAL2-GND(17.198mm,9.768mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.137mm,4.042mm)(6.437mm,4.042mm) on Bottom Overlay And Pad C6-2(4.337mm,4.542mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1236mm < 0.254mm) Between Track (2.037mm,11.642mm)(2.637mm,11.642mm) on Bottom Overlay And Pad C6-1(4.337mm,10.542mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (2.137mm,11.042mm)(6.437mm,11.042mm) on Bottom Overlay And Pad C6-1(4.337mm,10.542mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (11.907mm,10.091mm)(11.907mm,11.004mm) on Bottom Overlay And Pad C12-1(12.256mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (11.907mm,10.091mm)(13.416mm,10.091mm) on Bottom Overlay And Pad C12-1(12.256mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (11.907mm,11.004mm)(13.416mm,11.004mm) on Bottom Overlay And Pad C12-1(12.256mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (13.416mm,10.091mm)(13.416mm,11.004mm) on Bottom Overlay And Pad C12-2(13.056mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (11.907mm,10.091mm)(13.416mm,10.091mm) on Bottom Overlay And Pad C12-2(13.056mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (11.907mm,11.004mm)(13.416mm,11.004mm) on Bottom Overlay And Pad C12-2(13.056mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (18.23mm,4.411mm)(18.23mm,5.92mm) on Bottom Overlay And Pad C10-1(17.771mm,4.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (17.317mm,4.411mm)(18.23mm,4.411mm) on Bottom Overlay And Pad C10-1(17.771mm,4.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.317mm,4.411mm)(17.317mm,5.92mm) on Bottom Overlay And Pad C10-1(17.771mm,4.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (18.23mm,4.411mm)(18.23mm,5.92mm) on Bottom Overlay And Pad C10-2(17.771mm,5.56mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (17.317mm,5.92mm)(18.23mm,5.92mm) on Bottom Overlay And Pad C10-2(17.771mm,5.56mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.317mm,4.411mm)(17.317mm,5.92mm) on Bottom Overlay And Pad C10-2(17.771mm,5.56mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (12.059mm,6.599mm)(12.059mm,8.108mm) on Bottom Overlay And Pad C11-1(11.6mm,6.948mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (11.146mm,6.599mm)(12.059mm,6.599mm) on Bottom Overlay And Pad C11-1(11.6mm,6.948mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (11.146mm,6.599mm)(11.146mm,8.108mm) on Bottom Overlay And Pad C11-1(11.6mm,6.948mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (12.059mm,6.599mm)(12.059mm,8.108mm) on Bottom Overlay And Pad C11-2(11.6mm,7.748mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.146mm,8.108mm)(12.059mm,8.108mm) on Bottom Overlay And Pad C11-2(11.6mm,7.748mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (11.146mm,6.599mm)(11.146mm,8.108mm) on Bottom Overlay And Pad C11-2(11.6mm,7.748mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (13.3171mm,6.913mm)(14.3841mm,7.98mm) on Bottom Overlay And Pad C9-1(13.2393mm,7.4843mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (12.6715mm,7.5586mm)(13.7385mm,8.6256mm) on Bottom Overlay And Pad C9-1(13.2393mm,7.4843mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (12.6715mm,7.5586mm)(13.3171mm,6.913mm) on Bottom Overlay And Pad C9-1(13.2393mm,7.4843mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (13.7385mm,8.6256mm)(14.3841mm,7.98mm) on Bottom Overlay And Pad C9-2(13.805mm,8.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (13.3171mm,6.913mm)(14.3841mm,7.98mm) on Bottom Overlay And Pad C9-2(13.805mm,8.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (12.6715mm,7.5586mm)(13.7385mm,8.6256mm) on Bottom Overlay And Pad C9-2(13.805mm,8.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (14.802mm,7.779mm)(14.802mm,8.692mm) on Bottom Overlay And Pad C8-1(15.151mm,8.238mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (14.802mm,7.779mm)(16.311mm,7.779mm) on Bottom Overlay And Pad C8-1(15.151mm,8.238mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (14.802mm,8.692mm)(16.311mm,8.692mm) on Bottom Overlay And Pad C8-1(15.151mm,8.238mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.311mm,7.779mm)(16.311mm,8.692mm) on Bottom Overlay And Pad C8-2(15.951mm,8.238mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (14.802mm,7.779mm)(16.311mm,7.779mm) on Bottom Overlay And Pad C8-2(15.951mm,8.238mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (14.802mm,8.692mm)(16.311mm,8.692mm) on Bottom Overlay And Pad C8-2(15.951mm,8.238mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (18.23mm,6.331mm)(18.23mm,7.84mm) on Bottom Overlay And Pad C5-1(17.771mm,6.68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (17.317mm,6.331mm)(18.23mm,6.331mm) on Bottom Overlay And Pad C5-1(17.771mm,6.68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.317mm,6.331mm)(17.317mm,7.84mm) on Bottom Overlay And Pad C5-1(17.771mm,6.68mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (18.23mm,6.331mm)(18.23mm,7.84mm) on Bottom Overlay And Pad C5-2(17.771mm,7.48mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (17.317mm,7.84mm)(18.23mm,7.84mm) on Bottom Overlay And Pad C5-2(17.771mm,7.48mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.317mm,6.331mm)(17.317mm,7.84mm) on Bottom Overlay And Pad C5-2(17.771mm,7.48mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.558mm,27.939mm)(14.558mm,28.852mm) on Bottom Overlay And Pad C1-2(14.198mm,28.398mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (13.049mm,28.852mm)(14.558mm,28.852mm) on Bottom Overlay And Pad C1-2(14.198mm,28.398mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (13.049mm,27.939mm)(14.558mm,27.939mm) on Bottom Overlay And Pad C1-2(14.198mm,28.398mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Track (13.049mm,27.939mm)(13.049mm,28.852mm) on Bottom Overlay And Pad C1-1(13.398mm,28.398mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (13.049mm,28.852mm)(14.558mm,28.852mm) on Bottom Overlay And Pad C1-1(13.398mm,28.398mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (13.049mm,27.939mm)(14.558mm,27.939mm) on Bottom Overlay And Pad C1-1(13.398mm,28.398mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (10.825mm,17.571mm)(10.825mm,29.871mm) on Bottom Overlay And Pad D9-3(10.825mm,23.071mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (10.825mm,17.571mm)(10.825mm,29.871mm) on Bottom Overlay And Pad D9-2(10.825mm,24.271mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (10.825mm,17.571mm)(10.825mm,29.871mm) on Bottom Overlay And Pad D9-6(10.825mm,25.471mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (1.025mm,17.571mm)(1.025mm,29.871mm) on Bottom Overlay And Pad D9-8(1.025mm,25.471mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (1.025mm,17.571mm)(1.025mm,29.871mm) on Bottom Overlay And Pad D9-7(1.025mm,24.271mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (1.025mm,17.571mm)(1.025mm,29.871mm) on Bottom Overlay And Pad D9-1(1.025mm,23.071mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (10.825mm,17.571mm)(10.825mm,29.871mm) on Bottom Overlay And Pad D9-1(11.025mm,28.321mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (10.825mm,17.571mm)(10.825mm,29.871mm) on Bottom Overlay And Pad D9-1(11.025mm,21.121mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (1.025mm,17.571mm)(1.025mm,29.871mm) on Bottom Overlay And Pad D9-1(0.825mm,21.121mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (1.025mm,17.571mm)(1.025mm,29.871mm) on Bottom Overlay And Pad D9-1(0.825mm,28.321mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (1.025mm,17.571mm)(10.825mm,17.571mm) on Bottom Overlay And Pad D9-11(7.745mm,17.196mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (1.025mm,17.571mm)(10.825mm,17.571mm) on Bottom Overlay And Pad D9-12(4.105mm,17.196mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.546mm,22.962mm)(23.246mm,22.962mm) on Bottom Overlay And Pad D2-1(20.746mm,23.762mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.546mm,24.562mm)(23.246mm,24.562mm) on Bottom Overlay And Pad D2-1(20.746mm,23.762mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.546mm,22.962mm)(23.246mm,22.962mm) on Bottom Overlay And Pad D2-2(24.046mm,23.762mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.546mm,24.562mm)(23.246mm,24.562mm) on Bottom Overlay And Pad D2-2(24.046mm,23.762mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.534mm,25.076mm)(23.234mm,25.076mm) on Bottom Overlay And Pad D3-1(20.734mm,25.876mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.534mm,26.676mm)(23.234mm,26.676mm) on Bottom Overlay And Pad D3-1(20.734mm,25.876mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.534mm,25.076mm)(23.234mm,25.076mm) on Bottom Overlay And Pad D3-2(24.034mm,25.876mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.534mm,26.676mm)(23.234mm,26.676mm) on Bottom Overlay And Pad D3-2(24.034mm,25.876mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
Rule Violations :257

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-9(13.76mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-10(14.26mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-11(14.76mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-30(14.76mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-31(14.26mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-32(13.76mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-13(15.76mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-14(16.26mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-15(16.76mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-26(16.76mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-27(16.26mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-28(15.76mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-17(17.91mm,4.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-18(17.91mm,4.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-20(17.91mm,5.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-21(17.91mm,6.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-22(17.91mm,6.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-24(17.91mm,7.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-19(17.91mm,5.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-23(17.91mm,7.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-7(13.11mm,4.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-8(13.11mm,4.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-12(15.26mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-3(13.11mm,6.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-4(13.11mm,6.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-5(13.11mm,5.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-1(13.11mm,7.76mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-29(15.26mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-16(17.26mm,3.61mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-25(17.26mm,8.41mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-2(13.11mm,7.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0218mm < 0.254mm) Between Pad D6-6(13.11mm,5.26mm) on Top Layer And Pad D6-33(15.51mm,6.01mm) on Top Layer [Top Solder] Mask Sliver [0.0218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-31(14.26mm,8.41mm) on Top Layer And Pad D6-32(13.76mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0418mm < 0.254mm) Between Pad D6-1(13.11mm,7.76mm) on Top Layer And Pad D6-32(13.76mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0418mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-30(14.76mm,8.41mm) on Top Layer And Pad D6-31(14.26mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-29(15.26mm,8.41mm) on Top Layer And Pad D6-30(14.76mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-28(15.76mm,8.41mm) on Top Layer And Pad D6-29(15.26mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-27(16.26mm,8.41mm) on Top Layer And Pad D6-28(15.76mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-26(16.76mm,8.41mm) on Top Layer And Pad D6-27(16.26mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-25(17.26mm,8.41mm) on Top Layer And Pad D6-26(16.76mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0418mm < 0.254mm) Between Pad D6-24(17.91mm,7.76mm) on Top Layer And Pad D6-25(17.26mm,8.41mm) on Top Layer [Top Solder] Mask Sliver [0.0418mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-23(17.91mm,7.26mm) on Top Layer And Pad D6-24(17.91mm,7.76mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-22(17.91mm,6.76mm) on Top Layer And Pad D6-23(17.91mm,7.26mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-21(17.91mm,6.26mm) on Top Layer And Pad D6-22(17.91mm,6.76mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-20(17.91mm,5.76mm) on Top Layer And Pad D6-21(17.91mm,6.26mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-19(17.91mm,5.26mm) on Top Layer And Pad D6-20(17.91mm,5.76mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-18(17.91mm,4.76mm) on Top Layer And Pad D6-19(17.91mm,5.26mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-17(17.91mm,4.26mm) on Top Layer And Pad D6-18(17.91mm,4.76mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0418mm < 0.254mm) Between Pad D6-16(17.26mm,3.61mm) on Top Layer And Pad D6-17(17.91mm,4.26mm) on Top Layer [Top Solder] Mask Sliver [0.0418mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-15(16.76mm,3.61mm) on Top Layer And Pad D6-16(17.26mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-14(16.26mm,3.61mm) on Top Layer And Pad D6-15(16.76mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-13(15.76mm,3.61mm) on Top Layer And Pad D6-14(16.26mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-12(15.26mm,3.61mm) on Top Layer And Pad D6-13(15.76mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-11(14.76mm,3.61mm) on Top Layer And Pad D6-12(15.26mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-10(14.26mm,3.61mm) on Top Layer And Pad D6-11(14.76mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-9(13.76mm,3.61mm) on Top Layer And Pad D6-10(14.26mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0418mm < 0.254mm) Between Pad D6-8(13.11mm,4.26mm) on Top Layer And Pad D6-9(13.76mm,3.61mm) on Top Layer [Top Solder] Mask Sliver [0.0418mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-7(13.11mm,4.76mm) on Top Layer And Pad D6-8(13.11mm,4.26mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-6(13.11mm,5.26mm) on Top Layer And Pad D6-7(13.11mm,4.76mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-5(13.11mm,5.76mm) on Top Layer And Pad D6-6(13.11mm,5.26mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-4(13.11mm,6.26mm) on Top Layer And Pad D6-5(13.11mm,5.76mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-3(13.11mm,6.76mm) on Top Layer And Pad D6-4(13.11mm,6.26mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-2(13.11mm,7.26mm) on Top Layer And Pad D6-3(13.11mm,6.76mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D6-1(13.11mm,7.76mm) on Top Layer And Pad D6-2(13.11mm,7.26mm) on Top Layer [Top Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R7-1(11.61mm,2.66mm) on Top Layer And Pad R7-2(11.61mm,1.86mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R3-1(4.809mm,3.04mm) on Top Layer And Pad R3-2(4.809mm,3.84mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R2-1(2.818mm,3.742mm) on Top Layer And Pad R2-2(3.618mm,3.742mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT1-3(3.529mm,2mm) on Top Layer And Pad VT1-2(3.329mm,2.65mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad VT1-3(3.529mm,2mm) on Top Layer And Pad VT1-1(3.729mm,2.65mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C2-1(6.411mm,5.562mm) on Top Layer And Pad C2-2(6.411mm,6.362mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C13-1(18.331mm,9.671mm) on Top Layer And Pad C13-2(17.531mm,9.671mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R6-2(10.351mm,1.86mm) on Top Layer And Pad R6-1(10.351mm,2.66mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R5-2(9.081mm,1.86mm) on Top Layer And Pad R5-1(9.081mm,2.66mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R4-2(7.815mm,1.86mm) on Top Layer And Pad R4-1(7.815mm,2.66mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad R1-2(18.97mm,28.53mm) on Top Layer And Pad R1-1(18.97mm,29.33mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad T1-1(17.15mm,28.92mm) on Top Layer And Pad T1-3(16.5mm,29.12mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad T1-2(17.15mm,29.32mm) on Top Layer And Pad T1-3(16.5mm,29.12mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J1-1(21.24mm,24.38mm) on Top Layer And Pad J1-2(22.765mm,25.855mm) on Top Layer [Top Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2468mm < 0.254mm) Between Pad J1-1(21.24mm,24.38mm) on Top Layer And Pad J1-2(22.765mm,22.905mm) on Top Layer [Top Solder] Mask Sliver [0.2468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0553mm < 0.254mm) Between Via (19.155mm,21.408mm) from Top Layer to Bottom Layer And Pad D1-29(17.8mm,21.07mm) on Top Layer [Top Solder] Mask Sliver [0.0553mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C4-2(9.442mm,6.259mm) on Top Layer And Pad C4-1(8.642mm,6.259mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C3-2(9.437mm,7.768mm) on Top Layer And Pad C3-1(8.637mm,7.768mm) on Top Layer [Top Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C7-2(23.02mm,20.6mm) on Bottom Layer And Pad C7-1(23.02mm,19.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1568mm < 0.254mm) Between Pad D7-3(21.87mm,20.92mm) on Bottom Layer And Pad D7-2(21.04mm,20.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1568mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D7-1(21.04mm,20.27mm) on Bottom Layer And Pad D7-2(21.04mm,20.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1568mm < 0.254mm) Between Pad D7-4(21.87mm,20.27mm) on Bottom Layer And Pad D7-1(21.04mm,20.27mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1568mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D7-4(21.87mm,20.27mm) on Bottom Layer And Pad D7-3(21.87mm,20.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0968mm < 0.254mm) Between Pad XTAL2-GND(18.548mm,10.818mm) on Bottom Layer And Pad XTAL2-2(18.548mm,9.768mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0968mm < 0.254mm) Between Pad XTAL2-GND(17.198mm,9.768mm) on Bottom Layer And Pad XTAL2-1(17.198mm,10.818mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C12-2(13.056mm,10.55mm) on Bottom Layer And Pad C12-1(12.256mm,10.55mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C10-2(17.771mm,5.56mm) on Bottom Layer And Pad C10-1(17.771mm,4.76mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C11-2(11.6mm,7.748mm) on Bottom Layer And Pad C11-1(11.6mm,6.948mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C9-2(13.805mm,8.05mm) on Bottom Layer And Pad C9-1(13.2393mm,7.4843mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C8-2(15.951mm,8.238mm) on Bottom Layer And Pad C8-1(15.151mm,8.238mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C5-2(17.771mm,7.48mm) on Bottom Layer And Pad C5-1(17.771mm,6.68mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad C1-1(13.398mm,28.398mm) on Bottom Layer And Pad C1-2(14.198mm,28.398mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D9-2(10.825mm,24.271mm) on Bottom Layer And Pad D9-3(10.825mm,23.071mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D9-6(10.825mm,25.471mm) on Bottom Layer And Pad D9-2(10.825mm,24.271mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D9-7(1.025mm,24.271mm) on Bottom Layer And Pad D9-8(1.025mm,25.471mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1968mm < 0.254mm) Between Pad D9-1(1.025mm,23.071mm) on Bottom Layer And Pad D9-7(1.025mm,24.271mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1968mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D4-13(11.709mm,13.359mm) on Bottom Layer And Pad D4-14(11.309mm,14.259mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-1(11.309mm,14.759mm) on Bottom Layer And Pad D4-14(11.309mm,14.259mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D4-2(11.709mm,15.659mm) on Bottom Layer And Pad D4-1(11.309mm,14.759mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-3(12.209mm,15.659mm) on Bottom Layer And Pad D4-2(11.709mm,15.659mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D4-15(12.709mm,14.509mm) on Bottom Layer And Pad D4-2(11.709mm,15.659mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-4(12.709mm,15.659mm) on Bottom Layer And Pad D4-3(12.209mm,15.659mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-5(13.209mm,15.659mm) on Bottom Layer And Pad D4-4(12.709mm,15.659mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-6(13.709mm,15.659mm) on Bottom Layer And Pad D4-5(13.209mm,15.659mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D4-7(14.109mm,14.759mm) on Bottom Layer And Pad D4-6(13.709mm,15.659mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D4-15(12.709mm,14.509mm) on Bottom Layer And Pad D4-6(13.709mm,15.659mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-8(14.109mm,14.259mm) on Bottom Layer And Pad D4-7(14.109mm,14.759mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1267mm < 0.254mm) Between Pad D4-9(13.709mm,13.359mm) on Bottom Layer And Pad D4-8(14.109mm,14.259mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1267mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D4-15(12.709mm,14.509mm) on Bottom Layer And Pad D4-9(13.709mm,13.359mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-10(13.209mm,13.359mm) on Bottom Layer And Pad D4-9(13.709mm,13.359mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-11(12.709mm,13.359mm) on Bottom Layer And Pad D4-10(13.209mm,13.359mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-12(12.209mm,13.359mm) on Bottom Layer And Pad D4-11(12.709mm,13.359mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0468mm < 0.254mm) Between Pad D4-13(11.709mm,13.359mm) on Bottom Layer And Pad D4-12(12.209mm,13.359mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0468mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.0416mm < 0.254mm) Between Pad D4-15(12.709mm,14.509mm) on Bottom Layer And Pad D4-13(11.709mm,13.359mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.0416mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1618mm < 0.254mm) Between Pad Free-1(23.5mm,28.5mm) on Multi-Layer And Pad *11-1(21.77mm,30mm) on Multi-Layer [Top Solder] Mask Sliver [0.1618mm] / [Bottom Solder] Mask Sliver [0.1618mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1618mm < 0.254mm) Between Pad Free-1(23.5mm,28.5mm) on Multi-Layer And Pad *11-1(21.77mm,29.2mm) on Multi-Layer [Top Solder] Mask Sliver [0.1618mm] / [Bottom Solder] Mask Sliver [0.1618mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1618mm < 0.254mm) Between Area Fill (21.17mm,29mm) (22.37mm,29.8mm) on Top Solder And Pad Free-1(23.5mm,28.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.1618mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1618mm < 0.254mm) Between Area Fill (21.17mm,29mm) (22.37mm,29.8mm) on Bottom Solder And Pad Free-1(23.5mm,28.5mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.1618mm]
Rule Violations :122

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *14-1(15.43mm,0.8mm) on Multi-Layer And Pad *14-1(15.43mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *7-1(25mm,19.33mm) on Multi-Layer And Pad *7-1(24.2mm,19.33mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *8-1(25mm,20.6mm) on Multi-Layer And Pad *8-1(24.2mm,20.6mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *9-1(14.16mm,0mm) on Multi-Layer And Pad *9-1(14.16mm,0.8mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *16-1(17.97mm,0.8mm) on Multi-Layer And Pad *16-1(17.97mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *2-1(5.27mm,0.8mm) on Multi-Layer And Pad *2-1(5.27mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *12-1(12.89mm,0.8mm) on Multi-Layer And Pad *12-1(12.89mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *15-1(16.7mm,0.8mm) on Multi-Layer And Pad *15-1(16.7mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *13-1(11.62mm,0.8mm) on Multi-Layer And Pad *13-1(11.62mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *10-1(20.5mm,29.2mm) on Multi-Layer And Pad *10-1(20.5mm,30mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *11-1(21.77mm,29.2mm) on Multi-Layer And Pad *11-1(21.77mm,30mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *4-1(7.81mm,0.8mm) on Multi-Layer And Pad *4-1(7.81mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *5-1(9.08mm,0.8mm) on Multi-Layer And Pad *5-1(9.08mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *6-1(10.35mm,0.8mm) on Multi-Layer And Pad *6-1(10.35mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *3-1(6.54mm,0.8mm) on Multi-Layer And Pad *3-1(6.54mm,0mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Pad *1-1(4mm,0.8mm) on Multi-Layer And Pad *1-1(4mm,0mm) on Multi-Layer 
Rule Violations :16

Processing Rule : Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (InNet('3V3'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.022mm,3.158mm)(19.5mm,3.158mm) on Top Layer And Pad J2-GND(19.5mm,3.158mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.5mm,5.258mm)(24.367mm,5.258mm) on Top Layer And Pad J2-1(19.5mm,5.258mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Bottom Layer And Pad *14-1(15.43mm,0mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Multi-Layer And Pad *14-1(15.43mm,0mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Bottom Layer And Pad *14-1(15.43mm,0.8mm) on Multi-Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Multi-Layer And Pad *14-1(15.43mm,0.8mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.0222mm < 0.1mm) Between Track (17.785mm,19.547mm)(20.502mm,22.264mm) on Signal Layer 1 And Via (19.155mm,21.408mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Multi-Layer And Track (15.43mm,0.8mm)(16.03mm,1.4mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.022mm,3.158mm)(19.5mm,3.158mm) on Top Layer And Track (19.702mm,3.158mm)(24.2mm,3.158mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (17.914mm,5.255mm)(19.497mm,5.255mm) on Top Layer And Track (19.5mm,5.258mm)(24.367mm,5.258mm) on Top Layer 
Rule Violations :10

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint:  
   Violation between Un-Routed Net Constraint: Net Net*14_1 Between Pad *14-1(15.43mm,0mm) on Multi-Layer And Pad *14-1(15.43mm,0.8mm) on Multi-Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (20.46mm,16.858mm)(24.4mm,16.858mm) on Top Layer And Pad J2-12(20.46mm,16.858mm) on Top Layer Location : [X = 45.86mm][Y = 42.258mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,12.158mm)(21.76mm,14.658mm) on Top Layer And Pad J2-9(21.76mm,14.658mm) on Top Layer Location : [X = 47.16mm][Y = 40.058mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,14.658mm)(24.4mm,14.658mm) on Top Layer And Pad J2-9(21.76mm,14.658mm) on Top Layer Location : [X = 47.16mm][Y = 40.058mm]
   Violation between Short-Circuit Constraint: Between Track (24.4mm,9.958mm)(24.4mm,12.158mm) on Top Layer And Pad J2-6(24.4mm,9.958mm) on Top Layer Location : [X = 49.8mm][Y = 35.358mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,9.958mm)(24.4mm,9.958mm) on Top Layer And Pad J2-6(24.4mm,9.958mm) on Top Layer Location : [X = 49.8mm][Y = 35.358mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,7.458mm)(21.76mm,9.958mm) on Top Layer And Pad J2-4(21.76mm,7.458mm) on Top Layer Location : [X = 47.16mm][Y = 32.858mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,7.458mm)(24.4mm,7.458mm) on Top Layer And Pad J2-4(21.76mm,7.458mm) on Top Layer Location : [X = 47.16mm][Y = 32.858mm]
   Violation between Short-Circuit Constraint: Between Track (19.022mm,3.158mm)(19.5mm,3.158mm) on Top Layer And Pad J2-GND(19.5mm,3.158mm) on Top Layer Location : [X = 44.826mm][Y = 28.558mm]
   Violation between Short-Circuit Constraint: Between Track (19.702mm,3.158mm)(24.2mm,3.158mm) on Top Layer And Pad J2-GND(19.5mm,3.158mm) on Top Layer Location : [X = 44.9mm][Y = 28.558mm]
   Violation between Short-Circuit Constraint: Between Track (19.5mm,5.258mm)(24.367mm,5.258mm) on Top Layer And Pad J2-1(19.5mm,5.258mm) on Top Layer Location : [X = 44.9mm][Y = 30.658mm]
   Violation between Short-Circuit Constraint: Between Track (24.4mm,3.158mm)(24.4mm,7.458mm) on Top Layer And Pad J2-2(24.4mm,3.158mm) on Top Layer Location : [X = 49.8mm][Y = 28.6569mm]
   Violation between Short-Circuit Constraint: Between Track (19.702mm,3.158mm)(24.2mm,3.158mm) on Top Layer And Pad J2-2(24.4mm,3.158mm) on Top Layer Location : [X = 49.8mm][Y = 28.558mm]
   Violation between Short-Circuit Constraint: Between Track (24.4mm,3.158mm)(24.4mm,7.458mm) on Top Layer And Pad J2-3(24.4mm,7.458mm) on Top Layer Location : [X = 49.8mm][Y = 32.858mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,7.458mm)(24.4mm,7.458mm) on Top Layer And Pad J2-3(24.4mm,7.458mm) on Top Layer Location : [X = 49.8mm][Y = 32.858mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,7.458mm)(21.76mm,9.958mm) on Top Layer And Pad J2-5(21.76mm,9.958mm) on Top Layer Location : [X = 47.16mm][Y = 35.358mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,9.958mm)(24.4mm,9.958mm) on Top Layer And Pad J2-5(21.76mm,9.958mm) on Top Layer Location : [X = 47.16mm][Y = 35.358mm]
   Violation between Short-Circuit Constraint: Between Track (24.4mm,9.958mm)(24.4mm,12.158mm) on Top Layer And Pad J2-7(24.4mm,12.158mm) on Top Layer Location : [X = 49.8mm][Y = 37.558mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,12.158mm)(24.4mm,12.158mm) on Top Layer And Pad J2-7(24.4mm,12.158mm) on Top Layer Location : [X = 49.8mm][Y = 37.558mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,12.158mm)(21.76mm,14.658mm) on Top Layer And Pad J2-8(21.76mm,12.158mm) on Top Layer Location : [X = 47.16mm][Y = 37.558mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,12.158mm)(24.4mm,12.158mm) on Top Layer And Pad J2-8(21.76mm,12.158mm) on Top Layer Location : [X = 47.16mm][Y = 37.558mm]
   Violation between Short-Circuit Constraint: Between Track (24.4mm,14.658mm)(24.4mm,16.858mm) on Top Layer And Pad J2-10(24.4mm,14.658mm) on Top Layer Location : [X = 49.8mm][Y = 40.058mm]
   Violation between Short-Circuit Constraint: Between Track (21.76mm,14.658mm)(24.4mm,14.658mm) on Top Layer And Pad J2-10(24.4mm,14.658mm) on Top Layer Location : [X = 49.8mm][Y = 40.058mm]
   Violation between Short-Circuit Constraint: Between Track (24.4mm,14.658mm)(24.4mm,16.858mm) on Top Layer And Pad J2-11(24.4mm,16.858mm) on Top Layer Location : [X = 49.8mm][Y = 42.258mm]
   Violation between Short-Circuit Constraint: Between Track (20.46mm,16.858mm)(24.4mm,16.858mm) on Top Layer And Pad J2-11(24.4mm,16.858mm) on Top Layer Location : [X = 49.8mm][Y = 42.258mm]
   Violation between Short-Circuit Constraint: Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Bottom Layer And Pad *14-1(15.43mm,0mm) on Multi-Layer Location : [X = 40.83mm][Y = 25.5513mm]
   Violation between Short-Circuit Constraint: Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Multi-Layer And Pad *14-1(15.43mm,0mm) on Multi-Layer Location : [X = 40.83mm][Y = 25.5513mm]
   Violation between Short-Circuit Constraint: Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Bottom Layer And Pad *14-1(15.43mm,0.8mm) on Multi-Layer Location : [X = 40.83mm][Y = 26.2mm]
   Violation between Short-Circuit Constraint: Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Multi-Layer And Pad *14-1(15.43mm,0.8mm) on Multi-Layer Location : [X = 40.83mm][Y = 26.2mm]
   Violation between Short-Circuit Constraint: Between Area Fill (14.83mm,0.2mm) (16.03mm,1mm) on Multi-Layer And Track (15.43mm,0.8mm)(16.03mm,1.4mm) on Top Layer Location : [X = 40.979mm][Y = 26.349mm]
   Violation between Short-Circuit Constraint: Between Track (19.022mm,3.158mm)(19.5mm,3.158mm) on Top Layer And Track (19.702mm,3.158mm)(24.2mm,3.158mm) on Top Layer Location : [X = 44.8259mm][Y = 28.558mm]
   Violation between Short-Circuit Constraint: Between Track (17.914mm,5.255mm)(19.497mm,5.255mm) on Top Layer And Track (19.5mm,5.258mm)(24.367mm,5.258mm) on Top Layer Location : [X = 44.8569mm][Y = 30.655mm]
Rule Violations :31

Processing Rule : Clearance Constraint (Gap=0.15mm) ((Net = 'NetD4_19')),(All)
Rule Violations :0


Violations Detected : 441
Time Elapsed        : 00:00:01