
.//main.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_start>:
40000000:	40 00 00 b4 	call  400002d0 <clear_stack_pointers>
40000004:	01 00 00 00 	nop 

40000008 <CORTOS_SET_PSR>:
40000008:	21 00 00 04 	sethi  %hi(0x1000), %l0
4000000c:	a0 14 20 e0 	or  %l0, 0xe0, %l0	! 10e0 <__DYNAMIC+0x10e0>
40000010:	81 88 00 10 	mov  %l0, %psr

40000014 <COROTS_WIMSET>:
40000014:	a0 10 20 01 	mov  1, %l0
40000018:	81 94 20 00 	mov  %l0, %wim
4000001c:	21 10 00 28 	sethi  %hi(0x4000a000), %l0
40000020:	a0 14 20 00 	mov  %l0, %l0	! 4000a000 <trap_table_base>
40000024:	81 9c 20 00 	mov  %l0, %tbr

40000028 <CORTOS_READ_CORE_THREAD_ID>:
40000028:	a3 47 40 00 	rd  %asr29, %l1

4000002c <CORTOS_SETUP_THREADS>:
4000002c:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000030:	80 a4 40 12 	cmp  %l1, %l2
40000034:	12 80 00 32 	bne  400000fc <SETUP_THREAD_0_1>
40000038:	01 00 00 00 	nop 
4000003c:	1d 10 00 63 	sethi  %hi(0x40018c00), %sp
40000040:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 40018fa0 <ajit_global_sw_trap_handlers+0x6d10>
40000044:	bc 10 00 00 	mov  %g0, %fp
40000048:	05 10 00 46 	sethi  %hi(0x40011800), %g2
4000004c:	84 10 a0 78 	or  %g2, 0x78, %g2	! 40011878 <INIT_BY_00_DONE>
40000050:	c4 00 80 00 	ld  [ %g2 ], %g2
40000054:	86 10 20 00 	clr  %g3
40000058:	c6 20 80 00 	st  %g3, [ %g2 ]
4000005c:	05 10 00 46 	sethi  %hi(0x40011800), %g2
40000060:	84 10 a0 74 	or  %g2, 0x74, %g2	! 40011874 <PT_FLAG>
40000064:	c4 00 80 00 	ld  [ %g2 ], %g2
40000068:	86 10 20 00 	clr  %g3
4000006c:	c6 20 80 00 	st  %g3, [ %g2 ]
40000070:	40 00 00 6d 	call  40000224 <__cortos_init_region_to_zero>
40000074:	01 00 00 00 	nop 
40000078:	40 00 1f e2 	call  40008000 <page_table_setup>
4000007c:	01 00 00 00 	nop 
40000080:	2d 10 00 46 	sethi  %hi(0x40011800), %l6
40000084:	ac 15 a0 74 	or  %l6, 0x74, %l6	! 40011874 <PT_FLAG>
40000088:	ec 05 80 00 	ld  [ %l6 ], %l6
4000008c:	ae 10 20 01 	mov  1, %l7
40000090:	ee 25 80 00 	st  %l7, [ %l6 ]
40000094:	40 00 20 e3 	call  40008420 <set_context_table_pointer>
40000098:	01 00 00 00 	nop 
4000009c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
400000a0:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
400000a4:	40 00 00 be 	call  4000039c <cortos_init_locks>
400000a8:	01 00 00 00 	nop 
400000ac:	40 00 03 d1 	call  40000ff0 <__cortos_bpool>
400000b0:	01 00 00 00 	nop 
400000b4:	40 00 12 3b 	call  400049a0 <cortos_init_hw_traps>
400000b8:	01 00 00 00 	nop 
400000bc:	40 00 12 3c 	call  400049ac <cortos_init_sw_traps>
400000c0:	01 00 00 00 	nop 
400000c4:	40 00 11 f1 	call  40004888 <cortos_init_printing>
400000c8:	01 00 00 00 	nop 
400000cc:	40 00 01 01 	call  400004d0 <cortos_init_logging>
400000d0:	01 00 00 00 	nop 
400000d4:	40 00 01 43 	call  400005e0 <setup>
400000d8:	01 00 00 00 	nop 
400000dc:	05 10 00 46 	sethi  %hi(0x40011800), %g2
400000e0:	84 10 a0 78 	or  %g2, 0x78, %g2	! 40011878 <INIT_BY_00_DONE>
400000e4:	c4 00 80 00 	ld  [ %g2 ], %g2
400000e8:	86 10 20 01 	mov  1, %g3
400000ec:	c6 20 80 00 	st  %g3, [ %g2 ]
400000f0:	a3 47 40 00 	rd  %asr29, %l1
400000f4:	10 80 00 28 	b  40000194 <CORTOS_START_THREADS>
400000f8:	01 00 00 00 	nop 

400000fc <SETUP_THREAD_0_1>:
400000fc:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000100:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <ajit_global_sw_trap_handlers+0x1050dd71>
40000104:	80 a4 40 12 	cmp  %l1, %l2
40000108:	12 80 00 6e 	bne  400002c0 <CORTOS_HALT_ERROR>
4000010c:	01 00 00 00 	nop 
40000110:	1d 10 00 6f 	sethi  %hi(0x4001bc00), %sp
40000114:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 4001bfa0 <ajit_global_sw_trap_handlers+0x9d10>
40000118:	bc 10 00 00 	mov  %g0, %fp
4000011c:	40 00 00 5f 	call  40000298 <__cortos_wait_for_init_by_00>
40000120:	01 00 00 00 	nop 
40000124:	10 80 00 10 	b  40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>
40000128:	01 00 00 00 	nop 

4000012c <AFTER_PTABLE_SETUP>:
4000012c:	2d 10 00 46 	sethi  %hi(0x40011800), %l6
40000130:	ac 15 a0 74 	or  %l6, 0x74, %l6	! 40011874 <PT_FLAG>
40000134:	ec 05 80 00 	ld  [ %l6 ], %l6
40000138:	ee 05 80 00 	ld  [ %l6 ], %l7
4000013c:	b0 10 20 01 	mov  1, %i0
40000140:	80 a6 00 17 	cmp  %i0, %l7
40000144:	12 bf ff fa 	bne  4000012c <AFTER_PTABLE_SETUP>
40000148:	01 00 00 00 	nop 
4000014c:	40 00 20 b5 	call  40008420 <set_context_table_pointer>
40000150:	01 00 00 00 	nop 
40000154:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000158:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
4000015c:	10 80 00 0e 	b  40000194 <CORTOS_START_THREADS>
40000160:	01 00 00 00 	nop 

40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>:
40000164:	2d 10 00 46 	sethi  %hi(0x40011800), %l6
40000168:	ac 15 a0 74 	or  %l6, 0x74, %l6	! 40011874 <PT_FLAG>
4000016c:	ec 05 80 00 	ld  [ %l6 ], %l6
40000170:	ee 05 80 00 	ld  [ %l6 ], %l7
40000174:	b0 10 20 01 	mov  1, %i0
40000178:	80 a6 00 17 	cmp  %i0, %l7
4000017c:	12 bf ff fa 	bne  40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>
40000180:	01 00 00 00 	nop 
40000184:	40 00 20 a7 	call  40008420 <set_context_table_pointer>
40000188:	01 00 00 00 	nop 
4000018c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000190:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N

40000194 <CORTOS_START_THREADS>:
40000194:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000198:	80 a4 40 12 	cmp  %l1, %l2
4000019c:	12 80 00 06 	bne  400001b4 <EXECUTE_THREAD_0_1>
400001a0:	01 00 00 00 	nop 
400001a4:	40 00 01 28 	call  40000644 <main_00>
400001a8:	01 00 00 00 	nop 

400001ac <START_THREAD_0_0_LOOP>:
400001ac:	10 80 00 47 	b  400002c8 <CORTOS_HALT_OKAY>
400001b0:	01 00 00 00 	nop 

400001b4 <EXECUTE_THREAD_0_1>:
400001b4:	25 14 14 80 	sethi  %hi(0x50520000), %l2
400001b8:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <ajit_global_sw_trap_handlers+0x1050dd71>
400001bc:	80 a4 40 12 	cmp  %l1, %l2
400001c0:	12 80 00 40 	bne  400002c0 <CORTOS_HALT_ERROR>
400001c4:	01 00 00 00 	nop 
400001c8:	40 00 01 81 	call  400007cc <main_01>
400001cc:	01 00 00 00 	nop 

400001d0 <START_THREAD_0_1_LOOP>:
400001d0:	10 80 00 3e 	b  400002c8 <CORTOS_HALT_OKAY>
400001d4:	01 00 00 00 	nop 

400001d8 <__cortos_clear_stack_pointers>:
400001d8:	81 90 00 00 	mov  %g0, %wim
400001dc:	9c 10 00 00 	mov  %g0, %sp
400001e0:	81 e0 00 00 	save 
400001e4:	9c 10 00 00 	mov  %g0, %sp
400001e8:	81 e0 00 00 	save 
400001ec:	9c 10 00 00 	mov  %g0, %sp
400001f0:	81 e0 00 00 	save 
400001f4:	9c 10 00 00 	mov  %g0, %sp
400001f8:	81 e0 00 00 	save 
400001fc:	9c 10 00 00 	mov  %g0, %sp
40000200:	81 e0 00 00 	save 
40000204:	9c 10 00 00 	mov  %g0, %sp
40000208:	81 e0 00 00 	save 
4000020c:	9c 10 00 00 	mov  %g0, %sp
40000210:	81 e0 00 00 	save 
40000214:	9c 10 00 00 	mov  %g0, %sp
40000218:	81 e0 00 00 	save 
4000021c:	81 c3 e0 08 	retl 
40000220:	01 00 00 00 	nop 

40000224 <__cortos_init_region_to_zero>:
40000224:	21 10 00 48 	sethi  %hi(0x40012000), %l0
40000228:	a0 14 20 00 	mov  %l0, %l0	! 40012000 <loggingLockAddr>
4000022c:	25 10 00 4c 	sethi  %hi(0x40013000), %l2
40000230:	a4 14 a0 00 	mov  %l2, %l2	! 40013000 <ajit_global_sw_trap_handlers+0xd70>
40000234:	a4 24 a0 04 	sub  %l2, 4, %l2

40000238 <_cortos_zero_init_area_BssSection>:
40000238:	c0 2c 00 00 	clrb  [ %l0 ]
4000023c:	80 a4 00 12 	cmp  %l0, %l2
40000240:	12 bf ff fe 	bne  40000238 <_cortos_zero_init_area_BssSection>
40000244:	a0 04 20 01 	inc  %l0
40000248:	21 10 00 4c 	sethi  %hi(0x40013000), %l0
4000024c:	a0 14 20 00 	mov  %l0, %l0	! 40013000 <ajit_global_sw_trap_handlers+0xd70>
40000250:	25 10 00 50 	sethi  %hi(0x40014000), %l2
40000254:	a4 14 a0 00 	mov  %l2, %l2	! 40014000 <ajit_global_sw_trap_handlers+0x1d70>
40000258:	a4 24 a0 04 	sub  %l2, 4, %l2

4000025c <_cortos_zero_init_area_CacheableLocks>:
4000025c:	c0 2c 00 00 	clrb  [ %l0 ]
40000260:	80 a4 00 12 	cmp  %l0, %l2
40000264:	12 bf ff fe 	bne  4000025c <_cortos_zero_init_area_CacheableLocks>
40000268:	a0 04 20 01 	inc  %l0
4000026c:	21 10 00 50 	sethi  %hi(0x40014000), %l0
40000270:	a0 14 20 00 	mov  %l0, %l0	! 40014000 <ajit_global_sw_trap_handlers+0x1d70>
40000274:	25 10 00 54 	sethi  %hi(0x40015000), %l2
40000278:	a4 14 a0 00 	mov  %l2, %l2	! 40015000 <ajit_global_sw_trap_handlers+0x2d70>
4000027c:	a4 24 a0 04 	sub  %l2, 4, %l2

40000280 <_cortos_zero_init_area_NonCacheableLocks>:
40000280:	c0 2c 00 00 	clrb  [ %l0 ]
40000284:	80 a4 00 12 	cmp  %l0, %l2
40000288:	12 bf ff fe 	bne  40000280 <_cortos_zero_init_area_NonCacheableLocks>
4000028c:	a0 04 20 01 	inc  %l0
40000290:	81 c3 e0 08 	retl 
40000294:	01 00 00 00 	nop 

40000298 <__cortos_wait_for_init_by_00>:
40000298:	2d 10 00 46 	sethi  %hi(0x40011800), %l6
4000029c:	ac 15 a0 78 	or  %l6, 0x78, %l6	! 40011878 <INIT_BY_00_DONE>
400002a0:	ec 05 80 00 	ld  [ %l6 ], %l6

400002a4 <_CORTOS_WAIT_FOR_INIT_BY_00>:
400002a4:	ee 05 80 00 	ld  [ %l6 ], %l7
400002a8:	b0 10 20 01 	mov  1, %i0
400002ac:	80 a6 00 17 	cmp  %i0, %l7
400002b0:	12 bf ff fd 	bne  400002a4 <_CORTOS_WAIT_FOR_INIT_BY_00>
400002b4:	01 00 00 00 	nop 
400002b8:	81 c3 e0 08 	retl 
400002bc:	01 00 00 00 	nop 

400002c0 <CORTOS_HALT_ERROR>:
400002c0:	a1 80 20 01 	mov  1, %asr16
400002c4:	91 d0 20 00 	ta  0

400002c8 <CORTOS_HALT_OKAY>:
400002c8:	a1 80 20 00 	mov  %g0, %asr16
400002cc:	91 d0 20 00 	ta  0

400002d0 <clear_stack_pointers>:
400002d0:	81 90 00 00 	mov  %g0, %wim
400002d4:	9c 10 00 00 	mov  %g0, %sp
400002d8:	81 e0 00 00 	save 
400002dc:	9c 10 00 00 	mov  %g0, %sp
400002e0:	81 e0 00 00 	save 
400002e4:	9c 10 00 00 	mov  %g0, %sp
400002e8:	81 e0 00 00 	save 
400002ec:	9c 10 00 00 	mov  %g0, %sp
400002f0:	81 e0 00 00 	save 
400002f4:	9c 10 00 00 	mov  %g0, %sp
400002f8:	81 e0 00 00 	save 
400002fc:	9c 10 00 00 	mov  %g0, %sp
40000300:	81 e0 00 00 	save 
40000304:	9c 10 00 00 	mov  %g0, %sp
40000308:	81 e0 00 00 	save 
4000030c:	9c 10 00 00 	mov  %g0, %sp
40000310:	81 e0 00 00 	save 
40000314:	81 c3 e0 08 	retl 
40000318:	01 00 00 00 	nop 

4000031c <cortos_lock_acquire_buzy>:
4000031c:	9d e3 bf a0 	save  %sp, -96, %sp

40000320 <wait_for_lock>:
40000320:	e2 0e 00 00 	ldub  [ %i0 ], %l1
40000324:	80 94 40 00 	tst  %l1
40000328:	12 bf ff fe 	bne  40000320 <wait_for_lock>
4000032c:	01 00 00 00 	nop 

40000330 <try_to_lock>:
40000330:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
40000334:	80 94 40 00 	tst  %l1
40000338:	02 80 00 03 	be  40000344 <out>
4000033c:	01 00 00 00 	nop 
40000340:	30 bf ff f8 	b,a   40000320 <wait_for_lock>

40000344 <out>:
40000344:	b0 10 20 01 	mov  1, %i0	! 1 <__DYNAMIC+0x1>
40000348:	81 e8 00 00 	restore 
4000034c:	81 c3 e0 08 	retl 
40000350:	01 00 00 00 	nop 

40000354 <cortos_lock_acquire>:
40000354:	9d e3 bf a0 	save  %sp, -96, %sp

40000358 <try_to_lock_once>:
40000358:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
4000035c:	80 94 40 00 	tst  %l1
40000360:	02 80 00 03 	be  4000036c <lock_acquired>
40000364:	01 00 00 00 	nop 
40000368:	30 80 00 03 	b,a   40000374 <lock_not_acquired>

4000036c <lock_acquired>:
4000036c:	10 80 00 03 	b  40000378 <exit_cortos_lock_acquire>
40000370:	b0 10 20 01 	mov  1, %i0

40000374 <lock_not_acquired>:
40000374:	b0 10 00 00 	mov  %g0, %i0

40000378 <exit_cortos_lock_acquire>:
40000378:	81 e8 00 00 	restore 
4000037c:	81 c3 e0 08 	retl 
40000380:	01 00 00 00 	nop 

40000384 <cortos_lock_release>:
40000384:	9d e3 bf a0 	save  %sp, -96, %sp
40000388:	81 43 c0 00 	stbar 
4000038c:	c0 2e 00 00 	clrb  [ %i0 ]
40000390:	81 e8 00 00 	restore 
40000394:	81 c3 e0 08 	retl 
40000398:	01 00 00 00 	nop 

4000039c <cortos_init_locks>:
4000039c:	84 10 20 01 	mov  1, %g2	! 1 <__DYNAMIC+0x1>
400003a0:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400003a4:	c4 28 60 18 	stb  %g2, [ %g1 + 0x18 ]	! 40012018 <allocatedLocksNc>
400003a8:	05 10 00 50 	sethi  %hi(0x40014000), %g2
400003ac:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400003b0:	81 c3 e0 08 	retl 
400003b4:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]	! 40012010 <cortos_reservedLockAddr>

400003b8 <cortos_reserveLock>:
400003b8:	9d e3 bf a0 	save  %sp, -96, %sp
400003bc:	80 a6 20 00 	cmp  %i0, 0
400003c0:	22 80 00 1b 	be,a   4000042c <cortos_reserveLock+0x74>
400003c4:	03 10 00 46 	sethi  %hi(0x40011800), %g1
400003c8:	03 10 00 46 	sethi  %hi(0x40011800), %g1
400003cc:	39 10 00 48 	sethi  %hi(0x40012000), %i4
400003d0:	f0 00 60 80 	ld  [ %g1 + 0x80 ], %i0
400003d4:	b8 17 20 18 	or  %i4, 0x18, %i4
400003d8:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
400003dc:	7f ff ff d0 	call  4000031c <cortos_lock_acquire_buzy>
400003e0:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0	! 40012010 <cortos_reservedLockAddr>
400003e4:	82 10 00 1c 	mov  %i4, %g1
400003e8:	10 80 00 06 	b  40000400 <cortos_reserveLock+0x48>
400003ec:	84 10 20 00 	clr  %g2
400003f0:	84 00 a0 01 	inc  %g2
400003f4:	80 a0 a1 00 	cmp  %g2, 0x100
400003f8:	02 80 00 11 	be  4000043c <cortos_reserveLock+0x84>
400003fc:	82 00 60 01 	inc  %g1
40000400:	c6 48 40 00 	ldsb  [ %g1 ], %g3
40000404:	80 a0 e0 00 	cmp  %g3, 0
40000408:	12 bf ff fa 	bne  400003f0 <cortos_reserveLock+0x38>
4000040c:	b8 10 00 02 	mov  %g2, %i4
40000410:	86 10 20 01 	mov  1, %g3
40000414:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
40000418:	c6 28 40 00 	stb  %g3, [ %g1 ]
4000041c:	7f ff ff da 	call  40000384 <cortos_lock_release>
40000420:	b0 06 00 1c 	add  %i0, %i4, %i0
40000424:	81 c7 e0 08 	ret 
40000428:	81 e8 00 00 	restore 
4000042c:	39 10 00 48 	sethi  %hi(0x40012000), %i4
40000430:	f0 00 60 84 	ld  [ %g1 + 0x84 ], %i0
40000434:	10 bf ff e9 	b  400003d8 <cortos_reserveLock+0x20>
40000438:	b8 17 21 18 	or  %i4, 0x118, %i4
4000043c:	b8 10 21 00 	mov  0x100, %i4
40000440:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0
40000444:	7f ff ff d0 	call  40000384 <cortos_lock_release>
40000448:	b0 06 00 1c 	add  %i0, %i4, %i0
4000044c:	81 c7 e0 08 	ret 
40000450:	81 e8 00 00 	restore 

40000454 <cortos_freeLock>:
40000454:	9d e3 bf a0 	save  %sp, -96, %sp
40000458:	3b 10 00 46 	sethi  %hi(0x40011800), %i5
4000045c:	c2 07 60 84 	ld  [ %i5 + 0x84 ], %g1	! 40011884 <lockStartAddr>
40000460:	80 a0 40 18 	cmp  %g1, %i0
40000464:	18 80 00 05 	bgu  40000478 <cortos_freeLock+0x24>
40000468:	82 00 61 00 	add  %g1, 0x100, %g1
4000046c:	80 a6 00 01 	cmp  %i0, %g1
40000470:	0a 80 00 0e 	bcs  400004a8 <cortos_freeLock+0x54>
40000474:	39 10 00 48 	sethi  %hi(0x40012000), %i4
40000478:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
4000047c:	7f ff ff a8 	call  4000031c <cortos_lock_acquire_buzy>
40000480:	d0 07 60 10 	ld  [ %i5 + 0x10 ], %o0	! 40012010 <cortos_reservedLockAddr>
40000484:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40000488:	05 10 00 48 	sethi  %hi(0x40012000), %g2
4000048c:	c2 00 60 80 	ld  [ %g1 + 0x80 ], %g1
40000490:	84 10 a0 18 	or  %g2, 0x18, %g2
40000494:	82 26 00 01 	sub  %i0, %g1, %g1
40000498:	f0 07 60 10 	ld  [ %i5 + 0x10 ], %i0
4000049c:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
400004a0:	7f ff ff b9 	call  40000384 <cortos_lock_release>
400004a4:	81 e8 00 00 	restore 
400004a8:	7f ff ff 9d 	call  4000031c <cortos_lock_acquire_buzy>
400004ac:	d0 07 20 10 	ld  [ %i4 + 0x10 ], %o0
400004b0:	c2 07 60 84 	ld  [ %i5 + 0x84 ], %g1
400004b4:	05 10 00 48 	sethi  %hi(0x40012000), %g2
400004b8:	82 26 00 01 	sub  %i0, %g1, %g1
400004bc:	84 10 a1 18 	or  %g2, 0x118, %g2
400004c0:	f0 07 20 10 	ld  [ %i4 + 0x10 ], %i0
400004c4:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
400004c8:	7f ff ff af 	call  40000384 <cortos_lock_release>
400004cc:	81 e8 00 00 	restore 

400004d0 <cortos_init_logging>:
400004d0:	84 10 20 01 	mov  1, %g2
400004d4:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400004d8:	82 10 60 18 	or  %g1, 0x18, %g1	! 40012018 <allocatedLocksNc>
400004dc:	c4 28 60 04 	stb  %g2, [ %g1 + 4 ]
400004e0:	05 10 00 50 	sethi  %hi(0x40014000), %g2
400004e4:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400004e8:	84 10 a0 04 	or  %g2, 4, %g2
400004ec:	81 c3 e0 08 	retl 
400004f0:	c4 20 60 00 	st  %g2, [ %g1 ]

400004f4 <__cortos_log_printf>:
400004f4:	9d e3 bb 80 	save  %sp, -1152, %sp
400004f8:	21 10 00 48 	sethi  %hi(0x40012000), %l0
400004fc:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40000500:	7f ff ff 87 	call  4000031c <cortos_lock_acquire_buzy>
40000504:	d0 04 20 00 	ld  [ %l0 ], %o0
40000508:	40 00 10 e9 	call  400048ac <cortos_get_clock_time>
4000050c:	01 00 00 00 	nop 
40000510:	a3 47 40 00 	rd  %asr29, %l1
40000514:	82 10 00 11 	mov  %l1, %g1
40000518:	d0 3f bb f0 	std  %o0, [ %fp + -1040 ]
4000051c:	96 08 60 ff 	and  %g1, 0xff, %o3
40000520:	95 30 60 08 	srl  %g1, 8, %o2
40000524:	c2 07 bb f0 	ld  [ %fp + -1040 ], %g1
40000528:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
4000052c:	c2 07 bb f4 	ld  [ %fp + -1036 ], %g1
40000530:	92 10 00 18 	mov  %i0, %o1
40000534:	c2 23 a0 64 	st  %g1, [ %sp + 0x64 ]
40000538:	98 10 00 19 	mov  %i1, %o4
4000053c:	9a 10 00 1b 	mov  %i3, %o5
40000540:	94 0a a0 ff 	and  %o2, 0xff, %o2
40000544:	f4 23 a0 5c 	st  %i2, [ %sp + 0x5c ]
40000548:	11 10 00 45 	sethi  %hi(0x40011400), %o0
4000054c:	40 00 0b a7 	call  400033e8 <printf_>
40000550:	90 12 21 f8 	or  %o0, 0x1f8, %o0	! 400115f8 <__clz_tab+0x100>
40000554:	94 07 a0 58 	add  %fp, 0x58, %o2
40000558:	b0 10 00 08 	mov  %o0, %i0
4000055c:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
40000560:	ba 07 bc 00 	add  %fp, -1024, %i5
40000564:	92 10 00 1c 	mov  %i4, %o1
40000568:	40 00 0b 8b 	call  40003394 <vsprintf_>
4000056c:	90 10 00 1d 	mov  %i5, %o0
40000570:	c2 0f bc 00 	ldub  [ %fp + -1024 ], %g1
40000574:	91 28 60 18 	sll  %g1, 0x18, %o0
40000578:	80 a2 20 00 	cmp  %o0, 0
4000057c:	22 80 00 0c 	be,a   400005ac <__cortos_log_printf+0xb8>
40000580:	11 10 00 45 	sethi  %hi(0x40011400), %o0
40000584:	ba 27 40 18 	sub  %i5, %i0, %i5
40000588:	40 00 0b 45 	call  4000329c <uart_send_char>
4000058c:	91 3a 20 18 	sra  %o0, 0x18, %o0
40000590:	b0 06 20 01 	inc  %i0
40000594:	c2 0f 40 18 	ldub  [ %i5 + %i0 ], %g1
40000598:	91 28 60 18 	sll  %g1, 0x18, %o0
4000059c:	80 a2 20 00 	cmp  %o0, 0
400005a0:	12 bf ff fa 	bne  40000588 <__cortos_log_printf+0x94>
400005a4:	01 00 00 00 	nop 
400005a8:	11 10 00 45 	sethi  %hi(0x40011400), %o0
400005ac:	40 00 0b 8f 	call  400033e8 <printf_>
400005b0:	90 12 23 20 	or  %o0, 0x320, %o0	! 40011720 <__clz_tab+0x228>
400005b4:	b0 02 00 18 	add  %o0, %i0, %i0
400005b8:	7f ff ff 73 	call  40000384 <cortos_lock_release>
400005bc:	d0 04 20 00 	ld  [ %l0 ], %o0
400005c0:	81 c7 e0 08 	ret 
400005c4:	81 e8 00 00 	restore 

400005c8 <ntt_s>:
400005c8:	9d e3 bf a0 	save  %sp, -96, %sp
400005cc:	d0 06 00 00 	ld  [ %i0 ], %o0
400005d0:	40 00 11 3e 	call  40004ac8 <ct_ntt>
400005d4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400005d8:	81 c7 e0 08 	ret 
400005dc:	81 e8 00 00 	restore 

400005e0 <setup>:
400005e0:	9d e3 bf a0 	save  %sp, -96, %sp
400005e4:	94 10 20 00 	clr  %o2
400005e8:	90 10 20 01 	mov  1, %o0
400005ec:	40 00 0e 48 	call  40003f0c <__ajit_serial_configure_via_vmap__>
400005f0:	92 10 20 00 	clr  %o1
400005f4:	13 01 31 2d 	sethi  %hi(0x4c4b400), %o1
400005f8:	11 00 00 70 	sethi  %hi(0x1c000), %o0
400005fc:	40 00 0d c5 	call  40003d10 <__ajit_serial_set_baudrate_via_vmap__>
40000600:	90 12 22 00 	or  %o0, 0x200, %o0	! 1c200 <__DYNAMIC+0x1c200>
40000604:	40 00 0f 58 	call  40004364 <__ajit_serial_set_uart_reset_via_vmap__>
40000608:	90 10 20 00 	clr  %o0
4000060c:	96 10 20 1c 	mov  0x1c, %o3
40000610:	11 10 00 45 	sethi  %hi(0x40011400), %o0
40000614:	13 10 00 45 	sethi  %hi(0x40011400), %o1
40000618:	90 12 22 28 	or  %o0, 0x228, %o0
4000061c:	92 12 62 30 	or  %o1, 0x230, %o1
40000620:	15 10 00 45 	sethi  %hi(0x40011400), %o2
40000624:	19 10 00 45 	sethi  %hi(0x40011400), %o4
40000628:	94 12 a0 00 	mov  %o2, %o2
4000062c:	98 13 22 40 	or  %o4, 0x240, %o4
40000630:	31 10 00 48 	sethi  %hi(0x40012000), %i0
40000634:	7f ff ff b0 	call  400004f4 <__cortos_log_printf>
40000638:	b2 10 20 01 	mov  1, %i1
4000063c:	40 00 01 45 	call  40000b50 <initChannel>
40000640:	91 ee 22 20 	restore  %i0, 0x220, %o0

40000644 <main_00>:
40000644:	9d e3 b3 88 	save  %sp, -3192, %sp
40000648:	92 07 b6 00 	add  %fp, -2560, %o1
4000064c:	b0 07 b4 00 	add  %fp, -3072, %i0
40000650:	40 00 11 74 	call  40004c20 <gen_tf>
40000654:	90 10 00 18 	mov  %i0, %o0
40000658:	b8 07 bc 00 	add  %fp, -1024, %i4
4000065c:	13 10 00 44 	sethi  %hi(0x40011000), %o1
40000660:	90 10 00 1c 	mov  %i4, %o0
40000664:	92 12 60 00 	mov  %o1, %o1
40000668:	40 00 14 26 	call  40005700 <__GI_memcpy>
4000066c:	94 10 24 00 	mov  0x400, %o2
40000670:	ba 10 00 1c 	mov  %i4, %i5
40000674:	b2 10 00 1e 	mov  %fp, %i1
40000678:	82 10 00 1c 	mov  %i4, %g1
4000067c:	84 10 20 00 	clr  %g2
40000680:	b4 07 b8 00 	add  %fp, -2048, %i2
40000684:	b6 07 ba 00 	add  %fp, -1536, %i3
40000688:	c8 00 40 00 	ld  [ %g1 ], %g4
4000068c:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
40000690:	c8 26 80 02 	st  %g4, [ %i2 + %g2 ]
40000694:	c6 26 c0 02 	st  %g3, [ %i3 + %g2 ]
40000698:	82 00 60 08 	add  %g1, 8, %g1
4000069c:	80 a0 40 19 	cmp  %g1, %i1
400006a0:	12 bf ff fa 	bne  40000688 <main_00+0x44>
400006a4:	84 00 a0 04 	add  %g2, 4, %g2
400006a8:	96 10 20 46 	mov  0x46, %o3
400006ac:	11 10 00 45 	sethi  %hi(0x40011400), %o0
400006b0:	13 10 00 45 	sethi  %hi(0x40011400), %o1
400006b4:	90 12 22 28 	or  %o0, 0x228, %o0
400006b8:	92 12 62 30 	or  %o1, 0x230, %o1
400006bc:	15 10 00 45 	sethi  %hi(0x40011400), %o2
400006c0:	19 10 00 45 	sethi  %hi(0x40011400), %o4
400006c4:	94 12 a0 08 	or  %o2, 8, %o2
400006c8:	7f ff ff 8b 	call  400004f4 <__cortos_log_printf>
400006cc:	98 13 22 50 	or  %o4, 0x250, %o4
400006d0:	f0 27 b3 fc 	st  %i0, [ %fp + -3076 ]
400006d4:	40 00 0c 5c 	call  40003844 <__ajit_get_clock_time>
400006d8:	f6 27 b3 f8 	st  %i3, [ %fp + -3080 ]
400006dc:	21 10 00 48 	sethi  %hi(0x40012000), %l0
400006e0:	d0 3c 22 48 	std  %o0, [ %l0 + 0x248 ]	! 40012248 <t0>
400006e4:	92 10 00 18 	mov  %i0, %o1
400006e8:	40 00 10 f8 	call  40004ac8 <ct_ntt>
400006ec:	90 10 00 1a 	mov  %i2, %o0
400006f0:	31 10 00 48 	sethi  %hi(0x40012000), %i0
400006f4:	13 10 00 01 	sethi  %hi(0x40000400), %o1
400006f8:	90 16 22 20 	or  %i0, 0x220, %o0
400006fc:	92 12 61 c8 	or  %o1, 0x1c8, %o1
40000700:	94 07 b3 f8 	add  %fp, -3080, %o2
40000704:	40 00 01 1b 	call  40000b70 <scheduleChannelJob>
40000708:	b0 16 22 20 	or  %i0, 0x220, %i0
4000070c:	90 10 00 18 	mov  %i0, %o0
40000710:	40 00 01 4f 	call  40000c4c <getChannelResponse>
40000714:	92 07 b3 f4 	add  %fp, -3084, %o1
40000718:	80 a2 20 00 	cmp  %o0, 0
4000071c:	12 bf ff fd 	bne  40000710 <main_00+0xcc>
40000720:	90 10 00 18 	mov  %i0, %o0
40000724:	82 10 20 00 	clr  %g1
40000728:	c4 06 80 01 	ld  [ %i2 + %g1 ], %g2
4000072c:	c4 27 00 01 	st  %g2, [ %i4 + %g1 ]
40000730:	c6 06 c0 01 	ld  [ %i3 + %g1 ], %g3
40000734:	84 07 00 01 	add  %i4, %g1, %g2
40000738:	82 00 60 04 	add  %g1, 4, %g1
4000073c:	80 a0 62 00 	cmp  %g1, 0x200
40000740:	12 bf ff fa 	bne  40000728 <main_00+0xe4>
40000744:	c6 20 a2 00 	st  %g3, [ %g2 + 0x200 ]
40000748:	40 00 0c 3f 	call  40003844 <__ajit_get_clock_time>
4000074c:	39 10 00 45 	sethi  %hi(0x40011400), %i4
40000750:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40000754:	84 10 00 08 	mov  %o0, %g2
40000758:	86 10 00 09 	mov  %o1, %g3
4000075c:	d0 1c 22 48 	ldd  [ %l0 + 0x248 ], %o0
40000760:	c4 38 62 40 	std  %g2, [ %g1 + 0x240 ]
40000764:	92 a0 c0 09 	subcc  %g3, %o1, %o1
40000768:	40 00 18 76 	call  40006940 <__floatundidf>
4000076c:	90 60 80 08 	subx  %g2, %o0, %o0
40000770:	c1 3f b3 e8 	std  %f0, [ %fp + -3096 ]
40000774:	c4 1f b3 e8 	ldd  [ %fp + -3096 ], %g2
40000778:	11 10 00 45 	sethi  %hi(0x40011400), %o0
4000077c:	92 10 00 02 	mov  %g2, %o1
40000780:	94 10 00 03 	mov  %g3, %o2
40000784:	40 00 10 7b 	call  40004970 <cortos_printf>
40000788:	90 12 22 60 	or  %o0, 0x260, %o0
4000078c:	11 10 00 45 	sethi  %hi(0x40011400), %o0
40000790:	90 12 22 80 	or  %o0, 0x280, %o0	! 40011680 <__clz_tab+0x188>
40000794:	40 00 10 77 	call  40004970 <cortos_printf>
40000798:	b8 17 22 a8 	or  %i4, 0x2a8, %i4
4000079c:	d2 07 40 00 	ld  [ %i5 ], %o1
400007a0:	40 00 10 74 	call  40004970 <cortos_printf>
400007a4:	90 10 00 1c 	mov  %i4, %o0
400007a8:	ba 07 60 04 	add  %i5, 4, %i5
400007ac:	80 a7 40 19 	cmp  %i5, %i1
400007b0:	32 bf ff fc 	bne,a   400007a0 <main_00+0x15c>
400007b4:	d2 07 40 00 	ld  [ %i5 ], %o1
400007b8:	11 10 00 45 	sethi  %hi(0x40011400), %o0
400007bc:	40 00 10 6d 	call  40004970 <cortos_printf>
400007c0:	90 12 23 20 	or  %o0, 0x320, %o0	! 40011720 <__clz_tab+0x228>
400007c4:	81 c7 e0 08 	ret 
400007c8:	81 e8 00 00 	restore 

400007cc <main_01>:
400007cc:	9d e3 bf 98 	save  %sp, -104, %sp
400007d0:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
400007d4:	ba 17 62 20 	or  %i5, 0x220, %i5	! 40012220 <tc>
400007d8:	90 10 00 1d 	mov  %i5, %o0
400007dc:	92 07 bf f8 	add  %fp, -8, %o1
400007e0:	40 00 01 35 	call  40000cb4 <getChannelJob>
400007e4:	94 07 bf fc 	add  %fp, -4, %o2
400007e8:	80 a2 20 00 	cmp  %o0, 0
400007ec:	12 bf ff fc 	bne  400007dc <main_01+0x10>
400007f0:	90 10 00 1d 	mov  %i5, %o0
400007f4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400007f8:	9f c0 40 00 	call  %g1
400007fc:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
40000800:	82 10 20 04 	mov  4, %g1
40000804:	c2 27 60 14 	st  %g1, [ %i5 + 0x14 ]
40000808:	81 c7 e0 08 	ret 
4000080c:	81 e8 00 00 	restore 

40000810 <bget_ncram>:
40000810:	83 3a 20 1f 	sra  %o0, 0x1f, %g1
40000814:	83 30 60 1c 	srl  %g1, 0x1c, %g1
40000818:	84 02 00 01 	add  %o0, %g1, %g2
4000081c:	84 08 a0 0f 	and  %g2, 0xf, %g2
40000820:	82 20 80 01 	sub  %g2, %g1, %g1
40000824:	90 00 40 08 	add  %g1, %o0, %o0
40000828:	80 a2 20 0f 	cmp  %o0, 0xf
4000082c:	08 80 00 23 	bleu  400008b8 <bget_ncram+0xa8>
40000830:	86 10 20 18 	mov  0x18, %g3
40000834:	88 02 20 0f 	add  %o0, 0xf, %g4
40000838:	88 09 3f f0 	and  %g4, -16, %g4
4000083c:	88 01 20 08 	add  %g4, 8, %g4
40000840:	86 10 00 04 	mov  %g4, %g3
40000844:	05 10 00 46 	sethi  %hi(0x40011800), %g2
40000848:	84 10 a0 88 	or  %g2, 0x88, %g2	! 40011888 <freelist_ncram>
4000084c:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
40000850:	80 a2 00 02 	cmp  %o0, %g2
40000854:	32 80 00 08 	bne,a   40000874 <bget_ncram+0x64>
40000858:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
4000085c:	81 c3 e0 08 	retl 
40000860:	90 10 20 00 	clr  %o0
40000864:	80 a2 00 02 	cmp  %o0, %g2
40000868:	02 80 00 12 	be  400008b0 <bget_ncram+0xa0>
4000086c:	01 00 00 00 	nop 
40000870:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000874:	80 a0 40 03 	cmp  %g1, %g3
40000878:	26 bf ff fb 	bl,a   40000864 <bget_ncram+0x54>
4000087c:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
40000880:	84 20 40 03 	sub  %g1, %g3, %g2
40000884:	80 a0 a0 18 	cmp  %g2, 0x18
40000888:	28 80 00 0e 	bleu,a   400008c0 <bget_ncram+0xb0>
4000088c:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000890:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000894:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
40000898:	86 20 00 03 	neg  %g3
4000089c:	90 02 00 02 	add  %o0, %g2, %o0
400008a0:	c0 22 00 04 	clr  [ %o0 + %g4 ]
400008a4:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
400008a8:	81 c3 e0 08 	retl 
400008ac:	90 02 20 08 	add  %o0, 8, %o0
400008b0:	81 c3 e0 08 	retl 
400008b4:	90 10 20 00 	clr  %o0
400008b8:	10 bf ff e3 	b  40000844 <bget_ncram+0x34>
400008bc:	88 10 20 18 	mov  0x18, %g4
400008c0:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
400008c4:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
400008c8:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
400008cc:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
400008d0:	c0 22 00 01 	clr  [ %o0 + %g1 ]
400008d4:	84 20 00 01 	neg  %g1, %g2
400008d8:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
400008dc:	90 02 20 08 	add  %o0, 8, %o0
400008e0:	81 c3 e0 08 	retl 
400008e4:	01 00 00 00 	nop 

400008e8 <bpool_ncram>:
400008e8:	03 10 00 46 	sethi  %hi(0x40011800), %g1
400008ec:	82 10 60 88 	or  %g1, 0x88, %g1	! 40011888 <freelist_ncram>
400008f0:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
400008f4:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
400008f8:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
400008fc:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40000900:	c0 22 00 00 	clr  [ %o0 ]
40000904:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40000908:	92 0a 7f f0 	and  %o1, -16, %o1
4000090c:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
40000910:	92 02 7f f8 	add  %o1, -8, %o1
40000914:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40000918:	82 02 00 09 	add  %o0, %o1, %g1
4000091c:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40000920:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
40000924:	81 c3 e0 08 	retl 
40000928:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

4000092c <brel_ncram>:
4000092c:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
40000930:	80 a0 60 00 	cmp  %g1, 0
40000934:	02 80 00 16 	be  4000098c <brel_ncram+0x60>
40000938:	84 02 3f f8 	add  %o0, -8, %g2
4000093c:	84 20 80 01 	sub  %g2, %g1, %g2
40000940:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000944:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40000948:	82 20 c0 01 	sub  %g3, %g1, %g1
4000094c:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000950:	86 00 80 01 	add  %g2, %g1, %g3
40000954:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40000958:	80 a1 20 00 	cmp  %g4, 0
4000095c:	04 80 00 0a 	ble  40000984 <brel_ncram+0x58>
40000960:	01 00 00 00 	nop 
40000964:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
40000968:	82 00 40 04 	add  %g1, %g4, %g1
4000096c:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40000970:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000974:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
40000978:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
4000097c:	86 00 80 01 	add  %g2, %g1, %g3
40000980:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40000984:	81 c3 e0 08 	retl 
40000988:	c2 20 c0 00 	st  %g1, [ %g3 ]
4000098c:	07 10 00 46 	sethi  %hi(0x40011800), %g3
40000990:	86 10 e0 88 	or  %g3, 0x88, %g3	! 40011888 <freelist_ncram>
40000994:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
40000998:	c6 22 00 00 	st  %g3, [ %o0 ]
4000099c:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
400009a0:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
400009a4:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
400009a8:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
400009ac:	82 20 00 01 	neg  %g1
400009b0:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
400009b4:	10 bf ff e7 	b  40000950 <brel_ncram+0x24>
400009b8:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

400009bc <bget>:
400009bc:	80 a2 20 07 	cmp  %o0, 7
400009c0:	08 80 00 23 	bleu  40000a4c <bget+0x90>
400009c4:	86 10 20 10 	mov  0x10, %g3
400009c8:	88 02 20 07 	add  %o0, 7, %g4
400009cc:	88 09 3f f8 	and  %g4, -8, %g4
400009d0:	88 01 20 08 	add  %g4, 8, %g4
400009d4:	86 10 00 04 	mov  %g4, %g3
400009d8:	05 10 00 46 	sethi  %hi(0x40011800), %g2
400009dc:	84 10 a0 98 	or  %g2, 0x98, %g2	! 40011898 <freelist>
400009e0:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
400009e4:	80 a2 00 02 	cmp  %o0, %g2
400009e8:	32 80 00 08 	bne,a   40000a08 <bget+0x4c>
400009ec:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
400009f0:	81 c3 e0 08 	retl 
400009f4:	90 10 20 00 	clr  %o0
400009f8:	80 a2 00 02 	cmp  %o0, %g2
400009fc:	02 80 00 12 	be  40000a44 <bget+0x88>
40000a00:	01 00 00 00 	nop 
40000a04:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000a08:	80 a0 40 03 	cmp  %g1, %g3
40000a0c:	26 bf ff fb 	bl,a   400009f8 <bget+0x3c>
40000a10:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
40000a14:	84 20 40 03 	sub  %g1, %g3, %g2
40000a18:	80 a0 a0 10 	cmp  %g2, 0x10
40000a1c:	28 80 00 0e 	bleu,a   40000a54 <bget+0x98>
40000a20:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000a24:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000a28:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
40000a2c:	86 20 00 03 	neg  %g3
40000a30:	90 02 00 02 	add  %o0, %g2, %o0
40000a34:	c0 22 00 04 	clr  [ %o0 + %g4 ]
40000a38:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40000a3c:	81 c3 e0 08 	retl 
40000a40:	90 02 20 08 	add  %o0, 8, %o0
40000a44:	81 c3 e0 08 	retl 
40000a48:	90 10 20 00 	clr  %o0
40000a4c:	10 bf ff e3 	b  400009d8 <bget+0x1c>
40000a50:	88 10 20 10 	mov  0x10, %g4
40000a54:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40000a58:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
40000a5c:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000a60:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000a64:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40000a68:	84 20 00 01 	neg  %g1, %g2
40000a6c:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000a70:	90 02 20 08 	add  %o0, 8, %o0
40000a74:	81 c3 e0 08 	retl 
40000a78:	01 00 00 00 	nop 

40000a7c <bpool>:
40000a7c:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40000a80:	82 10 60 98 	or  %g1, 0x98, %g1	! 40011898 <freelist>
40000a84:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40000a88:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40000a8c:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40000a90:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40000a94:	c0 22 00 00 	clr  [ %o0 ]
40000a98:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40000a9c:	92 0a 7f f8 	and  %o1, -8, %o1
40000aa0:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
40000aa4:	92 02 7f f8 	add  %o1, -8, %o1
40000aa8:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40000aac:	82 02 00 09 	add  %o0, %o1, %g1
40000ab0:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40000ab4:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
40000ab8:	81 c3 e0 08 	retl 
40000abc:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40000ac0 <brel>:
40000ac0:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
40000ac4:	80 a0 60 00 	cmp  %g1, 0
40000ac8:	02 80 00 16 	be  40000b20 <brel+0x60>
40000acc:	84 02 3f f8 	add  %o0, -8, %g2
40000ad0:	84 20 80 01 	sub  %g2, %g1, %g2
40000ad4:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000ad8:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40000adc:	82 20 c0 01 	sub  %g3, %g1, %g1
40000ae0:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000ae4:	86 00 80 01 	add  %g2, %g1, %g3
40000ae8:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40000aec:	80 a1 20 00 	cmp  %g4, 0
40000af0:	04 80 00 0a 	ble  40000b18 <brel+0x58>
40000af4:	01 00 00 00 	nop 
40000af8:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
40000afc:	82 00 40 04 	add  %g1, %g4, %g1
40000b00:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40000b04:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000b08:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
40000b0c:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
40000b10:	86 00 80 01 	add  %g2, %g1, %g3
40000b14:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40000b18:	81 c3 e0 08 	retl 
40000b1c:	c2 20 c0 00 	st  %g1, [ %g3 ]
40000b20:	07 10 00 46 	sethi  %hi(0x40011800), %g3
40000b24:	86 10 e0 98 	or  %g3, 0x98, %g3	! 40011898 <freelist>
40000b28:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
40000b2c:	c6 22 00 00 	st  %g3, [ %o0 ]
40000b30:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
40000b34:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000b38:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000b3c:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
40000b40:	82 20 00 01 	neg  %g1
40000b44:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
40000b48:	10 bf ff e7 	b  40000ae4 <brel+0x24>
40000b4c:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

40000b50 <initChannel>:
40000b50:	82 10 20 01 	mov  1, %g1
40000b54:	d2 22 00 00 	st  %o1, [ %o0 ]
40000b58:	c0 22 20 04 	clr  [ %o0 + 4 ]
40000b5c:	c0 22 20 08 	clr  [ %o0 + 8 ]
40000b60:	c0 22 20 0c 	clr  [ %o0 + 0xc ]
40000b64:	c0 22 20 10 	clr  [ %o0 + 0x10 ]
40000b68:	81 c3 e0 08 	retl 
40000b6c:	c2 22 20 14 	st  %g1, [ %o0 + 0x14 ]

40000b70 <scheduleChannelJob>:
40000b70:	9d e3 bf 98 	save  %sp, -104, %sp
40000b74:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
40000b78:	82 10 00 18 	mov  %i0, %g1
40000b7c:	80 a0 a0 01 	cmp  %g2, 1
40000b80:	12 80 00 16 	bne  40000bd8 <scheduleChannelJob+0x68>
40000b84:	b0 10 20 01 	mov  1, %i0
40000b88:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
40000b8c:	84 10 20 02 	mov  2, %g2
40000b90:	86 00 e0 01 	inc  %g3
40000b94:	f2 20 60 0c 	st  %i1, [ %g1 + 0xc ]
40000b98:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
40000b9c:	f4 20 60 10 	st  %i2, [ %g1 + 0x10 ]
40000ba0:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40000ba4:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40000ba8:	96 10 20 21 	mov  0x21, %o3
40000bac:	da 00 40 00 	ld  [ %g1 ], %o5
40000bb0:	11 10 00 45 	sethi  %hi(0x40011400), %o0
40000bb4:	13 10 00 45 	sethi  %hi(0x40011400), %o1
40000bb8:	90 12 22 28 	or  %o0, 0x228, %o0
40000bbc:	92 12 62 b0 	or  %o1, 0x2b0, %o1
40000bc0:	15 10 00 45 	sethi  %hi(0x40011400), %o2
40000bc4:	19 10 00 45 	sethi  %hi(0x40011400), %o4
40000bc8:	94 12 a0 10 	or  %o2, 0x10, %o2
40000bcc:	98 13 23 08 	or  %o4, 0x308, %o4
40000bd0:	7f ff fe 49 	call  400004f4 <__cortos_log_printf>
40000bd4:	b0 10 20 00 	clr  %i0
40000bd8:	81 c7 e0 08 	ret 
40000bdc:	81 e8 00 00 	restore 

40000be0 <setChannelResponse>:
40000be0:	9d e3 bf 98 	save  %sp, -104, %sp
40000be4:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
40000be8:	82 10 00 18 	mov  %i0, %g1
40000bec:	80 a0 a0 03 	cmp  %g2, 3
40000bf0:	12 80 00 15 	bne  40000c44 <setChannelResponse+0x64>
40000bf4:	b0 10 20 01 	mov  1, %i0
40000bf8:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
40000bfc:	84 10 20 04 	mov  4, %g2
40000c00:	86 00 e0 01 	inc  %g3
40000c04:	f2 20 60 10 	st  %i1, [ %g1 + 0x10 ]
40000c08:	c6 20 60 08 	st  %g3, [ %g1 + 8 ]
40000c0c:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40000c10:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40000c14:	96 10 20 32 	mov  0x32, %o3
40000c18:	da 00 40 00 	ld  [ %g1 ], %o5
40000c1c:	11 10 00 45 	sethi  %hi(0x40011400), %o0
40000c20:	13 10 00 45 	sethi  %hi(0x40011400), %o1
40000c24:	90 12 22 28 	or  %o0, 0x228, %o0
40000c28:	92 12 62 b0 	or  %o1, 0x2b0, %o1
40000c2c:	15 10 00 45 	sethi  %hi(0x40011400), %o2
40000c30:	19 10 00 45 	sethi  %hi(0x40011400), %o4
40000c34:	94 12 a0 28 	or  %o2, 0x28, %o2
40000c38:	98 13 23 08 	or  %o4, 0x308, %o4
40000c3c:	7f ff fe 2e 	call  400004f4 <__cortos_log_printf>
40000c40:	b0 10 20 00 	clr  %i0
40000c44:	81 c7 e0 08 	ret 
40000c48:	81 e8 00 00 	restore 

40000c4c <getChannelResponse>:
40000c4c:	9d e3 bf 98 	save  %sp, -104, %sp
40000c50:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
40000c54:	82 10 00 18 	mov  %i0, %g1
40000c58:	80 a0 a0 04 	cmp  %g2, 4
40000c5c:	12 80 00 14 	bne  40000cac <getChannelResponse+0x60>
40000c60:	b0 10 20 01 	mov  1, %i0
40000c64:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
40000c68:	c4 26 40 00 	st  %g2, [ %i1 ]
40000c6c:	f0 20 60 14 	st  %i0, [ %g1 + 0x14 ]
40000c70:	f0 23 a0 5c 	st  %i0, [ %sp + 0x5c ]
40000c74:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
40000c78:	c0 20 60 10 	clr  [ %g1 + 0x10 ]
40000c7c:	96 10 20 46 	mov  0x46, %o3
40000c80:	da 00 40 00 	ld  [ %g1 ], %o5
40000c84:	11 10 00 45 	sethi  %hi(0x40011400), %o0
40000c88:	13 10 00 45 	sethi  %hi(0x40011400), %o1
40000c8c:	90 12 22 28 	or  %o0, 0x228, %o0
40000c90:	92 12 62 b0 	or  %o1, 0x2b0, %o1
40000c94:	15 10 00 45 	sethi  %hi(0x40011400), %o2
40000c98:	19 10 00 45 	sethi  %hi(0x40011400), %o4
40000c9c:	94 12 a0 40 	or  %o2, 0x40, %o2
40000ca0:	98 13 23 08 	or  %o4, 0x308, %o4
40000ca4:	7f ff fe 14 	call  400004f4 <__cortos_log_printf>
40000ca8:	b0 10 20 00 	clr  %i0
40000cac:	81 c7 e0 08 	ret 
40000cb0:	81 e8 00 00 	restore 

40000cb4 <getChannelJob>:
40000cb4:	9d e3 bf 98 	save  %sp, -104, %sp
40000cb8:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
40000cbc:	82 10 00 18 	mov  %i0, %g1
40000cc0:	80 a0 a0 02 	cmp  %g2, 2
40000cc4:	12 80 00 15 	bne  40000d18 <getChannelJob+0x64>
40000cc8:	b0 10 20 01 	mov  1, %i0
40000ccc:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40000cd0:	c4 26 40 00 	st  %g2, [ %i1 ]
40000cd4:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
40000cd8:	c4 26 80 00 	st  %g2, [ %i2 ]
40000cdc:	84 10 20 03 	mov  3, %g2
40000ce0:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40000ce4:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40000ce8:	96 10 20 57 	mov  0x57, %o3
40000cec:	da 00 40 00 	ld  [ %g1 ], %o5
40000cf0:	11 10 00 45 	sethi  %hi(0x40011400), %o0
40000cf4:	13 10 00 45 	sethi  %hi(0x40011400), %o1
40000cf8:	90 12 22 28 	or  %o0, 0x228, %o0
40000cfc:	92 12 62 b0 	or  %o1, 0x2b0, %o1
40000d00:	15 10 00 45 	sethi  %hi(0x40011400), %o2
40000d04:	19 10 00 45 	sethi  %hi(0x40011400), %o4
40000d08:	94 12 a0 58 	or  %o2, 0x58, %o2
40000d0c:	98 13 23 08 	or  %o4, 0x308, %o4
40000d10:	7f ff fd f9 	call  400004f4 <__cortos_log_printf>
40000d14:	b0 10 20 00 	clr  %i0
40000d18:	81 c7 e0 08 	ret 
40000d1c:	81 e8 00 00 	restore 

40000d20 <ajit_initialize_interrupt_handlers_to_null>:
40000d20:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40000d24:	82 10 62 50 	or  %g1, 0x250, %g1	! 40012250 <ajit_global_interrupt_handlers>
40000d28:	84 00 60 40 	add  %g1, 0x40, %g2
40000d2c:	c0 20 40 00 	clr  [ %g1 ]
40000d30:	82 00 60 04 	add  %g1, 4, %g1
40000d34:	80 a0 40 02 	cmp  %g1, %g2
40000d38:	32 bf ff fe 	bne,a   40000d30 <ajit_initialize_interrupt_handlers_to_null+0x10>
40000d3c:	c0 20 40 00 	clr  [ %g1 ]
40000d40:	81 c3 e0 08 	retl 
40000d44:	01 00 00 00 	nop 

40000d48 <ajit_set_interrupt_handler>:
40000d48:	80 a2 20 0f 	cmp  %o0, 0xf
40000d4c:	18 80 00 05 	bgu  40000d60 <ajit_set_interrupt_handler+0x18>
40000d50:	91 2a 20 02 	sll  %o0, 2, %o0
40000d54:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40000d58:	82 10 62 50 	or  %g1, 0x250, %g1	! 40012250 <ajit_global_interrupt_handlers>
40000d5c:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40000d60:	81 c3 e0 08 	retl 
40000d64:	01 00 00 00 	nop 

40000d68 <ajit_generic_interrupt_handler>:
40000d68:	9d e3 bf 98 	save  %sp, -104, %sp
40000d6c:	90 07 bf fe 	add  %fp, -2, %o0
40000d70:	40 00 0a aa 	call  40003818 <ajit_get_core_and_thread_id>
40000d74:	92 07 bf ff 	add  %fp, -1, %o1
40000d78:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
40000d7c:	84 00 80 02 	add  %g2, %g2, %g2
40000d80:	3b 3f ff cc 	sethi  %hi(0xffff3000), %i5
40000d84:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40000d88:	82 00 40 02 	add  %g1, %g2, %g1
40000d8c:	83 28 60 02 	sll  %g1, 2, %g1
40000d90:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
40000d94:	84 08 bf fe 	and  %g2, -2, %g2
40000d98:	b1 36 20 04 	srl  %i0, 4, %i0
40000d9c:	b0 0e 20 ff 	and  %i0, 0xff, %i0
40000da0:	86 06 3f ef 	add  %i0, -17, %g3
40000da4:	80 a0 e0 0e 	cmp  %g3, 0xe
40000da8:	18 80 00 16 	bgu  40000e00 <ajit_generic_interrupt_handler+0x98>
40000dac:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000db0:	b0 06 3f f0 	add  %i0, -16, %i0
40000db4:	07 10 00 48 	sethi  %hi(0x40012000), %g3
40000db8:	b1 2e 20 02 	sll  %i0, 2, %i0
40000dbc:	86 10 e2 50 	or  %g3, 0x250, %g3
40000dc0:	c6 00 c0 18 	ld  [ %g3 + %i0 ], %g3
40000dc4:	80 a0 e0 00 	cmp  %g3, 0
40000dc8:	02 80 00 0f 	be  40000e04 <ajit_generic_interrupt_handler+0x9c>
40000dcc:	84 10 a0 01 	or  %g2, 1, %g2
40000dd0:	9f c0 c0 00 	call  %g3
40000dd4:	01 00 00 00 	nop 
40000dd8:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
40000ddc:	84 00 80 02 	add  %g2, %g2, %g2
40000de0:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40000de4:	82 00 40 02 	add  %g1, %g2, %g1
40000de8:	83 28 60 02 	sll  %g1, 2, %g1
40000dec:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
40000df0:	84 10 a0 01 	or  %g2, 1, %g2
40000df4:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000df8:	81 c7 e0 08 	ret 
40000dfc:	81 e8 00 00 	restore 
40000e00:	84 10 a0 01 	or  %g2, 1, %g2
40000e04:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000e08:	91 d0 20 00 	ta  0
40000e0c:	81 c7 e0 08 	ret 
40000e10:	81 e8 00 00 	restore 

40000e14 <readInterruptControlRegister>:
40000e14:	90 02 00 08 	add  %o0, %o0, %o0
40000e18:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000e1c:	92 02 00 09 	add  %o0, %o1, %o1
40000e20:	91 2a 60 02 	sll  %o1, 2, %o0
40000e24:	81 c3 e0 08 	retl 
40000e28:	d0 02 00 01 	ld  [ %o0 + %g1 ], %o0

40000e2c <writeInterruptControlRegister>:
40000e2c:	90 02 00 08 	add  %o0, %o0, %o0
40000e30:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000e34:	92 02 00 09 	add  %o0, %o1, %o1
40000e38:	91 2a 60 02 	sll  %o1, 2, %o0
40000e3c:	81 c3 e0 08 	retl 
40000e40:	d4 22 00 01 	st  %o2, [ %o0 + %g1 ]

40000e44 <enableInterruptController>:
40000e44:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000e48:	90 02 00 08 	add  %o0, %o0, %o0
40000e4c:	92 02 40 08 	add  %o1, %o0, %o1
40000e50:	93 2a 60 02 	sll  %o1, 2, %o1
40000e54:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
40000e58:	84 10 a0 01 	or  %g2, 1, %g2
40000e5c:	81 c3 e0 08 	retl 
40000e60:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000e64 <disableInterruptController>:
40000e64:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000e68:	90 02 00 08 	add  %o0, %o0, %o0
40000e6c:	92 02 40 08 	add  %o1, %o0, %o1
40000e70:	93 2a 60 02 	sll  %o1, 2, %o1
40000e74:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
40000e78:	84 08 bf fe 	and  %g2, -2, %g2
40000e7c:	81 c3 e0 08 	retl 
40000e80:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000e84 <enableInterrupt>:
40000e84:	84 10 20 01 	mov  1, %g2
40000e88:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000e8c:	90 02 00 08 	add  %o0, %o0, %o0
40000e90:	95 28 80 0a 	sll  %g2, %o2, %o2
40000e94:	92 02 40 08 	add  %o1, %o0, %o1
40000e98:	93 2a 60 02 	sll  %o1, 2, %o1
40000e9c:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000ea0:	84 10 c0 0a 	or  %g3, %o2, %g2
40000ea4:	81 c3 e0 08 	retl 
40000ea8:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000eac <enableAllInterrupts>:
40000eac:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000eb0:	90 02 00 08 	add  %o0, %o0, %o0
40000eb4:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
40000eb8:	92 02 40 08 	add  %o1, %o0, %o1
40000ebc:	84 10 a3 fe 	or  %g2, 0x3fe, %g2
40000ec0:	93 2a 60 02 	sll  %o1, 2, %o1
40000ec4:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000ec8:	84 10 c0 02 	or  %g3, %g2, %g2
40000ecc:	81 c3 e0 08 	retl 
40000ed0:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000ed4 <enableInterruptControllerAndAllInterrupts>:
40000ed4:	90 02 00 08 	add  %o0, %o0, %o0
40000ed8:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
40000edc:	92 02 00 09 	add  %o0, %o1, %o1
40000ee0:	84 10 a3 ff 	or  %g2, 0x3ff, %g2
40000ee4:	91 2a 60 02 	sll  %o1, 2, %o0
40000ee8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000eec:	81 c3 e0 08 	retl 
40000ef0:	c4 22 00 01 	st  %g2, [ %o0 + %g1 ]

40000ef4 <setInterruptMask>:
40000ef4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000ef8:	90 02 00 08 	add  %o0, %o0, %o0
40000efc:	92 02 40 08 	add  %o1, %o0, %o1
40000f00:	93 2a 60 02 	sll  %o1, 2, %o1
40000f04:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000f08:	05 3f ff c0 	sethi  %hi(0xffff0000), %g2
40000f0c:	84 10 a0 01 	or  %g2, 1, %g2	! ffff0001 <ajit_global_sw_trap_handlers+0xbffddd71>
40000f10:	84 08 c0 02 	and  %g3, %g2, %g2
40000f14:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40000f18:	86 10 e3 fe 	or  %g3, 0x3fe, %g3	! fffe <__DYNAMIC+0xfffe>
40000f1c:	94 0a 80 03 	and  %o2, %g3, %o2
40000f20:	84 10 80 0a 	or  %g2, %o2, %g2
40000f24:	81 c3 e0 08 	retl 
40000f28:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000f2c <disableInterrupt>:
40000f2c:	84 10 20 01 	mov  1, %g2
40000f30:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000f34:	90 02 00 08 	add  %o0, %o0, %o0
40000f38:	95 28 80 0a 	sll  %g2, %o2, %o2
40000f3c:	92 02 40 08 	add  %o1, %o0, %o1
40000f40:	93 2a 60 02 	sll  %o1, 2, %o1
40000f44:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000f48:	84 28 c0 0a 	andn  %g3, %o2, %g2
40000f4c:	81 c3 e0 08 	retl 
40000f50:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000f54 <ajit_initialize_sw_trap_handlers_to_null>:
40000f54:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40000f58:	82 10 62 90 	or  %g1, 0x290, %g1	! 40012290 <ajit_global_sw_trap_handlers>
40000f5c:	84 00 60 44 	add  %g1, 0x44, %g2
40000f60:	c0 20 40 00 	clr  [ %g1 ]
40000f64:	82 00 60 04 	add  %g1, 4, %g1
40000f68:	80 a0 40 02 	cmp  %g1, %g2
40000f6c:	32 bf ff fe 	bne,a   40000f64 <ajit_initialize_sw_trap_handlers_to_null+0x10>
40000f70:	c0 20 40 00 	clr  [ %g1 ]
40000f74:	81 c3 e0 08 	retl 
40000f78:	01 00 00 00 	nop 

40000f7c <ajit_set_sw_trap_handler>:
40000f7c:	80 a2 20 10 	cmp  %o0, 0x10
40000f80:	18 80 00 05 	bgu  40000f94 <ajit_set_sw_trap_handler+0x18>
40000f84:	91 2a 20 02 	sll  %o0, 2, %o0
40000f88:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40000f8c:	82 10 62 90 	or  %g1, 0x290, %g1	! 40012290 <ajit_global_sw_trap_handlers>
40000f90:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40000f94:	81 c3 e0 08 	retl 
40000f98:	01 00 00 00 	nop 

40000f9c <ajit_generic_sw_trap_handler>:
40000f9c:	9d e3 bf a0 	save  %sp, -96, %sp
40000fa0:	b1 36 20 04 	srl  %i0, 4, %i0
40000fa4:	82 0e 20 ff 	and  %i0, 0xff, %g1
40000fa8:	82 00 7f 80 	add  %g1, -128, %g1
40000fac:	80 a0 60 10 	cmp  %g1, 0x10
40000fb0:	18 80 00 0d 	bgu  40000fe4 <ajit_generic_sw_trap_handler+0x48>
40000fb4:	83 28 60 02 	sll  %g1, 2, %g1
40000fb8:	05 10 00 48 	sethi  %hi(0x40012000), %g2
40000fbc:	84 10 a2 90 	or  %g2, 0x290, %g2	! 40012290 <ajit_global_sw_trap_handlers>
40000fc0:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40000fc4:	80 a0 60 00 	cmp  %g1, 0
40000fc8:	02 80 00 07 	be  40000fe4 <ajit_generic_sw_trap_handler+0x48>
40000fcc:	90 10 00 19 	mov  %i1, %o0
40000fd0:	92 10 00 1a 	mov  %i2, %o1
40000fd4:	9f c0 40 00 	call  %g1
40000fd8:	94 10 00 1b 	mov  %i3, %o2
40000fdc:	81 c7 e0 08 	ret 
40000fe0:	81 e8 00 00 	restore 
40000fe4:	91 d0 20 00 	ta  0
40000fe8:	81 c7 e0 08 	ret 
40000fec:	81 e8 00 00 	restore 

40000ff0 <__cortos_bpool>:
40000ff0:	9d e3 bf a0 	save  %sp, -96, %sp
40000ff4:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
40000ff8:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1	! 40012008 <bgetLockAddr>
40000ffc:	80 a0 60 00 	cmp  %g1, 0
40001000:	12 80 00 0b 	bne  4000102c <__cortos_bpool+0x3c>
40001004:	11 10 00 54 	sethi  %hi(0x40015000), %o0
40001008:	7f ff fe 9d 	call  40000a7c <bpool>
4000100c:	13 00 00 04 	sethi  %hi(0x1000), %o1
40001010:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40001014:	82 10 60 18 	or  %g1, 0x18, %g1	! 40012018 <allocatedLocksNc>
40001018:	84 10 20 01 	mov  1, %g2
4000101c:	c4 28 60 02 	stb  %g2, [ %g1 + 2 ]
40001020:	03 10 00 50 	sethi  %hi(0x40014000), %g1
40001024:	82 10 60 02 	or  %g1, 2, %g1	! 40014002 <ajit_global_sw_trap_handlers+0x1d72>
40001028:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
4000102c:	81 c7 e0 08 	ret 
40001030:	81 e8 00 00 	restore 

40001034 <cortos_bget>:
40001034:	9d e3 bf a0 	save  %sp, -96, %sp
40001038:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
4000103c:	7f ff fc b8 	call  4000031c <cortos_lock_acquire_buzy>
40001040:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40012008 <bgetLockAddr>
40001044:	7f ff fe 5e 	call  400009bc <bget>
40001048:	90 10 00 18 	mov  %i0, %o0
4000104c:	b0 10 00 08 	mov  %o0, %i0
40001050:	7f ff fc cd 	call  40000384 <cortos_lock_release>
40001054:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0
40001058:	81 c7 e0 08 	ret 
4000105c:	81 e8 00 00 	restore 

40001060 <cortos_brel>:
40001060:	9d e3 bf a0 	save  %sp, -96, %sp
40001064:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
40001068:	7f ff fc ad 	call  4000031c <cortos_lock_acquire_buzy>
4000106c:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40012008 <bgetLockAddr>
40001070:	7f ff fe 94 	call  40000ac0 <brel>
40001074:	90 10 00 18 	mov  %i0, %o0
40001078:	f0 07 60 08 	ld  [ %i5 + 8 ], %i0
4000107c:	7f ff fc c2 	call  40000384 <cortos_lock_release>
40001080:	81 e8 00 00 	restore 

40001084 <__cortos_bpool_ncram>:
40001084:	9d e3 bf a0 	save  %sp, -96, %sp
40001088:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
4000108c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1	! 40012004 <bgetNcramLockAddr>
40001090:	80 a0 60 00 	cmp  %g1, 0
40001094:	12 80 00 0b 	bne  400010c0 <__cortos_bpool_ncram+0x3c>
40001098:	90 10 20 00 	clr  %o0
4000109c:	7f ff fe 13 	call  400008e8 <bpool_ncram>
400010a0:	92 10 3f ff 	mov  -1, %o1
400010a4:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400010a8:	82 10 60 18 	or  %g1, 0x18, %g1	! 40012018 <allocatedLocksNc>
400010ac:	84 10 20 01 	mov  1, %g2
400010b0:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
400010b4:	03 10 00 50 	sethi  %hi(0x40014000), %g1
400010b8:	82 10 60 03 	or  %g1, 3, %g1	! 40014003 <ajit_global_sw_trap_handlers+0x1d73>
400010bc:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
400010c0:	81 c7 e0 08 	ret 
400010c4:	81 e8 00 00 	restore 

400010c8 <cortos_bget_ncram>:
400010c8:	9d e3 bf a0 	save  %sp, -96, %sp
400010cc:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
400010d0:	7f ff fc 93 	call  4000031c <cortos_lock_acquire_buzy>
400010d4:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40012004 <bgetNcramLockAddr>
400010d8:	7f ff fd ce 	call  40000810 <bget_ncram>
400010dc:	90 10 00 18 	mov  %i0, %o0
400010e0:	b0 10 00 08 	mov  %o0, %i0
400010e4:	7f ff fc a8 	call  40000384 <cortos_lock_release>
400010e8:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
400010ec:	81 c7 e0 08 	ret 
400010f0:	81 e8 00 00 	restore 

400010f4 <cortos_brel_ncram>:
400010f4:	9d e3 bf a0 	save  %sp, -96, %sp
400010f8:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
400010fc:	7f ff fc 88 	call  4000031c <cortos_lock_acquire_buzy>
40001100:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40012004 <bgetNcramLockAddr>
40001104:	7f ff fe 0a 	call  4000092c <brel_ncram>
40001108:	90 10 00 18 	mov  %i0, %o0
4000110c:	f0 07 60 04 	ld  [ %i5 + 4 ], %i0
40001110:	7f ff fc 9d 	call  40000384 <cortos_lock_release>
40001114:	81 e8 00 00 	restore 
40001118:	40 00 2a 9c 	call  4000bb88 <__sparc_get_pc_thunk.l7+0xb88>
4000111c:	40 00 28 e4 	call  4000b4ac <__sparc_get_pc_thunk.l7+0x4ac>
40001120:	40 00 28 e4 	call  4000b4b0 <__sparc_get_pc_thunk.l7+0x4b0>
40001124:	40 00 28 e4 	call  4000b4b4 <__sparc_get_pc_thunk.l7+0x4b4>
40001128:	40 00 28 e4 	call  4000b4b8 <__sparc_get_pc_thunk.l7+0x4b8>
4000112c:	40 00 28 e4 	call  4000b4bc <__sparc_get_pc_thunk.l7+0x4bc>
40001130:	40 00 28 e4 	call  4000b4c0 <__sparc_get_pc_thunk.l7+0x4c0>
40001134:	40 00 28 e4 	call  4000b4c4 <__sparc_get_pc_thunk.l7+0x4c4>
40001138:	40 00 28 e4 	call  4000b4c8 <__sparc_get_pc_thunk.l7+0x4c8>
4000113c:	40 00 28 e4 	call  4000b4cc <__sparc_get_pc_thunk.l7+0x4cc>
40001140:	40 00 28 e4 	call  4000b4d0 <__sparc_get_pc_thunk.l7+0x4d0>
40001144:	40 00 28 e4 	call  4000b4d4 <__sparc_get_pc_thunk.l7+0x4d4>
40001148:	40 00 28 e4 	call  4000b4d8 <__sparc_get_pc_thunk.l7+0x4d8>
4000114c:	40 00 28 e4 	call  4000b4dc <__sparc_get_pc_thunk.l7+0x4dc>
40001150:	40 00 28 e4 	call  4000b4e0 <__sparc_get_pc_thunk.l7+0x4e0>
40001154:	40 00 28 e4 	call  4000b4e4 <__sparc_get_pc_thunk.l7+0x4e4>
40001158:	40 00 28 e4 	call  4000b4e8 <__sparc_get_pc_thunk.l7+0x4e8>
4000115c:	40 00 28 e4 	call  4000b4ec <__sparc_get_pc_thunk.l7+0x4ec>
40001160:	40 00 28 e4 	call  4000b4f0 <__sparc_get_pc_thunk.l7+0x4f0>
40001164:	40 00 28 e4 	call  4000b4f4 <__sparc_get_pc_thunk.l7+0x4f4>
40001168:	40 00 28 e4 	call  4000b4f8 <__sparc_get_pc_thunk.l7+0x4f8>
4000116c:	40 00 28 e4 	call  4000b4fc <__sparc_get_pc_thunk.l7+0x4fc>
40001170:	40 00 28 e4 	call  4000b500 <__sparc_get_pc_thunk.l7+0x500>
40001174:	40 00 28 e4 	call  4000b504 <__sparc_get_pc_thunk.l7+0x504>
40001178:	40 00 28 e4 	call  4000b508 <__sparc_get_pc_thunk.l7+0x508>
4000117c:	40 00 28 e4 	call  4000b50c <__sparc_get_pc_thunk.l7+0x50c>
40001180:	40 00 28 e4 	call  4000b510 <__sparc_get_pc_thunk.l7+0x510>
40001184:	40 00 28 e4 	call  4000b514 <__sparc_get_pc_thunk.l7+0x514>
40001188:	40 00 28 e4 	call  4000b518 <__sparc_get_pc_thunk.l7+0x518>
4000118c:	40 00 28 e4 	call  4000b51c <__sparc_get_pc_thunk.l7+0x51c>
40001190:	40 00 28 e4 	call  4000b520 <__sparc_get_pc_thunk.l7+0x520>
40001194:	40 00 28 e4 	call  4000b524 <__sparc_get_pc_thunk.l7+0x524>
40001198:	40 00 2e 50 	call  4000cad8 <__sparc_get_pc_thunk.l7+0x1ad8>
4000119c:	40 00 2e 00 	call  4000c99c <__sparc_get_pc_thunk.l7+0x199c>
400011a0:	40 00 2e 50 	call  4000cae0 <__sparc_get_pc_thunk.l7+0x1ae0>
400011a4:	40 00 28 e4 	call  4000b534 <__sparc_get_pc_thunk.l7+0x534>
400011a8:	40 00 28 e4 	call  4000b538 <__sparc_get_pc_thunk.l7+0x538>
400011ac:	40 00 28 e4 	call  4000b53c <__sparc_get_pc_thunk.l7+0x53c>
400011b0:	40 00 28 e4 	call  4000b540 <__sparc_get_pc_thunk.l7+0x540>
400011b4:	40 00 28 e4 	call  4000b544 <__sparc_get_pc_thunk.l7+0x544>
400011b8:	40 00 28 e4 	call  4000b548 <__sparc_get_pc_thunk.l7+0x548>
400011bc:	40 00 28 e4 	call  4000b54c <__sparc_get_pc_thunk.l7+0x54c>
400011c0:	40 00 28 e4 	call  4000b550 <__sparc_get_pc_thunk.l7+0x550>
400011c4:	40 00 28 e4 	call  4000b554 <__sparc_get_pc_thunk.l7+0x554>
400011c8:	40 00 28 e4 	call  4000b558 <__sparc_get_pc_thunk.l7+0x558>
400011cc:	40 00 28 e4 	call  4000b55c <__sparc_get_pc_thunk.l7+0x55c>
400011d0:	40 00 28 e4 	call  4000b560 <__sparc_get_pc_thunk.l7+0x560>
400011d4:	40 00 28 e4 	call  4000b564 <__sparc_get_pc_thunk.l7+0x564>
400011d8:	40 00 28 e4 	call  4000b568 <__sparc_get_pc_thunk.l7+0x568>
400011dc:	40 00 28 e4 	call  4000b56c <__sparc_get_pc_thunk.l7+0x56c>
400011e0:	40 00 28 e4 	call  4000b570 <__sparc_get_pc_thunk.l7+0x570>
400011e4:	40 00 2b e0 	call  4000c164 <__sparc_get_pc_thunk.l7+0x1164>
400011e8:	40 00 28 e4 	call  4000b578 <__sparc_get_pc_thunk.l7+0x578>
400011ec:	40 00 28 e4 	call  4000b57c <__sparc_get_pc_thunk.l7+0x57c>
400011f0:	40 00 28 e4 	call  4000b580 <__sparc_get_pc_thunk.l7+0x580>
400011f4:	40 00 28 e4 	call  4000b584 <__sparc_get_pc_thunk.l7+0x584>
400011f8:	40 00 28 e4 	call  4000b588 <__sparc_get_pc_thunk.l7+0x588>
400011fc:	40 00 28 e4 	call  4000b58c <__sparc_get_pc_thunk.l7+0x58c>
40001200:	40 00 28 e4 	call  4000b590 <__sparc_get_pc_thunk.l7+0x590>
40001204:	40 00 28 e4 	call  4000b594 <__sparc_get_pc_thunk.l7+0x594>
40001208:	40 00 28 e4 	call  4000b598 <__sparc_get_pc_thunk.l7+0x598>
4000120c:	40 00 2b e0 	call  4000c18c <__sparc_get_pc_thunk.l7+0x118c>
40001210:	40 00 2b 38 	call  4000bef0 <__sparc_get_pc_thunk.l7+0xef0>
40001214:	40 00 2b e0 	call  4000c194 <__sparc_get_pc_thunk.l7+0x1194>
40001218:	40 00 2e 50 	call  4000cb58 <__sparc_get_pc_thunk.l7+0x1b58>
4000121c:	40 00 2e 00 	call  4000ca1c <__sparc_get_pc_thunk.l7+0x1a1c>
40001220:	40 00 2e 50 	call  4000cb60 <__sparc_get_pc_thunk.l7+0x1b60>
40001224:	40 00 28 e4 	call  4000b5b4 <__sparc_get_pc_thunk.l7+0x5b4>
40001228:	40 00 2b e0 	call  4000c1a8 <__sparc_get_pc_thunk.l7+0x11a8>
4000122c:	40 00 28 e4 	call  4000b5bc <__sparc_get_pc_thunk.l7+0x5bc>
40001230:	40 00 28 e4 	call  4000b5c0 <__sparc_get_pc_thunk.l7+0x5c0>
40001234:	40 00 28 e4 	call  4000b5c4 <__sparc_get_pc_thunk.l7+0x5c4>
40001238:	40 00 28 e4 	call  4000b5c8 <__sparc_get_pc_thunk.l7+0x5c8>
4000123c:	40 00 2b 0c 	call  4000be6c <__sparc_get_pc_thunk.l7+0xe6c>
40001240:	40 00 2b e0 	call  4000c1c0 <__sparc_get_pc_thunk.l7+0x11c0>
40001244:	40 00 2a d8 	call  4000bda4 <__sparc_get_pc_thunk.l7+0xda4>
40001248:	40 00 28 e4 	call  4000b5d8 <__sparc_get_pc_thunk.l7+0x5d8>
4000124c:	40 00 28 e4 	call  4000b5dc <__sparc_get_pc_thunk.l7+0x5dc>
40001250:	40 00 2c c0 	call  4000c550 <__sparc_get_pc_thunk.l7+0x1550>
40001254:	40 00 28 e4 	call  4000b5e4 <__sparc_get_pc_thunk.l7+0x5e4>
40001258:	40 00 2b e0 	call  4000c1d8 <__sparc_get_pc_thunk.l7+0x11d8>
4000125c:	40 00 28 e4 	call  4000b5ec <__sparc_get_pc_thunk.l7+0x5ec>
40001260:	40 00 28 e4 	call  4000b5f0 <__sparc_get_pc_thunk.l7+0x5f0>
40001264:	40 00 2b e0 	call  4000c1e4 <__sparc_get_pc_thunk.l7+0x11e4>
40001268:	40 00 29 68 	call  4000b808 <__sparc_get_pc_thunk.l7+0x808>
4000126c:	40 00 28 38 	call  4000b34c <__sparc_get_pc_thunk.l7+0x34c>
40001270:	40 00 28 38 	call  4000b350 <__sparc_get_pc_thunk.l7+0x350>
40001274:	40 00 29 5c 	call  4000b7e4 <__sparc_get_pc_thunk.l7+0x7e4>
40001278:	40 00 28 38 	call  4000b358 <__sparc_get_pc_thunk.l7+0x358>
4000127c:	40 00 28 38 	call  4000b35c <__sparc_get_pc_thunk.l7+0x35c>
40001280:	40 00 28 38 	call  4000b360 <__sparc_get_pc_thunk.l7+0x360>
40001284:	40 00 28 38 	call  4000b364 <__sparc_get_pc_thunk.l7+0x364>
40001288:	40 00 28 38 	call  4000b368 <__sparc_get_pc_thunk.l7+0x368>
4000128c:	40 00 28 38 	call  4000b36c <__sparc_get_pc_thunk.l7+0x36c>
40001290:	40 00 28 38 	call  4000b370 <__sparc_get_pc_thunk.l7+0x370>
40001294:	40 00 29 50 	call  4000b7d4 <__sparc_get_pc_thunk.l7+0x7d4>
40001298:	40 00 28 38 	call  4000b378 <__sparc_get_pc_thunk.l7+0x378>
4000129c:	40 00 29 44 	call  4000b7ac <__sparc_get_pc_thunk.l7+0x7ac>
400012a0:	40 00 28 38 	call  4000b380 <__sparc_get_pc_thunk.l7+0x380>
400012a4:	40 00 28 38 	call  4000b384 <__sparc_get_pc_thunk.l7+0x384>
400012a8:	40 00 29 38 	call  4000b788 <__sparc_get_pc_thunk.l7+0x788>
400012ac:	40 00 2a 80 	call  4000bcac <__sparc_get_pc_thunk.l7+0xcac>
400012b0:	40 00 28 d0 	call  4000b5f0 <__sparc_get_pc_thunk.l7+0x5f0>
400012b4:	40 00 2a 70 	call  4000bc74 <__sparc_get_pc_thunk.l7+0xc74>
400012b8:	40 00 28 d0 	call  4000b5f8 <__sparc_get_pc_thunk.l7+0x5f8>
400012bc:	40 00 2a 50 	call  4000bbfc <__sparc_get_pc_thunk.l7+0xbfc>
400012c0:	40 00 28 d0 	call  4000b600 <__sparc_get_pc_thunk.l7+0x600>
400012c4:	40 00 28 d0 	call  4000b604 <__sparc_get_pc_thunk.l7+0x604>
400012c8:	40 00 28 d0 	call  4000b608 <__sparc_get_pc_thunk.l7+0x608>
400012cc:	40 00 28 d0 	call  4000b60c <__sparc_get_pc_thunk.l7+0x60c>
400012d0:	40 00 28 d0 	call  4000b610 <__sparc_get_pc_thunk.l7+0x610>
400012d4:	40 00 28 d0 	call  4000b614 <__sparc_get_pc_thunk.l7+0x614>
400012d8:	40 00 28 d0 	call  4000b618 <__sparc_get_pc_thunk.l7+0x618>
400012dc:	40 00 28 c4 	call  4000b5ec <__sparc_get_pc_thunk.l7+0x5ec>
400012e0:	40 00 28 d0 	call  4000b620 <__sparc_get_pc_thunk.l7+0x620>
400012e4:	40 00 28 d0 	call  4000b624 <__sparc_get_pc_thunk.l7+0x624>
400012e8:	40 00 28 d0 	call  4000b628 <__sparc_get_pc_thunk.l7+0x628>
400012ec:	40 00 28 d0 	call  4000b62c <__sparc_get_pc_thunk.l7+0x62c>
400012f0:	40 00 28 d0 	call  4000b630 <__sparc_get_pc_thunk.l7+0x630>
400012f4:	40 00 28 c4 	call  4000b604 <__sparc_get_pc_thunk.l7+0x604>

400012f8 <get_components>:
400012f8:	9d e3 bf 80 	save  %sp, -128, %sp
400012fc:	84 10 00 18 	mov  %i0, %g2
40001300:	86 10 00 19 	mov  %i1, %g3
40001304:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
40001308:	a5 36 20 1f 	srl  %i0, 0x1f, %l2
4000130c:	80 8c a0 ff 	btst  0xff, %l2
40001310:	02 80 00 05 	be  40001324 <get_components+0x2c>
40001314:	f6 07 a0 40 	ld  [ %fp + 0x40 ], %i3
40001318:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
4000131c:	91 a0 00 a8 	fnegs  %f8, %f8
40001320:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40001324:	40 00 15 14 	call  40006774 <__fixdfdi>
40001328:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
4000132c:	83 2e a0 03 	sll  %i2, 3, %g1
40001330:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001334:	84 10 a0 68 	or  %g2, 0x68, %g2	! 40011468 <powers_of_10>
40001338:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
4000133c:	a0 10 00 08 	mov  %o0, %l0
40001340:	a2 10 00 09 	mov  %o1, %l1
40001344:	40 00 15 6a 	call  400068ec <__floatdidf>
40001348:	d5 3f bf f0 	std  %f10, [ %fp + -16 ]
4000134c:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40001350:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40001354:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40001358:	91 a0 09 4a 	fmuld  %f0, %f10, %f8
4000135c:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
40001360:	d1 3f bf e8 	std  %f8, [ %fp + -24 ]
40001364:	40 00 15 04 	call  40006774 <__fixdfdi>
40001368:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
4000136c:	b8 10 00 08 	mov  %o0, %i4
40001370:	40 00 15 5f 	call  400068ec <__floatdidf>
40001374:	ba 10 00 09 	mov  %o1, %i5
40001378:	33 10 00 45 	sethi  %hi(0x40011400), %i1
4000137c:	d1 1f bf e8 	ldd  [ %fp + -24 ], %f8
40001380:	d5 1e 63 28 	ldd  [ %i1 + 0x328 ], %f10
40001384:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40001388:	81 a8 0a ca 	fcmped  %f0, %f10
4000138c:	01 00 00 00 	nop 
40001390:	1d 80 00 29 	fbule  40001434 <get_components+0x13c>
40001394:	01 00 00 00 	nop 
40001398:	86 87 60 01 	addcc  %i5, 1, %g3
4000139c:	84 47 20 00 	addx  %i4, 0, %g2
400013a0:	ba 10 00 03 	mov  %g3, %i5
400013a4:	b8 10 00 02 	mov  %g2, %i4
400013a8:	90 10 00 02 	mov  %g2, %o0
400013ac:	40 00 15 50 	call  400068ec <__floatdidf>
400013b0:	92 10 00 03 	mov  %g3, %o1
400013b4:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
400013b8:	81 aa 0a c0 	fcmped  %f8, %f0
400013bc:	01 00 00 00 	nop 
400013c0:	1b 80 00 29 	fble  40001464 <get_components+0x16c>
400013c4:	86 84 60 01 	addcc  %l1, 1, %g3
400013c8:	80 a6 a0 00 	cmp  %i2, 0
400013cc:	12 80 00 15 	bne  40001420 <get_components+0x128>
400013d0:	90 10 00 10 	mov  %l0, %o0
400013d4:	40 00 15 46 	call  400068ec <__floatdidf>
400013d8:	92 10 00 11 	mov  %l1, %o1
400013dc:	d1 1e 63 28 	ldd  [ %i1 + 0x328 ], %f8
400013e0:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
400013e4:	81 a2 88 c0 	fsubd  %f10, %f0, %f0
400013e8:	81 a8 0a c8 	fcmped  %f0, %f8
400013ec:	01 00 00 00 	nop 
400013f0:	19 80 00 05 	fbuge  40001404 <get_components+0x10c>
400013f4:	01 00 00 00 	nop 
400013f8:	01 00 00 00 	nop 
400013fc:	1d 80 00 09 	fbule  40001420 <get_components+0x128>
40001400:	01 00 00 00 	nop 
40001404:	84 0c 20 00 	and  %l0, 0, %g2
40001408:	86 0c 60 01 	and  %l1, 1, %g3
4000140c:	84 10 80 03 	or  %g2, %g3, %g2
40001410:	80 a0 00 02 	cmp  %g0, %g2
40001414:	82 40 20 00 	addx  %g0, 0, %g1
40001418:	a2 84 40 01 	addcc  %l1, %g1, %l1
4000141c:	a0 44 20 00 	addx  %l0, 0, %l0
40001420:	e0 3e c0 00 	std  %l0, [ %i3 ]
40001424:	f8 3e e0 08 	std  %i4, [ %i3 + 8 ]
40001428:	e4 2e e0 10 	stb  %l2, [ %i3 + 0x10 ]
4000142c:	81 c7 e0 0c 	jmp  %i7 + 0xc
40001430:	91 e8 00 1b 	restore  %g0, %i3, %o0
40001434:	81 a8 0a 4a 	fcmpd  %f0, %f10
40001438:	01 00 00 00 	nop 
4000143c:	03 bf ff e4 	fbne  400013cc <get_components+0xd4>
40001440:	80 a6 a0 00 	cmp  %i2, 0
40001444:	80 97 00 1d 	orcc  %i4, %i5, %g0
40001448:	12 80 00 0d 	bne  4000147c <get_components+0x184>
4000144c:	84 0f 20 00 	and  %i4, 0, %g2
40001450:	86 87 60 01 	addcc  %i5, 1, %g3
40001454:	84 47 20 00 	addx  %i4, 0, %g2
40001458:	ba 10 00 03 	mov  %g3, %i5
4000145c:	10 bf ff db 	b  400013c8 <get_components+0xd0>
40001460:	b8 10 00 02 	mov  %g2, %i4
40001464:	b8 10 20 00 	clr  %i4
40001468:	84 44 20 00 	addx  %l0, 0, %g2
4000146c:	a2 10 00 03 	mov  %g3, %l1
40001470:	a0 10 00 02 	mov  %g2, %l0
40001474:	10 bf ff d5 	b  400013c8 <get_components+0xd0>
40001478:	ba 10 20 00 	clr  %i5
4000147c:	86 0f 60 01 	and  %i5, 1, %g3
40001480:	80 90 80 03 	orcc  %g2, %g3, %g0
40001484:	22 bf ff d2 	be,a   400013cc <get_components+0xd4>
40001488:	80 a6 a0 00 	cmp  %i2, 0
4000148c:	10 bf ff f2 	b  40001454 <get_components+0x15c>
40001490:	86 87 60 01 	addcc  %i5, 1, %g3

40001494 <putchar_wrapper>:
40001494:	9d e3 bf a0 	save  %sp, -96, %sp
40001498:	40 00 0b 03 	call  400040a4 <__ajit_serial_putchar_via_vmap__>
4000149c:	90 10 00 18 	mov  %i0, %o0
400014a0:	80 a2 20 00 	cmp  %o0, 0
400014a4:	02 bf ff fd 	be  40001498 <putchar_wrapper+0x4>
400014a8:	01 00 00 00 	nop 
400014ac:	40 00 0a 09 	call  40003cd0 <__ajit_read_serial_control_register_via_vmap__>
400014b0:	01 00 00 00 	nop 
400014b4:	90 0a 20 09 	and  %o0, 9, %o0
400014b8:	80 a2 20 09 	cmp  %o0, 9
400014bc:	02 bf ff fc 	be  400014ac <putchar_wrapper+0x18>
400014c0:	01 00 00 00 	nop 
400014c4:	81 c7 e0 08 	ret 
400014c8:	81 e8 00 00 	restore 

400014cc <out_rev_>:
400014cc:	9d e3 bf a0 	save  %sp, -96, %sp
400014d0:	80 8f 20 03 	btst  3, %i4
400014d4:	12 80 00 1e 	bne  4000154c <out_rev_+0x80>
400014d8:	e0 06 20 0c 	ld  [ %i0 + 0xc ], %l0
400014dc:	80 a6 80 1b 	cmp  %i2, %i3
400014e0:	1a 80 00 1c 	bcc  40001550 <out_rev_+0x84>
400014e4:	80 a6 a0 00 	cmp  %i2, 0
400014e8:	ba 06 a0 01 	add  %i2, 1, %i5
400014ec:	82 10 00 10 	mov  %l0, %g1
400014f0:	10 80 00 09 	b  40001514 <out_rev_+0x48>
400014f4:	a2 10 20 20 	mov  0x20, %l1
400014f8:	9f c0 80 00 	call  %g2
400014fc:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001500:	80 a7 40 1b 	cmp  %i5, %i3
40001504:	02 80 00 13 	be  40001550 <out_rev_+0x84>
40001508:	80 a6 a0 00 	cmp  %i2, 0
4000150c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001510:	ba 07 60 01 	inc  %i5
40001514:	84 00 60 01 	add  %g1, 1, %g2
40001518:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000151c:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40001520:	80 a0 80 01 	cmp  %g2, %g1
40001524:	08 bf ff f8 	bleu  40001504 <out_rev_+0x38>
40001528:	80 a7 40 1b 	cmp  %i5, %i3
4000152c:	c4 06 00 00 	ld  [ %i0 ], %g2
40001530:	80 a0 a0 00 	cmp  %g2, 0
40001534:	12 bf ff f1 	bne  400014f8 <out_rev_+0x2c>
40001538:	90 10 20 20 	mov  0x20, %o0
4000153c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001540:	80 a7 40 1b 	cmp  %i5, %i3
40001544:	12 bf ff f2 	bne  4000150c <out_rev_+0x40>
40001548:	e2 28 80 01 	stb  %l1, [ %g2 + %g1 ]
4000154c:	80 a6 a0 00 	cmp  %i2, 0
40001550:	02 80 00 17 	be  400015ac <out_rev_+0xe0>
40001554:	80 8f 20 02 	btst  2, %i4
40001558:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000155c:	b4 06 bf ff 	add  %i2, -1, %i2
40001560:	84 00 60 01 	add  %g1, 1, %g2
40001564:	d0 0e 40 1a 	ldub  [ %i1 + %i2 ], %o0
40001568:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000156c:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40001570:	80 a0 40 02 	cmp  %g1, %g2
40001574:	1a bf ff f7 	bcc  40001550 <out_rev_+0x84>
40001578:	80 a6 a0 00 	cmp  %i2, 0
4000157c:	c4 06 00 00 	ld  [ %i0 ], %g2
40001580:	80 a0 a0 00 	cmp  %g2, 0
40001584:	22 80 00 1f 	be,a   40001600 <out_rev_+0x134>
40001588:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
4000158c:	91 2a 20 18 	sll  %o0, 0x18, %o0
40001590:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001594:	9f c0 80 00 	call  %g2
40001598:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000159c:	80 a6 a0 00 	cmp  %i2, 0
400015a0:	32 bf ff ef 	bne,a   4000155c <out_rev_+0x90>
400015a4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400015a8:	80 8f 20 02 	btst  2, %i4
400015ac:	02 80 00 1b 	be  40001618 <out_rev_+0x14c>
400015b0:	ba 10 20 20 	mov  0x20, %i5
400015b4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400015b8:	86 20 40 10 	sub  %g1, %l0, %g3
400015bc:	80 a6 c0 03 	cmp  %i3, %g3
400015c0:	08 80 00 16 	bleu  40001618 <out_rev_+0x14c>
400015c4:	84 00 60 01 	add  %g1, 1, %g2
400015c8:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
400015cc:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400015d0:	80 a0 c0 01 	cmp  %g3, %g1
400015d4:	28 80 00 0d 	bleu,a   40001608 <out_rev_+0x13c>
400015d8:	82 10 00 02 	mov  %g2, %g1
400015dc:	c4 06 00 00 	ld  [ %i0 ], %g2
400015e0:	80 a0 a0 00 	cmp  %g2, 0
400015e4:	22 80 00 0f 	be,a   40001620 <out_rev_+0x154>
400015e8:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400015ec:	90 10 20 20 	mov  0x20, %o0
400015f0:	9f c0 80 00 	call  %g2
400015f4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400015f8:	10 bf ff f0 	b  400015b8 <out_rev_+0xec>
400015fc:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001600:	10 bf ff d3 	b  4000154c <out_rev_+0x80>
40001604:	d0 28 80 01 	stb  %o0, [ %g2 + %g1 ]
40001608:	86 20 40 10 	sub  %g1, %l0, %g3
4000160c:	80 a6 c0 03 	cmp  %i3, %g3
40001610:	18 bf ff ee 	bgu  400015c8 <out_rev_+0xfc>
40001614:	84 00 60 01 	add  %g1, 1, %g2
40001618:	81 c7 e0 08 	ret 
4000161c:	81 e8 00 00 	restore 
40001620:	10 bf ff e5 	b  400015b4 <out_rev_+0xe8>
40001624:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]

40001628 <print_integer>:
40001628:	9d e3 bf 80 	save  %sp, -128, %sp
4000162c:	e6 07 a0 5c 	ld  [ %fp + 0x5c ], %l3
40001630:	80 96 40 1a 	orcc  %i1, %i2, %g0
40001634:	12 80 00 4f 	bne  40001770 <print_integer+0x148>
40001638:	e4 07 a0 60 	ld  [ %fp + 0x60 ], %l2
4000163c:	80 8c a8 00 	btst  0x800, %l2
40001640:	02 80 00 a8 	be  400018e0 <print_integer+0x2b8>
40001644:	80 a7 20 10 	cmp  %i4, 0x10
40001648:	22 80 00 c2 	be,a   40001950 <print_integer+0x328>
4000164c:	a4 0c bf ef 	and  %l2, -17, %l2
40001650:	82 10 20 01 	mov  1, %g1
40001654:	a0 10 20 00 	clr  %l0
40001658:	a2 07 bf e0 	add  %fp, -32, %l1
4000165c:	80 8c a0 02 	btst  2, %l2
40001660:	12 80 00 05 	bne  40001674 <print_integer+0x4c>
40001664:	94 10 00 10 	mov  %l0, %o2
40001668:	80 a4 e0 00 	cmp  %l3, 0
4000166c:	12 80 00 76 	bne  40001844 <print_integer+0x21c>
40001670:	80 8c a0 01 	btst  1, %l2
40001674:	80 a2 80 1d 	cmp  %o2, %i5
40001678:	1a 80 00 0d 	bcc  400016ac <print_integer+0x84>
4000167c:	80 88 60 ff 	btst  0xff, %g1
40001680:	12 80 00 06 	bne  40001698 <print_integer+0x70>
40001684:	84 10 20 30 	mov  0x30, %g2
40001688:	10 80 00 0a 	b  400016b0 <print_integer+0x88>
4000168c:	80 a4 00 0a 	cmp  %l0, %o2
40001690:	1a 80 00 08 	bcc  400016b0 <print_integer+0x88>
40001694:	80 a4 00 0a 	cmp  %l0, %o2
40001698:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
4000169c:	94 02 a0 01 	inc  %o2
400016a0:	80 a2 a0 1f 	cmp  %o2, 0x1f
400016a4:	08 bf ff fb 	bleu  40001690 <print_integer+0x68>
400016a8:	80 a2 80 1d 	cmp  %o2, %i5
400016ac:	80 a4 00 0a 	cmp  %l0, %o2
400016b0:	1a 80 00 05 	bcc  400016c4 <print_integer+0x9c>
400016b4:	84 40 20 00 	addx  %g0, 0, %g2
400016b8:	80 a7 20 08 	cmp  %i4, 8
400016bc:	22 80 00 02 	be,a   400016c4 <print_integer+0x9c>
400016c0:	a4 0c bf ef 	and  %l2, -17, %l2
400016c4:	03 00 00 08 	sethi  %hi(0x2000), %g1
400016c8:	82 10 60 10 	or  %g1, 0x10, %g1	! 2010 <__DYNAMIC+0x2010>
400016cc:	80 8c 80 01 	btst  %l2, %g1
400016d0:	02 80 00 16 	be  40001728 <print_integer+0x100>
400016d4:	80 a2 a0 1f 	cmp  %o2, 0x1f
400016d8:	80 8c a8 00 	btst  0x800, %l2
400016dc:	02 80 00 4a 	be  40001804 <print_integer+0x1dc>
400016e0:	80 a2 a0 00 	cmp  %o2, 0
400016e4:	80 a7 20 10 	cmp  %i4, 0x10
400016e8:	02 80 00 90 	be  40001928 <print_integer+0x300>
400016ec:	80 a2 a0 1f 	cmp  %o2, 0x1f
400016f0:	18 80 00 07 	bgu  4000170c <print_integer+0xe4>
400016f4:	80 a7 20 02 	cmp  %i4, 2
400016f8:	12 80 00 05 	bne  4000170c <print_integer+0xe4>
400016fc:	82 07 80 0a 	add  %fp, %o2, %g1
40001700:	84 10 20 62 	mov  0x62, %g2
40001704:	94 02 a0 01 	inc  %o2
40001708:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
4000170c:	80 a2 a0 1f 	cmp  %o2, 0x1f
40001710:	18 80 00 11 	bgu  40001754 <print_integer+0x12c>
40001714:	82 07 80 0a 	add  %fp, %o2, %g1
40001718:	84 10 20 30 	mov  0x30, %g2
4000171c:	94 02 a0 01 	inc  %o2
40001720:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001724:	80 a2 a0 1f 	cmp  %o2, 0x1f
40001728:	18 80 00 0b 	bgu  40001754 <print_integer+0x12c>
4000172c:	80 a6 e0 00 	cmp  %i3, 0
40001730:	12 80 00 61 	bne  400018b4 <print_integer+0x28c>
40001734:	80 8c a0 04 	btst  4, %l2
40001738:	12 80 00 71 	bne  400018fc <print_integer+0x2d4>
4000173c:	80 8c a0 08 	btst  8, %l2
40001740:	02 80 00 05 	be  40001754 <print_integer+0x12c>
40001744:	82 07 80 0a 	add  %fp, %o2, %g1
40001748:	84 10 20 20 	mov  0x20, %g2
4000174c:	94 02 a0 01 	inc  %o2
40001750:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001754:	90 10 00 18 	mov  %i0, %o0
40001758:	92 10 00 11 	mov  %l1, %o1
4000175c:	96 10 00 13 	mov  %l3, %o3
40001760:	7f ff ff 5b 	call  400014cc <out_rev_>
40001764:	98 10 00 12 	mov  %l2, %o4
40001768:	81 c7 e0 08 	ret 
4000176c:	81 e8 00 00 	restore 
40001770:	82 0c a0 20 	and  %l2, 0x20, %g1
40001774:	a0 10 20 00 	clr  %l0
40001778:	80 a0 00 01 	cmp  %g0, %g1
4000177c:	a2 07 bf e0 	add  %fp, -32, %l1
40001780:	a8 40 3f ff 	addx  %g0, -1, %l4
40001784:	a8 0d 20 20 	and  %l4, 0x20, %l4
40001788:	10 80 00 12 	b  400017d0 <print_integer+0x1a8>
4000178c:	a8 05 20 41 	add  %l4, 0x41, %l4
40001790:	d2 2c 40 10 	stb  %o1, [ %l1 + %l0 ]
40001794:	90 10 00 19 	mov  %i1, %o0
40001798:	92 10 00 1a 	mov  %i2, %o1
4000179c:	94 10 20 00 	clr  %o2
400017a0:	40 00 16 5d 	call  40007114 <__udivdi3>
400017a4:	96 10 00 1c 	mov  %i4, %o3
400017a8:	a0 04 20 01 	inc  %l0
400017ac:	80 a4 20 20 	cmp  %l0, 0x20
400017b0:	b2 10 00 08 	mov  %o0, %i1
400017b4:	82 40 20 00 	addx  %g0, 0, %g1
400017b8:	80 88 60 ff 	btst  0xff, %g1
400017bc:	02 bf ff a8 	be  4000165c <print_integer+0x34>
400017c0:	b4 10 00 09 	mov  %o1, %i2
400017c4:	80 96 40 09 	orcc  %i1, %o1, %g0
400017c8:	02 bf ff a6 	be  40001660 <print_integer+0x38>
400017cc:	80 8c a0 02 	btst  2, %l2
400017d0:	90 10 00 19 	mov  %i1, %o0
400017d4:	92 10 00 1a 	mov  %i2, %o1
400017d8:	94 10 20 00 	clr  %o2
400017dc:	40 00 17 1b 	call  40007448 <__umoddi3>
400017e0:	96 10 00 1c 	mov  %i4, %o3
400017e4:	83 2a 60 18 	sll  %o1, 0x18, %g1
400017e8:	83 38 60 18 	sra  %g1, 0x18, %g1
400017ec:	80 a0 60 09 	cmp  %g1, 9
400017f0:	24 bf ff e8 	ble,a   40001790 <print_integer+0x168>
400017f4:	92 02 60 30 	add  %o1, 0x30, %o1
400017f8:	92 02 7f f6 	add  %o1, -10, %o1
400017fc:	10 bf ff e5 	b  40001790 <print_integer+0x168>
40001800:	92 02 40 14 	add  %o1, %l4, %o1
40001804:	02 bf ff b9 	be  400016e8 <print_integer+0xc0>
40001808:	80 a7 20 10 	cmp  %i4, 0x10
4000180c:	80 a2 80 13 	cmp  %o2, %l3
40001810:	02 80 00 06 	be  40001828 <print_integer+0x200>
40001814:	80 a0 a0 00 	cmp  %g2, 0
40001818:	80 a7 40 0a 	cmp  %i5, %o2
4000181c:	12 bf ff b3 	bne  400016e8 <print_integer+0xc0>
40001820:	80 a7 20 10 	cmp  %i4, 0x10
40001824:	80 a0 a0 00 	cmp  %g2, 0
40001828:	02 80 00 55 	be  4000197c <print_integer+0x354>
4000182c:	80 a7 20 02 	cmp  %i4, 2
40001830:	82 82 bf ff 	addcc  %o2, -1, %g1
40001834:	12 80 00 58 	bne  40001994 <print_integer+0x36c>
40001838:	80 a7 20 02 	cmp  %i4, 2
4000183c:	10 bf ff aa 	b  400016e4 <print_integer+0xbc>
40001840:	94 10 20 00 	clr  %o2
40001844:	02 bf ff 8d 	be  40001678 <print_integer+0x50>
40001848:	80 a2 80 1d 	cmp  %o2, %i5
4000184c:	80 a6 e0 00 	cmp  %i3, 0
40001850:	32 80 00 05 	bne,a   40001864 <print_integer+0x23c>
40001854:	a6 04 ff ff 	add  %l3, -1, %l3
40001858:	80 8c a0 0c 	btst  0xc, %l2
4000185c:	32 80 00 02 	bne,a   40001864 <print_integer+0x23c>
40001860:	a6 04 ff ff 	add  %l3, -1, %l3
40001864:	80 a4 00 13 	cmp  %l0, %l3
40001868:	1a 80 00 55 	bcc  400019bc <print_integer+0x394>
4000186c:	80 88 60 ff 	btst  0xff, %g1
40001870:	02 80 00 53 	be  400019bc <print_integer+0x394>
40001874:	84 10 20 30 	mov  0x30, %g2
40001878:	82 07 80 10 	add  %fp, %l0, %g1
4000187c:	94 04 20 01 	add  %l0, 1, %o2
40001880:	10 80 00 06 	b  40001898 <print_integer+0x270>
40001884:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001888:	1a bf ff 7c 	bcc  40001678 <print_integer+0x50>
4000188c:	80 a2 80 1d 	cmp  %o2, %i5
40001890:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
40001894:	94 02 a0 01 	inc  %o2
40001898:	80 a2 a0 20 	cmp  %o2, 0x20
4000189c:	82 40 20 00 	addx  %g0, 0, %g1
400018a0:	80 88 60 ff 	btst  0xff, %g1
400018a4:	32 bf ff f9 	bne,a   40001888 <print_integer+0x260>
400018a8:	80 a2 80 13 	cmp  %o2, %l3
400018ac:	10 bf ff 73 	b  40001678 <print_integer+0x50>
400018b0:	80 a2 80 1d 	cmp  %o2, %i5
400018b4:	82 07 80 0a 	add  %fp, %o2, %g1
400018b8:	84 10 20 2d 	mov  0x2d, %g2
400018bc:	94 02 a0 01 	inc  %o2
400018c0:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
400018c4:	90 10 00 18 	mov  %i0, %o0
400018c8:	92 10 00 11 	mov  %l1, %o1
400018cc:	96 10 00 13 	mov  %l3, %o3
400018d0:	7f ff fe ff 	call  400014cc <out_rev_>
400018d4:	98 10 00 12 	mov  %l2, %o4
400018d8:	81 c7 e0 08 	ret 
400018dc:	81 e8 00 00 	restore 
400018e0:	82 10 20 30 	mov  0x30, %g1
400018e4:	a4 0c bf ef 	and  %l2, -17, %l2
400018e8:	c2 2f bf e0 	stb  %g1, [ %fp + -32 ]
400018ec:	a0 10 20 01 	mov  1, %l0
400018f0:	82 10 20 01 	mov  1, %g1
400018f4:	10 bf ff 5a 	b  4000165c <print_integer+0x34>
400018f8:	a2 07 bf e0 	add  %fp, -32, %l1
400018fc:	82 07 80 0a 	add  %fp, %o2, %g1
40001900:	84 10 20 2b 	mov  0x2b, %g2
40001904:	94 02 a0 01 	inc  %o2
40001908:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
4000190c:	90 10 00 18 	mov  %i0, %o0
40001910:	92 10 00 11 	mov  %l1, %o1
40001914:	96 10 00 13 	mov  %l3, %o3
40001918:	7f ff fe ed 	call  400014cc <out_rev_>
4000191c:	98 10 00 12 	mov  %l2, %o4
40001920:	81 c7 e0 08 	ret 
40001924:	81 e8 00 00 	restore 
40001928:	80 8c a0 20 	btst  0x20, %l2
4000192c:	12 80 00 0d 	bne  40001960 <print_integer+0x338>
40001930:	80 a2 a0 1f 	cmp  %o2, 0x1f
40001934:	18 bf ff 89 	bgu  40001758 <print_integer+0x130>
40001938:	90 10 00 18 	mov  %i0, %o0
4000193c:	82 07 80 0a 	add  %fp, %o2, %g1
40001940:	84 10 20 78 	mov  0x78, %g2
40001944:	94 02 a0 01 	inc  %o2
40001948:	10 bf ff 71 	b  4000170c <print_integer+0xe4>
4000194c:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001950:	82 10 20 01 	mov  1, %g1
40001954:	a0 10 20 00 	clr  %l0
40001958:	10 bf ff 41 	b  4000165c <print_integer+0x34>
4000195c:	a2 07 bf e0 	add  %fp, -32, %l1
40001960:	18 bf ff 7e 	bgu  40001758 <print_integer+0x130>
40001964:	90 10 00 18 	mov  %i0, %o0
40001968:	82 07 80 0a 	add  %fp, %o2, %g1
4000196c:	84 10 20 58 	mov  0x58, %g2
40001970:	94 02 a0 01 	inc  %o2
40001974:	10 bf ff 66 	b  4000170c <print_integer+0xe4>
40001978:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
4000197c:	02 bf ff 5b 	be  400016e8 <print_integer+0xc0>
40001980:	80 a7 20 10 	cmp  %i4, 0x10
40001984:	02 bf ff 59 	be  400016e8 <print_integer+0xc0>
40001988:	82 10 00 0a 	mov  %o2, %g1
4000198c:	10 bf ff 60 	b  4000170c <print_integer+0xe4>
40001990:	94 10 00 01 	mov  %g1, %o2
40001994:	02 80 00 06 	be  400019ac <print_integer+0x384>
40001998:	80 a4 00 01 	cmp  %l0, %g1
4000199c:	80 a7 20 10 	cmp  %i4, 0x10
400019a0:	32 bf ff 5b 	bne,a   4000170c <print_integer+0xe4>
400019a4:	94 10 00 01 	mov  %g1, %o2
400019a8:	80 a4 00 01 	cmp  %l0, %g1
400019ac:	0a bf ff 4e 	bcs  400016e4 <print_integer+0xbc>
400019b0:	94 02 bf fe 	add  %o2, -2, %o2
400019b4:	10 bf ff 4c 	b  400016e4 <print_integer+0xbc>
400019b8:	94 10 00 01 	mov  %g1, %o2
400019bc:	10 bf ff 2e 	b  40001674 <print_integer+0x4c>
400019c0:	94 10 00 10 	mov  %l0, %o2

400019c4 <print_broken_up_decimal.isra.4>:
400019c4:	9d e3 bf a0 	save  %sp, -96, %sp
400019c8:	e0 07 a0 5c 	ld  [ %fp + 0x5c ], %l0
400019cc:	a2 10 00 1a 	mov  %i2, %l1
400019d0:	a6 10 00 1b 	mov  %i3, %l3
400019d4:	a8 10 00 1c 	mov  %i4, %l4
400019d8:	f6 07 a0 60 	ld  [ %fp + 0x60 ], %i3
400019dc:	f8 07 a0 64 	ld  [ %fp + 0x64 ], %i4
400019e0:	e4 07 a0 68 	ld  [ %fp + 0x68 ], %l2
400019e4:	80 a4 20 00 	cmp  %l0, 0
400019e8:	02 80 00 73 	be  40001bb4 <print_broken_up_decimal.isra.4+0x1f0>
400019ec:	f4 07 a0 6c 	ld  [ %fp + 0x6c ], %i2
400019f0:	03 00 00 04 	sethi  %hi(0x1000), %g1
400019f4:	84 10 60 10 	or  %g1, 0x10, %g2	! 1010 <__DYNAMIC+0x1010>
400019f8:	84 0f 00 02 	and  %i4, %g2, %g2
400019fc:	80 a0 80 01 	cmp  %g2, %g1
40001a00:	02 80 00 90 	be  40001c40 <print_broken_up_decimal.isra.4+0x27c>
40001a04:	80 a4 60 00 	cmp  %l1, 0
40001a08:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001a0c:	18 80 00 57 	bgu  40001b68 <print_broken_up_decimal.isra.4+0x1a4>
40001a10:	94 10 20 00 	clr  %o2
40001a14:	96 10 20 0a 	mov  0xa, %o3
40001a18:	90 10 00 11 	mov  %l1, %o0
40001a1c:	40 00 14 ce 	call  40006d54 <__moddi3>
40001a20:	92 10 00 13 	mov  %l3, %o1
40001a24:	92 02 60 30 	add  %o1, 0x30, %o1
40001a28:	90 10 00 11 	mov  %l1, %o0
40001a2c:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
40001a30:	94 10 20 00 	clr  %o2
40001a34:	96 10 20 0a 	mov  0xa, %o3
40001a38:	10 80 00 0f 	b  40001a74 <print_broken_up_decimal.isra.4+0xb0>
40001a3c:	92 10 00 13 	mov  %l3, %o1
40001a40:	90 10 00 13 	mov  %l3, %o0
40001a44:	94 10 20 00 	clr  %o2
40001a48:	80 a6 a0 20 	cmp  %i2, 0x20
40001a4c:	02 80 00 47 	be  40001b68 <print_broken_up_decimal.isra.4+0x1a4>
40001a50:	96 10 20 0a 	mov  0xa, %o3
40001a54:	40 00 14 c0 	call  40006d54 <__moddi3>
40001a58:	01 00 00 00 	nop 
40001a5c:	92 02 60 30 	add  %o1, 0x30, %o1
40001a60:	90 10 00 13 	mov  %l3, %o0
40001a64:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
40001a68:	94 10 20 00 	clr  %o2
40001a6c:	96 10 20 0a 	mov  0xa, %o3
40001a70:	92 10 00 11 	mov  %l1, %o1
40001a74:	40 00 13 cf 	call  400069b0 <__divdi3>
40001a78:	a0 04 3f ff 	add  %l0, -1, %l0
40001a7c:	a6 10 00 08 	mov  %o0, %l3
40001a80:	a2 10 00 09 	mov  %o1, %l1
40001a84:	80 94 c0 09 	orcc  %l3, %o1, %g0
40001a88:	12 bf ff ee 	bne  40001a40 <print_broken_up_decimal.isra.4+0x7c>
40001a8c:	b4 06 a0 01 	inc  %i2
40001a90:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001a94:	18 80 00 0e 	bgu  40001acc <print_broken_up_decimal.isra.4+0x108>
40001a98:	80 a4 20 00 	cmp  %l0, 0
40001a9c:	02 80 00 0c 	be  40001acc <print_broken_up_decimal.isra.4+0x108>
40001aa0:	82 10 20 30 	mov  0x30, %g1
40001aa4:	10 80 00 06 	b  40001abc <print_broken_up_decimal.isra.4+0xf8>
40001aa8:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001aac:	80 a4 20 00 	cmp  %l0, 0
40001ab0:	02 80 00 08 	be  40001ad0 <print_broken_up_decimal.isra.4+0x10c>
40001ab4:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001ab8:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001abc:	b4 06 a0 01 	inc  %i2
40001ac0:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001ac4:	08 bf ff fa 	bleu  40001aac <print_broken_up_decimal.isra.4+0xe8>
40001ac8:	a0 04 3f ff 	add  %l0, -1, %l0
40001acc:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001ad0:	18 80 00 27 	bgu  40001b6c <print_broken_up_decimal.isra.4+0x1a8>
40001ad4:	82 0f 20 03 	and  %i4, 3, %g1
40001ad8:	82 10 20 2e 	mov  0x2e, %g1
40001adc:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001ae0:	b4 06 a0 01 	inc  %i2
40001ae4:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001ae8:	18 80 00 20 	bgu  40001b68 <print_broken_up_decimal.isra.4+0x1a4>
40001aec:	94 10 20 00 	clr  %o2
40001af0:	96 10 20 0a 	mov  0xa, %o3
40001af4:	90 10 00 18 	mov  %i0, %o0
40001af8:	40 00 14 97 	call  40006d54 <__moddi3>
40001afc:	92 10 00 19 	mov  %i1, %o1
40001b00:	94 10 20 00 	clr  %o2
40001b04:	82 02 60 30 	add  %o1, 0x30, %g1
40001b08:	96 10 20 0a 	mov  0xa, %o3
40001b0c:	90 10 00 18 	mov  %i0, %o0
40001b10:	92 10 00 19 	mov  %i1, %o1
40001b14:	10 80 00 0f 	b  40001b50 <print_broken_up_decimal.isra.4+0x18c>
40001b18:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001b1c:	90 10 00 11 	mov  %l1, %o0
40001b20:	94 10 20 00 	clr  %o2
40001b24:	80 a6 a0 20 	cmp  %i2, 0x20
40001b28:	02 80 00 10 	be  40001b68 <print_broken_up_decimal.isra.4+0x1a4>
40001b2c:	96 10 20 0a 	mov  0xa, %o3
40001b30:	40 00 14 89 	call  40006d54 <__moddi3>
40001b34:	01 00 00 00 	nop 
40001b38:	92 02 60 30 	add  %o1, 0x30, %o1
40001b3c:	90 10 00 11 	mov  %l1, %o0
40001b40:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
40001b44:	94 10 20 00 	clr  %o2
40001b48:	96 10 20 0a 	mov  0xa, %o3
40001b4c:	92 10 00 10 	mov  %l0, %o1
40001b50:	40 00 13 98 	call  400069b0 <__divdi3>
40001b54:	b4 06 a0 01 	inc  %i2
40001b58:	a2 10 00 08 	mov  %o0, %l1
40001b5c:	80 94 40 09 	orcc  %l1, %o1, %g0
40001b60:	12 bf ff ef 	bne  40001b1c <print_broken_up_decimal.isra.4+0x158>
40001b64:	a0 10 00 09 	mov  %o1, %l0
40001b68:	82 0f 20 03 	and  %i4, 3, %g1
40001b6c:	80 a0 60 01 	cmp  %g1, 1
40001b70:	02 80 00 1d 	be  40001be4 <print_broken_up_decimal.isra.4+0x220>
40001b74:	80 a6 e0 00 	cmp  %i3, 0
40001b78:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001b7c:	18 80 00 0b 	bgu  40001ba8 <print_broken_up_decimal.isra.4+0x1e4>
40001b80:	80 a5 20 00 	cmp  %l4, 0
40001b84:	12 80 00 13 	bne  40001bd0 <print_broken_up_decimal.isra.4+0x20c>
40001b88:	82 10 20 2d 	mov  0x2d, %g1
40001b8c:	80 8f 20 04 	btst  4, %i4
40001b90:	12 80 00 4d 	bne  40001cc4 <print_broken_up_decimal.isra.4+0x300>
40001b94:	80 8f 20 08 	btst  8, %i4
40001b98:	02 80 00 04 	be  40001ba8 <print_broken_up_decimal.isra.4+0x1e4>
40001b9c:	82 10 20 20 	mov  0x20, %g1
40001ba0:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001ba4:	b4 06 a0 01 	inc  %i2
40001ba8:	b0 10 00 1d 	mov  %i5, %i0
40001bac:	7f ff fe 48 	call  400014cc <out_rev_>
40001bb0:	93 e8 00 12 	restore  %g0, %l2, %o1
40001bb4:	80 8f 20 10 	btst  0x10, %i4
40001bb8:	02 bf ff cc 	be  40001ae8 <print_broken_up_decimal.isra.4+0x124>
40001bbc:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001bc0:	28 bf ff c7 	bleu,a   40001adc <print_broken_up_decimal.isra.4+0x118>
40001bc4:	82 10 20 2e 	mov  0x2e, %g1
40001bc8:	10 bf ff e9 	b  40001b6c <print_broken_up_decimal.isra.4+0x1a8>
40001bcc:	82 0f 20 03 	and  %i4, 3, %g1
40001bd0:	b0 10 00 1d 	mov  %i5, %i0
40001bd4:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001bd8:	b2 10 00 12 	mov  %l2, %i1
40001bdc:	7f ff fe 3c 	call  400014cc <out_rev_>
40001be0:	95 ee a0 01 	restore  %i2, 1, %o2
40001be4:	02 bf ff e6 	be  40001b7c <print_broken_up_decimal.isra.4+0x1b8>
40001be8:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001bec:	80 a5 20 00 	cmp  %l4, 0
40001bf0:	32 80 00 05 	bne,a   40001c04 <print_broken_up_decimal.isra.4+0x240>
40001bf4:	b6 06 ff ff 	add  %i3, -1, %i3
40001bf8:	80 8f 20 0c 	btst  0xc, %i4
40001bfc:	32 80 00 02 	bne,a   40001c04 <print_broken_up_decimal.isra.4+0x240>
40001c00:	b6 06 ff ff 	add  %i3, -1, %i3
40001c04:	80 a6 80 1b 	cmp  %i2, %i3
40001c08:	1a bf ff dc 	bcc  40001b78 <print_broken_up_decimal.isra.4+0x1b4>
40001c0c:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001c10:	18 bf ff db 	bgu  40001b7c <print_broken_up_decimal.isra.4+0x1b8>
40001c14:	82 10 20 30 	mov  0x30, %g1
40001c18:	10 80 00 05 	b  40001c2c <print_broken_up_decimal.isra.4+0x268>
40001c1c:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001c20:	1a bf ff d7 	bcc  40001b7c <print_broken_up_decimal.isra.4+0x1b8>
40001c24:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001c28:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001c2c:	b4 06 a0 01 	inc  %i2
40001c30:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001c34:	28 bf ff fb 	bleu,a   40001c20 <print_broken_up_decimal.isra.4+0x25c>
40001c38:	80 a6 80 1b 	cmp  %i2, %i3
40001c3c:	30 bf ff d0 	b,a   40001b7c <print_broken_up_decimal.isra.4+0x1b8>
40001c40:	04 80 00 27 	ble  40001cdc <print_broken_up_decimal.isra.4+0x318>
40001c44:	80 a4 60 00 	cmp  %l1, 0
40001c48:	90 10 00 11 	mov  %l1, %o0
40001c4c:	92 10 00 13 	mov  %l3, %o1
40001c50:	94 10 20 00 	clr  %o2
40001c54:	40 00 14 40 	call  40006d54 <__moddi3>
40001c58:	96 10 20 0a 	mov  0xa, %o3
40001c5c:	80 92 00 09 	orcc  %o0, %o1, %g0
40001c60:	12 bf ff 6b 	bne  40001a0c <print_broken_up_decimal.isra.4+0x48>
40001c64:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001c68:	94 10 20 00 	clr  %o2
40001c6c:	96 10 20 0a 	mov  0xa, %o3
40001c70:	90 10 00 11 	mov  %l1, %o0
40001c74:	40 00 13 4f 	call  400069b0 <__divdi3>
40001c78:	92 10 00 13 	mov  %l3, %o1
40001c7c:	94 10 20 00 	clr  %o2
40001c80:	a2 10 00 08 	mov  %o0, %l1
40001c84:	a6 10 00 09 	mov  %o1, %l3
40001c88:	96 10 20 0a 	mov  0xa, %o3
40001c8c:	40 00 14 32 	call  40006d54 <__moddi3>
40001c90:	a0 04 3f ff 	add  %l0, -1, %l0
40001c94:	80 92 00 09 	orcc  %o0, %o1, %g0
40001c98:	02 bf ff f5 	be  40001c6c <print_broken_up_decimal.isra.4+0x2a8>
40001c9c:	94 10 20 00 	clr  %o2
40001ca0:	80 a4 60 00 	cmp  %l1, 0
40001ca4:	14 bf ff 5a 	bg  40001a0c <print_broken_up_decimal.isra.4+0x48>
40001ca8:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001cac:	80 a4 60 00 	cmp  %l1, 0
40001cb0:	12 bf ff 8d 	bne  40001ae4 <print_broken_up_decimal.isra.4+0x120>
40001cb4:	80 a4 e0 00 	cmp  %l3, 0
40001cb8:	12 bf ff 55 	bne  40001a0c <print_broken_up_decimal.isra.4+0x48>
40001cbc:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001cc0:	30 bf ff 8a 	b,a   40001ae8 <print_broken_up_decimal.isra.4+0x124>
40001cc4:	82 10 20 2b 	mov  0x2b, %g1
40001cc8:	b0 10 00 1d 	mov  %i5, %i0
40001ccc:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001cd0:	b2 10 00 12 	mov  %l2, %i1
40001cd4:	7f ff fd fe 	call  400014cc <out_rev_>
40001cd8:	95 ee a0 01 	restore  %i2, 1, %o2
40001cdc:	12 bf ff 82 	bne  40001ae4 <print_broken_up_decimal.isra.4+0x120>
40001ce0:	80 a4 e0 00 	cmp  %l3, 0
40001ce4:	12 bf ff da 	bne  40001c4c <print_broken_up_decimal.isra.4+0x288>
40001ce8:	90 10 00 11 	mov  %l1, %o0
40001cec:	10 bf ff 7f 	b  40001ae8 <print_broken_up_decimal.isra.4+0x124>
40001cf0:	80 a6 a0 1f 	cmp  %i2, 0x1f

40001cf4 <print_exponential_number>:
40001cf4:	9d e3 bf 40 	save  %sp, -192, %sp
40001cf8:	84 10 00 19 	mov  %i1, %g2
40001cfc:	86 10 00 1a 	mov  %i2, %g3
40001d00:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40001d04:	ad 36 60 1f 	srl  %i1, 0x1f, %l6
40001d08:	a8 10 00 1b 	mov  %i3, %l4
40001d0c:	82 8d a0 ff 	andcc  %l6, 0xff, %g1
40001d10:	02 80 00 03 	be  40001d1c <print_exponential_number+0x28>
40001d14:	d1 1f bf c8 	ldd  [ %fp + -56 ], %f8
40001d18:	91 a0 00 a8 	fnegs  %f8, %f8
40001d1c:	09 10 00 45 	sethi  %hi(0x40011400), %g4
40001d20:	d5 19 23 38 	ldd  [ %g4 + 0x338 ], %f10	! 40011738 <__clz_tab+0x240>
40001d24:	81 aa 0a 4a 	fcmpd  %f8, %f10
40001d28:	01 00 00 00 	nop 
40001d2c:	33 80 00 e8 	fbe,a   400020cc <print_exponential_number+0x3d8>
40001d30:	88 10 20 01 	mov  1, %g4	! 1 <__DYNAMIC+0x1>
40001d34:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40001d38:	19 00 03 ff 	sethi  %hi(0xffc00), %o4
40001d3c:	f4 1f bf c0 	ldd  [ %fp + -64 ], %i2
40001d40:	98 13 23 ff 	or  %o4, 0x3ff, %o4
40001d44:	05 0f fc 00 	sethi  %hi(0x3ff00000), %g2
40001d48:	98 0e 80 0c 	and  %i2, %o4, %o4
40001d4c:	84 13 00 02 	or  %o4, %g2, %g2
40001d50:	1b 3f ff ff 	sethi  %hi(0xfffffc00), %o5
40001d54:	86 10 20 00 	clr  %g3
40001d58:	9a 13 63 ff 	or  %o5, 0x3ff, %o5
40001d5c:	9a 0e c0 0d 	and  %i3, %o5, %o5
40001d60:	86 13 40 03 	or  %o5, %g3, %g3
40001d64:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40001d68:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001d6c:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
40001d70:	37 10 00 45 	sethi  %hi(0x40011400), %i3
40001d74:	dd 1e e3 40 	ldd  [ %i3 + 0x340 ], %f14	! 40011740 <__clz_tab+0x248>
40001d78:	99 a4 08 ce 	fsubd  %f16, %f14, %f12
40001d7c:	e1 18 a3 48 	ldd  [ %g2 + 0x348 ], %f16
40001d80:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001d84:	e5 18 a3 50 	ldd  [ %g2 + 0x350 ], %f18	! 40011750 <__clz_tab+0x258>
40001d88:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40001d8c:	a1 a3 09 50 	fmuld  %f12, %f16, %f16
40001d90:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001d94:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001d98:	37 10 00 45 	sethi  %hi(0x40011400), %i3
40001d9c:	e5 18 a3 58 	ldd  [ %g2 + 0x358 ], %f18
40001da0:	a5 a3 89 52 	fmuld  %f14, %f18, %f18
40001da4:	87 36 a0 14 	srl  %i2, 0x14, %g3
40001da8:	a1 a4 08 d2 	fsubd  %f16, %f18, %f16
40001dac:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
40001db0:	e5 1e e3 60 	ldd  [ %i3 + 0x360 ], %f18
40001db4:	b6 00 fc 01 	add  %g3, -1023, %i3
40001db8:	f6 27 bf bc 	st  %i3, [ %fp + -68 ]
40001dbc:	99 a3 09 4e 	fmuld  %f12, %f14, %f12
40001dc0:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001dc4:	99 a3 09 52 	fmuld  %f12, %f18, %f12
40001dc8:	dd 18 a3 68 	ldd  [ %g2 + 0x368 ], %f14
40001dcc:	99 a4 08 4c 	faddd  %f16, %f12, %f12
40001dd0:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
40001dd4:	a1 a0 19 10 	fitod  %f16, %f16
40001dd8:	a1 a4 09 4e 	fmuld  %f16, %f14, %f16
40001ddc:	99 a3 08 50 	faddd  %f12, %f16, %f12
40001de0:	81 ab 0a ca 	fcmped  %f12, %f10
40001de4:	01 00 00 00 	nop 
40001de8:	07 80 01 49 	fbul  4000230c <print_exponential_number+0x618>
40001dec:	01 00 00 00 	nop 
40001df0:	95 a0 1a 4c 	fdtoi  %f12, %f10
40001df4:	d5 27 bf bc 	st  %f10, [ %fp + -68 ]
40001df8:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
40001dfc:	80 a5 7e cc 	cmp  %l5, -308
40001e00:	02 80 01 b6 	be  400024d8 <print_exponential_number+0x7e4>
40001e04:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001e08:	ea 27 bf bc 	st  %l5, [ %fp + -68 ]
40001e0c:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
40001e10:	d9 18 a3 70 	ldd  [ %g2 + 0x370 ], %f12
40001e14:	9d a0 19 10 	fitod  %f16, %f14
40001e18:	d5 19 23 38 	ldd  [ %g4 + 0x338 ], %f10
40001e1c:	99 a3 89 4c 	fmuld  %f14, %f12, %f12
40001e20:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001e24:	e1 18 a3 28 	ldd  [ %g2 + 0x328 ], %f16	! 40011728 <__clz_tab+0x230>
40001e28:	99 a3 08 50 	faddd  %f12, %f16, %f12
40001e2c:	81 ab 0a ca 	fcmped  %f12, %f10
40001e30:	01 00 00 00 	nop 
40001e34:	07 80 01 9d 	fbul  400024a8 <print_exponential_number+0x7b4>
40001e38:	01 00 00 00 	nop 
40001e3c:	a3 a0 1a 4c 	fdtoi  %f12, %f17
40001e40:	e3 27 bf bc 	st  %f17, [ %fp + -68 ]
40001e44:	a1 a0 19 11 	fitod  %f17, %f16
40001e48:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
40001e4c:	07 10 00 45 	sethi  %hi(0x40011400), %g3
40001e50:	d5 18 e3 78 	ldd  [ %g3 + 0x378 ], %f10	! 40011778 <__clz_tab+0x280>
40001e54:	09 10 00 45 	sethi  %hi(0x40011400), %g4
40001e58:	9d a3 89 4a 	fmuld  %f14, %f10, %f14
40001e5c:	07 10 00 45 	sethi  %hi(0x40011400), %g3
40001e60:	d5 18 e3 80 	ldd  [ %g3 + 0x380 ], %f10	! 40011780 <__clz_tab+0x288>
40001e64:	a1 a4 09 4a 	fmuld  %f16, %f10, %f16
40001e68:	95 a3 88 d0 	fsubd  %f14, %f16, %f10
40001e6c:	e1 19 23 88 	ldd  [ %g4 + 0x388 ], %f16
40001e70:	09 10 00 45 	sethi  %hi(0x40011400), %g4
40001e74:	99 a2 89 4a 	fmuld  %f10, %f10, %f12
40001e78:	9d a2 88 4a 	faddd  %f10, %f10, %f14
40001e7c:	95 a4 08 ca 	fsubd  %f16, %f10, %f10
40001e80:	e1 19 23 90 	ldd  [ %g4 + 0x390 ], %f16
40001e84:	09 10 00 45 	sethi  %hi(0x40011400), %g4
40001e88:	e5 19 23 98 	ldd  [ %g4 + 0x398 ], %f18	! 40011798 <__clz_tab+0x2a0>
40001e8c:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
40001e90:	09 10 00 45 	sethi  %hi(0x40011400), %g4
40001e94:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001e98:	e5 19 23 a0 	ldd  [ %g4 + 0x3a0 ], %f18
40001e9c:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
40001ea0:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001ea4:	9a 80 a3 ff 	addcc  %g2, 0x3ff, %o5
40001ea8:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
40001eac:	85 2b 60 14 	sll  %o5, 0x14, %g2
40001eb0:	86 10 20 00 	clr  %g3
40001eb4:	95 a2 88 4c 	faddd  %f10, %f12, %f10
40001eb8:	09 10 00 45 	sethi  %hi(0x40011400), %g4
40001ebc:	95 a3 89 ca 	fdivd  %f14, %f10, %f10
40001ec0:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40001ec4:	dd 19 23 a8 	ldd  [ %g4 + 0x3a8 ], %f14
40001ec8:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
40001ecc:	95 a2 88 4e 	faddd  %f10, %f14, %f10
40001ed0:	95 a2 89 50 	fmuld  %f10, %f16, %f10
40001ed4:	81 aa 0a ca 	fcmped  %f8, %f10
40001ed8:	01 00 00 00 	nop 
40001edc:	19 80 00 06 	fbuge  40001ef4 <print_exponential_number+0x200>
40001ee0:	01 00 00 00 	nop 
40001ee4:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001ee8:	aa 05 7f ff 	add  %l5, -1, %l5
40001eec:	d9 18 a3 98 	ldd  [ %g2 + 0x398 ], %f12
40001ef0:	95 a2 89 cc 	fdivd  %f10, %f12, %f10
40001ef4:	84 05 60 11 	add  %l5, 0x11, %g2
40001ef8:	80 a0 a0 22 	cmp  %g2, 0x22
40001efc:	18 80 01 00 	bgu  400022fc <print_exponential_number+0x608>
40001f00:	99 a0 00 2a 	fmovs  %f10, %f12
40001f04:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40001f08:	80 a0 00 15 	cmp  %g0, %l5
40001f0c:	86 18 80 15 	xor  %g2, %l5, %g3
40001f10:	84 20 c0 02 	sub  %g3, %g2, %g2
40001f14:	85 28 a0 03 	sll  %g2, 3, %g2
40001f18:	88 60 3f ff 	subx  %g0, -1, %g4
40001f1c:	37 10 00 45 	sethi  %hi(0x40011400), %i3
40001f20:	b6 16 e0 68 	or  %i3, 0x68, %i3	! 40011468 <powers_of_10>
40001f24:	d9 1e c0 02 	ldd  [ %i3 + %g2 ], %f12
40001f28:	05 00 00 04 	sethi  %hi(0x1000), %g2
40001f2c:	80 8f 40 02 	btst  %i5, %g2
40001f30:	12 80 00 6d 	bne  400020e4 <print_exponential_number+0x3f0>
40001f34:	87 35 60 1f 	srl  %l5, 0x1f, %g3
40001f38:	b2 10 20 00 	clr  %i1
40001f3c:	80 89 20 ff 	btst  0xff, %g4
40001f40:	02 80 00 cf 	be  4000227c <print_exponential_number+0x588>
40001f44:	80 a0 60 00 	cmp  %g1, 0
40001f48:	32 80 00 8d 	bne,a   4000217c <print_exponential_number+0x488>
40001f4c:	91 a0 00 a8 	fnegs  %f8, %f8
40001f50:	82 07 bf e8 	add  %fp, -24, %g1
40001f54:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001f58:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001f5c:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001f60:	94 10 00 14 	mov  %l4, %o2
40001f64:	7f ff fc e5 	call  400012f8 <get_components>
40001f68:	01 00 00 00 	nop 
40001f6c:	00 00 00 18 	unimp  0x18
40001f70:	80 a6 60 00 	cmp  %i1, 0
40001f74:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
40001f78:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
40001f7c:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
40001f80:	02 80 00 8d 	be  400021b4 <print_exponential_number+0x4c0>
40001f84:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001f88:	03 00 00 04 	sethi  %hi(0x1000), %g1
40001f8c:	80 8f 40 01 	btst  %i5, %g1
40001f90:	12 80 00 a2 	bne  40002218 <print_exponential_number+0x524>
40001f94:	80 a5 7f ff 	cmp  %l5, -1
40001f98:	90 10 00 1a 	mov  %i2, %o0
40001f9c:	96 10 00 10 	mov  %l0, %o3
40001fa0:	94 10 00 11 	mov  %l1, %o2
40001fa4:	b4 0f 60 02 	and  %i5, 2, %i2
40001fa8:	92 10 00 1b 	mov  %i3, %o1
40001fac:	a0 10 20 00 	clr  %l0
40001fb0:	80 a7 00 10 	cmp  %i4, %l0
40001fb4:	18 80 00 70 	bgu  40002174 <print_exponential_number+0x480>
40001fb8:	82 10 20 00 	clr  %g1
40001fbc:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001fc0:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40001fc4:	c2 23 a0 68 	st  %g1, [ %sp + 0x68 ]
40001fc8:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001fcc:	f6 06 20 0c 	ld  [ %i0 + 0xc ], %i3
40001fd0:	e8 23 a0 5c 	st  %l4, [ %sp + 0x5c ]
40001fd4:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
40001fd8:	c2 23 a0 6c 	st  %g1, [ %sp + 0x6c ]
40001fdc:	98 0d a0 ff 	and  %l6, 0xff, %o4
40001fe0:	7f ff fe 79 	call  400019c4 <print_broken_up_decimal.isra.4>
40001fe4:	9a 10 00 18 	mov  %i0, %o5
40001fe8:	80 a6 60 00 	cmp  %i1, 0
40001fec:	12 80 00 5d 	bne  40002160 <print_exponential_number+0x46c>
40001ff0:	ba 0f 60 20 	and  %i5, 0x20, %i5
40001ff4:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
40001ff8:	82 00 a0 01 	add  %g2, 1, %g1
40001ffc:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002000:	c2 26 20 0c 	st  %g1, [ %i0 + 0xc ]
40002004:	80 a0 00 1d 	cmp  %g0, %i5
40002008:	82 40 3f ff 	addx  %g0, -1, %g1
4000200c:	82 08 60 20 	and  %g1, 0x20, %g1
40002010:	80 a0 80 03 	cmp  %g2, %g3
40002014:	86 00 60 45 	add  %g1, 0x45, %g3
40002018:	1a 80 00 09 	bcc  4000203c <print_exponential_number+0x348>
4000201c:	82 10 00 03 	mov  %g3, %g1
40002020:	c8 06 00 00 	ld  [ %i0 ], %g4
40002024:	80 a1 20 00 	cmp  %g4, 0
40002028:	02 80 01 18 	be  40002488 <print_exponential_number+0x794>
4000202c:	91 28 60 18 	sll  %g1, 0x18, %o0
40002030:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002034:	9f c1 00 00 	call  %g4
40002038:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000203c:	86 10 00 15 	mov  %l5, %g3
40002040:	80 a5 60 00 	cmp  %l5, 0
40002044:	04 80 00 bb 	ble  40002330 <print_exponential_number+0x63c>
40002048:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
4000204c:	82 10 20 05 	mov  5, %g1
40002050:	a0 04 3f ff 	add  %l0, -1, %l0
40002054:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40002058:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
4000205c:	90 10 00 18 	mov  %i0, %o0
40002060:	92 10 00 02 	mov  %g2, %o1
40002064:	94 10 00 03 	mov  %g3, %o2
40002068:	97 35 60 1f 	srl  %l5, 0x1f, %o3
4000206c:	98 10 20 0a 	mov  0xa, %o4
40002070:	7f ff fd 6e 	call  40001628 <print_integer>
40002074:	9a 10 20 00 	clr  %o5
40002078:	80 a6 a0 00 	cmp  %i2, 0
4000207c:	02 80 00 39 	be  40002160 <print_exponential_number+0x46c>
40002080:	ba 10 20 20 	mov  0x20, %i5
40002084:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002088:	86 20 40 1b 	sub  %g1, %i3, %g3
4000208c:	80 a7 00 03 	cmp  %i4, %g3
40002090:	08 80 00 34 	bleu  40002160 <print_exponential_number+0x46c>
40002094:	84 00 60 01 	add  %g1, 1, %g2
40002098:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000209c:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400020a0:	80 a0 c0 01 	cmp  %g3, %g1
400020a4:	28 80 00 2b 	bleu,a   40002150 <print_exponential_number+0x45c>
400020a8:	82 10 00 02 	mov  %g2, %g1
400020ac:	c4 06 00 00 	ld  [ %i0 ], %g2
400020b0:	80 a0 a0 00 	cmp  %g2, 0
400020b4:	02 80 00 2d 	be  40002168 <print_exponential_number+0x474>
400020b8:	90 10 20 20 	mov  0x20, %o0
400020bc:	9f c0 80 00 	call  %g2
400020c0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400020c4:	10 bf ff f1 	b  40002088 <print_exponential_number+0x394>
400020c8:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400020cc:	86 10 20 00 	clr  %g3
400020d0:	aa 10 20 00 	clr  %l5
400020d4:	05 00 00 04 	sethi  %hi(0x1000), %g2
400020d8:	80 8f 40 02 	btst  %i5, %g2
400020dc:	02 bf ff 98 	be  40001f3c <print_exponential_number+0x248>
400020e0:	b2 10 20 00 	clr  %i1
400020e4:	80 a5 20 00 	cmp  %l4, 0
400020e8:	12 80 00 04 	bne  400020f8 <print_exponential_number+0x404>
400020ec:	84 10 00 14 	mov  %l4, %g2
400020f0:	84 10 20 00 	clr  %g2
400020f4:	a8 10 20 01 	mov  1, %l4
400020f8:	80 a5 40 14 	cmp  %l5, %l4
400020fc:	16 80 00 41 	bge  40002200 <print_exponential_number+0x50c>
40002100:	b2 10 20 01 	mov  1, %i1
40002104:	80 a5 7f fc 	cmp  %l5, -4
40002108:	06 80 00 54 	bl  40002258 <print_exponential_number+0x564>
4000210c:	b6 10 20 01 	mov  1, %i3
40002110:	b2 0e 40 1b 	and  %i1, %i3, %i1
40002114:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
40002118:	02 80 00 03 	be  40002124 <print_exponential_number+0x430>
4000211c:	84 00 bf ff 	add  %g2, -1, %g2
40002120:	84 20 80 15 	sub  %g2, %l5, %g2
40002124:	a8 38 00 02 	xnor  %g0, %g2, %l4
40002128:	ba 17 68 00 	or  %i5, 0x800, %i5
4000212c:	a9 3d 20 1f 	sra  %l4, 0x1f, %l4
40002130:	80 a6 60 00 	cmp  %i1, 0
40002134:	02 bf ff 82 	be  40001f3c <print_exponential_number+0x248>
40002138:	a8 08 80 14 	and  %g2, %l4, %l4
4000213c:	80 a0 60 00 	cmp  %g1, 0
40002140:	02 bf ff 85 	be  40001f54 <print_exponential_number+0x260>
40002144:	82 07 bf e8 	add  %fp, -24, %g1
40002148:	10 80 00 0e 	b  40002180 <print_exponential_number+0x48c>
4000214c:	91 a0 00 a8 	fnegs  %f8, %f8
40002150:	86 20 40 1b 	sub  %g1, %i3, %g3
40002154:	80 a7 00 03 	cmp  %i4, %g3
40002158:	18 bf ff d0 	bgu  40002098 <print_exponential_number+0x3a4>
4000215c:	84 00 60 01 	add  %g1, 1, %g2
40002160:	81 c7 e0 08 	ret 
40002164:	81 e8 00 00 	restore 
40002168:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
4000216c:	10 bf ff c6 	b  40002084 <print_exponential_number+0x390>
40002170:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]
40002174:	10 bf ff 92 	b  40001fbc <print_exponential_number+0x2c8>
40002178:	82 27 00 10 	sub  %i4, %l0, %g1
4000217c:	82 07 bf e8 	add  %fp, -24, %g1
40002180:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40002184:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40002188:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
4000218c:	94 10 00 14 	mov  %l4, %o2
40002190:	7f ff fc 5a 	call  400012f8 <get_components>
40002194:	01 00 00 00 	nop 
40002198:	00 00 00 18 	unimp  0x18
4000219c:	80 a6 60 00 	cmp  %i1, 0
400021a0:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
400021a4:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
400021a8:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
400021ac:	12 bf ff 77 	bne  40001f88 <print_exponential_number+0x294>
400021b0:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
400021b4:	90 10 00 1a 	mov  %i2, %o0
400021b8:	94 10 00 11 	mov  %l1, %o2
400021bc:	92 10 00 1b 	mov  %i3, %o1
400021c0:	80 a2 20 00 	cmp  %o0, 0
400021c4:	14 80 00 48 	bg  400022e4 <print_exponential_number+0x5f0>
400021c8:	96 10 00 10 	mov  %l0, %o3
400021cc:	80 a2 20 00 	cmp  %o0, 0
400021d0:	02 80 00 aa 	be  40002478 <print_exponential_number+0x784>
400021d4:	80 a2 60 09 	cmp  %o1, 9
400021d8:	82 05 60 63 	add  %l5, 0x63, %g1
400021dc:	80 a0 60 c6 	cmp  %g1, 0xc6
400021e0:	18 80 00 03 	bgu  400021ec <print_exponential_number+0x4f8>
400021e4:	a0 10 20 05 	mov  5, %l0
400021e8:	a0 10 20 04 	mov  4, %l0
400021ec:	b4 8f 60 02 	andcc  %i5, 2, %i2
400021f0:	12 bf ff 73 	bne  40001fbc <print_exponential_number+0x2c8>
400021f4:	82 10 20 00 	clr  %g1
400021f8:	10 bf ff 6f 	b  40001fb4 <print_exponential_number+0x2c0>
400021fc:	80 a7 00 10 	cmp  %i4, %l0
40002200:	b2 10 20 00 	clr  %i1
40002204:	80 a5 7f fc 	cmp  %l5, -4
40002208:	16 bf ff c2 	bge  40002110 <print_exponential_number+0x41c>
4000220c:	b6 10 20 01 	mov  1, %i3
40002210:	10 80 00 13 	b  4000225c <print_exponential_number+0x568>
40002214:	b6 10 20 00 	clr  %i3
40002218:	06 bf ff 60 	bl  40001f98 <print_exponential_number+0x2a4>
4000221c:	90 10 00 1a 	mov  %i2, %o0
40002220:	40 00 11 b3 	call  400068ec <__floatdidf>
40002224:	92 10 00 1b 	mov  %i3, %o1
40002228:	a4 05 60 01 	add  %l5, 1, %l2
4000222c:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40002230:	83 2c a0 03 	sll  %l2, 3, %g1
40002234:	84 10 a0 68 	or  %g2, 0x68, %g2
40002238:	d1 18 80 01 	ldd  [ %g2 + %g1 ], %f8
4000223c:	81 a8 0a 48 	fcmpd  %f0, %f8
40002240:	01 00 00 00 	nop 
40002244:	03 bf ff 56 	fbne  40001f9c <print_exponential_number+0x2a8>
40002248:	90 10 00 1a 	mov  %i2, %o0
4000224c:	a8 05 3f ff 	add  %l4, -1, %l4
40002250:	10 bf ff 53 	b  40001f9c <print_exponential_number+0x2a8>
40002254:	aa 10 00 12 	mov  %l2, %l5
40002258:	b6 10 20 00 	clr  %i3
4000225c:	b2 0e 40 1b 	and  %i1, %i3, %i1
40002260:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
40002264:	02 bf ff b0 	be  40002124 <print_exponential_number+0x430>
40002268:	84 00 bf ff 	add  %g2, -1, %g2
4000226c:	10 bf ff ae 	b  40002124 <print_exponential_number+0x430>
40002270:	84 20 80 15 	sub  %g2, %l5, %g2
40002274:	81 c7 e0 08 	ret 
40002278:	81 e8 00 00 	restore 
4000227c:	b6 88 e0 ff 	andcc  %g3, 0xff, %i3
40002280:	02 80 00 3d 	be  40002374 <print_exponential_number+0x680>
40002284:	84 25 00 15 	sub  %l4, %l5, %g2
40002288:	80 a0 a1 32 	cmp  %g2, 0x132
4000228c:	04 80 00 3d 	ble  40002380 <print_exponential_number+0x68c>
40002290:	95 a2 09 4c 	fmuld  %f8, %f12, %f10
40002294:	80 a0 60 00 	cmp  %g1, 0
40002298:	32 80 00 02 	bne,a   400022a0 <print_exponential_number+0x5ac>
4000229c:	95 a0 00 aa 	fnegs  %f10, %f10
400022a0:	82 07 bf e8 	add  %fp, -24, %g1
400022a4:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
400022a8:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
400022ac:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
400022b0:	94 10 00 14 	mov  %l4, %o2
400022b4:	7f ff fc 11 	call  400012f8 <get_components>
400022b8:	01 00 00 00 	nop 
400022bc:	00 00 00 18 	unimp  0x18
400022c0:	e0 1f bf e8 	ldd  [ %fp + -24 ], %l0
400022c4:	f4 1f bf f0 	ldd  [ %fp + -16 ], %i2
400022c8:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
400022cc:	90 10 00 10 	mov  %l0, %o0
400022d0:	92 10 00 11 	mov  %l1, %o1
400022d4:	94 10 00 1a 	mov  %i2, %o2
400022d8:	80 a2 20 00 	cmp  %o0, 0
400022dc:	04 bf ff bd 	ble  400021d0 <print_exponential_number+0x4dc>
400022e0:	96 10 00 1b 	mov  %i3, %o3
400022e4:	aa 05 60 01 	inc  %l5
400022e8:	94 10 20 00 	clr  %o2
400022ec:	96 10 20 00 	clr  %o3
400022f0:	90 10 20 00 	clr  %o0
400022f4:	10 bf ff b9 	b  400021d8 <print_exponential_number+0x4e4>
400022f8:	92 10 20 01 	mov  1, %o1
400022fc:	9b a0 00 2b 	fmovs  %f11, %f13
40002300:	88 10 20 00 	clr  %g4
40002304:	10 bf ff 74 	b  400020d4 <print_exponential_number+0x3e0>
40002308:	86 10 20 00 	clr  %g3
4000230c:	97 a0 1a 4c 	fdtoi  %f12, %f11
40002310:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
40002314:	95 a0 19 0b 	fitod  %f11, %f10
40002318:	81 ab 0a 4a 	fcmpd  %f12, %f10
4000231c:	01 00 00 00 	nop 
40002320:	13 bf fe b7 	fbe  40001dfc <print_exponential_number+0x108>
40002324:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
40002328:	10 bf fe b5 	b  40001dfc <print_exponential_number+0x108>
4000232c:	aa 05 7f ff 	add  %l5, -1, %l5
40002330:	86 a0 00 15 	subcc  %g0, %l5, %g3
40002334:	82 10 20 05 	mov  5, %g1
40002338:	84 60 00 02 	subx  %g0, %g2, %g2
4000233c:	a0 04 3f ff 	add  %l0, -1, %l0
40002340:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40002344:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40002348:	90 10 00 18 	mov  %i0, %o0
4000234c:	92 10 00 02 	mov  %g2, %o1
40002350:	94 10 00 03 	mov  %g3, %o2
40002354:	97 35 60 1f 	srl  %l5, 0x1f, %o3
40002358:	98 10 20 0a 	mov  0xa, %o4
4000235c:	7f ff fc b3 	call  40001628 <print_integer>
40002360:	9a 10 20 00 	clr  %o5
40002364:	80 a6 a0 00 	cmp  %i2, 0
40002368:	12 bf ff 47 	bne  40002084 <print_exponential_number+0x390>
4000236c:	ba 10 20 20 	mov  0x20, %i5
40002370:	30 bf ff c1 	b,a   40002274 <print_exponential_number+0x580>
40002374:	80 a0 a1 32 	cmp  %g2, 0x132
40002378:	14 bf ff c7 	bg  40002294 <print_exponential_number+0x5a0>
4000237c:	95 a2 09 cc 	fdivd  %f8, %f12, %f10
40002380:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40002384:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40002388:	d9 3f bf d0 	std  %f12, [ %fp + -48 ]
4000238c:	40 00 10 fa 	call  40006774 <__fixdfdi>
40002390:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40002394:	a0 10 00 08 	mov  %o0, %l0
40002398:	40 00 11 55 	call  400068ec <__floatdidf>
4000239c:	a2 10 00 09 	mov  %o1, %l1
400023a0:	80 a6 e0 00 	cmp  %i3, 0
400023a4:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
400023a8:	02 80 00 4f 	be  400024e4 <print_exponential_number+0x7f0>
400023ac:	d9 1f bf d0 	ldd  [ %fp + -48 ], %f12
400023b0:	81 a0 09 cc 	fdivd  %f0, %f12, %f0
400023b4:	83 2d 20 03 	sll  %l4, 3, %g1
400023b8:	05 10 00 45 	sethi  %hi(0x40011400), %g2
400023bc:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
400023c0:	84 10 a0 68 	or  %g2, 0x68, %g2
400023c4:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
400023c8:	d5 3f bf e0 	std  %f10, [ %fp + -32 ]
400023cc:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
400023d0:	91 a2 09 4c 	fmuld  %f8, %f12, %f8
400023d4:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
400023d8:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
400023dc:	40 00 10 e6 	call  40006774 <__fixdfdi>
400023e0:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
400023e4:	a4 10 00 08 	mov  %o0, %l2
400023e8:	40 00 11 41 	call  400068ec <__floatdidf>
400023ec:	a6 10 00 09 	mov  %o1, %l3
400023f0:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
400023f4:	03 10 00 45 	sethi  %hi(0x40011400), %g1
400023f8:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
400023fc:	84 10 20 00 	clr  %g2
40002400:	d1 18 63 28 	ldd  [ %g1 + 0x328 ], %f8
40002404:	81 a8 0a c8 	fcmped  %f0, %f8
40002408:	01 00 00 00 	nop 
4000240c:	17 80 00 05 	fbge  40002420 <print_exponential_number+0x72c>
40002410:	86 10 20 01 	mov  1, %g3	! 1 <__DYNAMIC+0x1>
40002414:	84 10 20 00 	clr  %g2
40002418:	86 10 20 00 	clr  %g3
4000241c:	d1 18 63 28 	ldd  [ %g1 + 0x328 ], %f8
40002420:	b6 84 c0 03 	addcc  %l3, %g3, %i3
40002424:	81 a8 0a 48 	fcmpd  %f0, %f8
40002428:	01 00 00 00 	nop 
4000242c:	03 80 00 04 	fbne  4000243c <print_exponential_number+0x748>
40002430:	b4 44 80 02 	addx  %l2, %g2, %i2
40002434:	b4 0e bf ff 	and  %i2, -1, %i2
40002438:	b6 0e ff fe 	and  %i3, -2, %i3
4000243c:	90 10 00 1a 	mov  %i2, %o0
40002440:	40 00 11 2b 	call  400068ec <__floatdidf>
40002444:	92 10 00 1b 	mov  %i3, %o1
40002448:	d9 1f bf e0 	ldd  [ %fp + -32 ], %f12
4000244c:	81 a8 0a cc 	fcmped  %f0, %f12
40002450:	01 00 00 00 	nop 
40002454:	07 bf ff 9e 	fbul  400022cc <print_exponential_number+0x5d8>
40002458:	01 00 00 00 	nop 
4000245c:	86 84 60 01 	addcc  %l1, 1, %g3
40002460:	b4 10 20 00 	clr  %i2
40002464:	84 44 20 00 	addx  %l0, 0, %g2
40002468:	a2 10 00 03 	mov  %g3, %l1
4000246c:	a0 10 00 02 	mov  %g2, %l0
40002470:	10 bf ff 97 	b  400022cc <print_exponential_number+0x5d8>
40002474:	b6 10 20 00 	clr  %i3
40002478:	08 bf ff 59 	bleu  400021dc <print_exponential_number+0x4e8>
4000247c:	82 05 60 63 	add  %l5, 0x63, %g1
40002480:	10 bf ff 9a 	b  400022e8 <print_exponential_number+0x5f4>
40002484:	aa 05 60 01 	inc  %l5
40002488:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
4000248c:	c6 28 40 02 	stb  %g3, [ %g1 + %g2 ]
40002490:	80 a5 60 00 	cmp  %l5, 0
40002494:	86 10 00 15 	mov  %l5, %g3
40002498:	14 bf fe ed 	bg  4000204c <print_exponential_number+0x358>
4000249c:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
400024a0:	10 bf ff a5 	b  40002334 <print_exponential_number+0x640>
400024a4:	86 a0 00 15 	subcc  %g0, %l5, %g3
400024a8:	97 a0 1a 4c 	fdtoi  %f12, %f11
400024ac:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
400024b0:	a1 a0 19 0b 	fitod  %f11, %f16
400024b4:	81 ab 0a 50 	fcmpd  %f12, %f16
400024b8:	01 00 00 00 	nop 
400024bc:	13 bf fe 64 	fbe  40001e4c <print_exponential_number+0x158>
400024c0:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
400024c4:	84 00 bf ff 	add  %g2, -1, %g2
400024c8:	c4 27 bf bc 	st  %g2, [ %fp + -68 ]
400024cc:	d9 07 bf bc 	ld  [ %fp + -68 ], %f12
400024d0:	10 bf fe 5f 	b  40001e4c <print_exponential_number+0x158>
400024d4:	a1 a0 19 0c 	fitod  %f12, %f16
400024d8:	05 10 00 45 	sethi  %hi(0x40011400), %g2
400024dc:	10 bf fe 7e 	b  40001ed4 <print_exponential_number+0x1e0>
400024e0:	d5 18 a3 30 	ldd  [ %g2 + 0x330 ], %f10	! 40011730 <__clz_tab+0x238>
400024e4:	83 2d 20 03 	sll  %l4, 3, %g1
400024e8:	05 10 00 45 	sethi  %hi(0x40011400), %g2
400024ec:	d9 27 bf bc 	st  %f12, [ %fp + -68 ]
400024f0:	84 10 a0 68 	or  %g2, 0x68, %g2
400024f4:	e1 18 80 01 	ldd  [ %g2 + %g1 ], %f16
400024f8:	c2 07 bf bc 	ld  [ %fp + -68 ], %g1
400024fc:	e1 3f bf e0 	std  %f16, [ %fp + -32 ]
40002500:	b7 30 60 14 	srl  %g1, 0x14, %i3
40002504:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40002508:	b6 0e e7 ff 	and  %i3, 0x7ff, %i3
4000250c:	87 30 60 14 	srl  %g1, 0x14, %g3
40002510:	82 06 fc 01 	add  %i3, -1023, %g1
40002514:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
40002518:	89 38 60 1f 	sra  %g1, 0x1f, %g4
4000251c:	84 00 fc 01 	add  %g3, -1023, %g2
40002520:	81 a3 09 40 	fmuld  %f12, %f0, %f0
40002524:	86 19 00 01 	xor  %g4, %g1, %g3
40002528:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
4000252c:	88 20 c0 04 	sub  %g3, %g4, %g4
40002530:	84 18 40 02 	xor  %g1, %g2, %g2
40002534:	82 20 80 01 	sub  %g2, %g1, %g1
40002538:	80 a1 00 01 	cmp  %g4, %g1
4000253c:	04 80 00 05 	ble  40002550 <print_exponential_number+0x85c>
40002540:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40002544:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
40002548:	10 bf ff a3 	b  400023d4 <print_exponential_number+0x6e0>
4000254c:	91 a2 09 cc 	fdivd  %f8, %f12, %f8
40002550:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
40002554:	10 bf ff 9f 	b  400023d0 <print_exponential_number+0x6dc>
40002558:	99 a2 89 cc 	fdivd  %f10, %f12, %f12

4000255c <print_floating_point>:
4000255c:	9d e3 bf 48 	save  %sp, -184, %sp
40002560:	f2 27 bf c0 	st  %i1, [ %fp + -64 ]
40002564:	f4 27 bf c4 	st  %i2, [ %fp + -60 ]
40002568:	d1 1f bf c0 	ldd  [ %fp + -64 ], %f8
4000256c:	81 aa 0a 48 	fcmpd  %f8, %f8
40002570:	01 00 00 00 	nop 
40002574:	03 80 00 40 	fbne  40002674 <print_floating_point+0x118>
40002578:	c6 0f a0 5f 	ldub  [ %fp + 0x5f ], %g3
4000257c:	03 10 00 45 	sethi  %hi(0x40011400), %g1
40002580:	d5 18 63 b0 	ldd  [ %g1 + 0x3b0 ], %f10	! 400117b0 <__clz_tab+0x2b8>
40002584:	81 aa 0a ca 	fcmped  %f8, %f10
40002588:	01 00 00 00 	nop 
4000258c:	09 80 00 43 	fbl  40002698 <print_floating_point+0x13c>
40002590:	03 10 00 45 	sethi  %hi(0x40011400), %g1
40002594:	d5 18 63 b8 	ldd  [ %g1 + 0x3b8 ], %f10	! 400117b8 <__clz_tab+0x2c0>
40002598:	81 aa 0a ca 	fcmped  %f8, %f10
4000259c:	01 00 00 00 	nop 
400025a0:	1d 80 00 0e 	fbule  400025d8 <print_floating_point+0x7c>
400025a4:	01 00 00 00 	nop 
400025a8:	80 8f 60 04 	btst  4, %i5
400025ac:	12 80 00 52 	bne  400026f4 <print_floating_point+0x198>
400025b0:	94 10 20 04 	mov  4, %o2
400025b4:	94 10 20 03 	mov  3, %o2
400025b8:	13 10 00 45 	sethi  %hi(0x40011400), %o1
400025bc:	90 10 00 18 	mov  %i0, %o0
400025c0:	92 12 63 d8 	or  %o1, 0x3d8, %o1
400025c4:	96 10 00 1c 	mov  %i4, %o3
400025c8:	7f ff fb c1 	call  400014cc <out_rev_>
400025cc:	98 10 00 1d 	mov  %i5, %o4
400025d0:	81 c7 e0 08 	ret 
400025d4:	81 e8 00 00 	restore 
400025d8:	80 a0 e0 00 	cmp  %g3, 0
400025dc:	02 80 00 38 	be  400026bc <print_floating_point+0x160>
400025e0:	03 10 00 45 	sethi  %hi(0x40011400), %g1
400025e4:	80 8f 68 00 	btst  0x800, %i5
400025e8:	02 80 00 4b 	be  40002714 <print_floating_point+0x1b8>
400025ec:	b4 10 20 00 	clr  %i2
400025f0:	80 a6 e0 11 	cmp  %i3, 0x11
400025f4:	08 80 00 10 	bleu  40002634 <print_floating_point+0xd8>
400025f8:	b2 07 bf e0 	add  %fp, -32, %i1
400025fc:	10 80 00 09 	b  40002620 <print_floating_point+0xc4>
40002600:	84 10 20 30 	mov  0x30, %g2
40002604:	80 a6 e0 11 	cmp  %i3, 0x11
40002608:	18 80 00 03 	bgu  40002614 <print_floating_point+0xb8>
4000260c:	82 10 20 01 	mov  1, %g1
40002610:	82 10 20 00 	clr  %g1
40002614:	80 88 60 ff 	btst  0xff, %g1
40002618:	02 80 00 08 	be  40002638 <print_floating_point+0xdc>
4000261c:	80 a0 e0 00 	cmp  %g3, 0
40002620:	c4 2e 40 1a 	stb  %g2, [ %i1 + %i2 ]
40002624:	b4 06 a0 01 	inc  %i2
40002628:	80 a6 a0 1f 	cmp  %i2, 0x1f
4000262c:	08 bf ff f6 	bleu  40002604 <print_floating_point+0xa8>
40002630:	b6 06 ff ff 	add  %i3, -1, %i3
40002634:	80 a0 e0 00 	cmp  %g3, 0
40002638:	02 80 00 3a 	be  40002720 <print_floating_point+0x1c4>
4000263c:	82 07 bf c8 	add  %fp, -56, %g1
40002640:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
40002644:	f4 23 a0 60 	st  %i2, [ %sp + 0x60 ]
40002648:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
4000264c:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
40002650:	90 10 00 18 	mov  %i0, %o0
40002654:	92 10 00 02 	mov  %g2, %o1
40002658:	94 10 00 03 	mov  %g3, %o2
4000265c:	96 10 00 1b 	mov  %i3, %o3
40002660:	98 10 00 1c 	mov  %i4, %o4
40002664:	7f ff fd a4 	call  40001cf4 <print_exponential_number>
40002668:	9a 10 00 1d 	mov  %i5, %o5
4000266c:	81 c7 e0 08 	ret 
40002670:	81 e8 00 00 	restore 
40002674:	90 10 00 18 	mov  %i0, %o0
40002678:	13 10 00 45 	sethi  %hi(0x40011400), %o1
4000267c:	94 10 20 03 	mov  3, %o2
40002680:	92 12 63 e0 	or  %o1, 0x3e0, %o1
40002684:	96 10 00 1c 	mov  %i4, %o3
40002688:	7f ff fb 91 	call  400014cc <out_rev_>
4000268c:	98 10 00 1d 	mov  %i5, %o4
40002690:	81 c7 e0 08 	ret 
40002694:	81 e8 00 00 	restore 
40002698:	90 10 00 18 	mov  %i0, %o0
4000269c:	13 10 00 45 	sethi  %hi(0x40011400), %o1
400026a0:	94 10 20 04 	mov  4, %o2
400026a4:	92 12 63 e8 	or  %o1, 0x3e8, %o1
400026a8:	96 10 00 1c 	mov  %i4, %o3
400026ac:	7f ff fb 88 	call  400014cc <out_rev_>
400026b0:	98 10 00 1d 	mov  %i5, %o4
400026b4:	81 c7 e0 08 	ret 
400026b8:	81 e8 00 00 	restore 
400026bc:	d5 18 63 c0 	ldd  [ %g1 + 0x3c0 ], %f10
400026c0:	81 aa 0a ca 	fcmped  %f8, %f10
400026c4:	01 00 00 00 	nop 
400026c8:	0d 80 00 07 	fbg  400026e4 <print_floating_point+0x188>
400026cc:	03 10 00 45 	sethi  %hi(0x40011400), %g1
400026d0:	d5 18 63 c8 	ldd  [ %g1 + 0x3c8 ], %f10	! 400117c8 <__clz_tab+0x2d0>
400026d4:	81 aa 0a ca 	fcmped  %f8, %f10
400026d8:	01 00 00 00 	nop 
400026dc:	19 bf ff c2 	fbuge  400025e4 <print_floating_point+0x88>
400026e0:	01 00 00 00 	nop 
400026e4:	82 07 bf e0 	add  %fp, -32, %g1
400026e8:	c0 23 a0 60 	clr  [ %sp + 0x60 ]
400026ec:	10 bf ff d7 	b  40002648 <print_floating_point+0xec>
400026f0:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400026f4:	13 10 00 45 	sethi  %hi(0x40011400), %o1
400026f8:	90 10 00 18 	mov  %i0, %o0
400026fc:	92 12 63 d0 	or  %o1, 0x3d0, %o1
40002700:	96 10 00 1c 	mov  %i4, %o3
40002704:	7f ff fb 72 	call  400014cc <out_rev_>
40002708:	98 10 00 1d 	mov  %i5, %o4
4000270c:	81 c7 e0 08 	ret 
40002710:	81 e8 00 00 	restore 
40002714:	b6 10 20 06 	mov  6, %i3
40002718:	10 bf ff c7 	b  40002634 <print_floating_point+0xd8>
4000271c:	b2 07 bf e0 	add  %fp, -32, %i1
40002720:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40002724:	94 10 00 1b 	mov  %i3, %o2
40002728:	d0 1f bf c0 	ldd  [ %fp + -64 ], %o0
4000272c:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40002730:	7f ff fa f2 	call  400012f8 <get_components>
40002734:	01 00 00 00 	nop 
40002738:	00 00 00 18 	unimp  0x18
4000273c:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40002740:	d8 0f bf d8 	ldub  [ %fp + -40 ], %o4
40002744:	f6 23 a0 5c 	st  %i3, [ %sp + 0x5c ]
40002748:	f8 23 a0 60 	st  %i4, [ %sp + 0x60 ]
4000274c:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
40002750:	f2 23 a0 68 	st  %i1, [ %sp + 0x68 ]
40002754:	f4 23 a0 6c 	st  %i2, [ %sp + 0x6c ]
40002758:	d4 1f bf d0 	ldd  [ %fp + -48 ], %o2
4000275c:	7f ff fc 9a 	call  400019c4 <print_broken_up_decimal.isra.4>
40002760:	9a 10 00 18 	mov  %i0, %o5
40002764:	81 c7 e0 08 	ret 
40002768:	81 e8 00 00 	restore 

4000276c <_vsnprintf>:
4000276c:	9d e3 bf 48 	save  %sp, -184, %sp
40002770:	25 00 00 08 	sethi  %hi(0x2000), %l2
40002774:	27 10 00 45 	sethi  %hi(0x40011400), %l3
40002778:	29 1f ff ff 	sethi  %hi(0x7ffffc00), %l4
4000277c:	2d 10 00 45 	sethi  %hi(0x40011400), %l6
40002780:	2b 00 00 3f 	sethi  %hi(0xfc00), %l5
40002784:	a4 14 a0 01 	or  %l2, 1, %l2
40002788:	a6 14 e3 f8 	or  %l3, 0x3f8, %l3
4000278c:	a8 15 23 ff 	or  %l4, 0x3ff, %l4
40002790:	ac 15 a3 f0 	or  %l6, 0x3f0, %l6
40002794:	aa 15 63 ff 	or  %l5, 0x3ff, %l5
40002798:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
4000279c:	80 a2 20 00 	cmp  %o0, 0
400027a0:	02 80 00 17 	be  400027fc <_vsnprintf+0x90>
400027a4:	c6 0e 40 00 	ldub  [ %i1 ], %g3
400027a8:	80 a2 20 25 	cmp  %o0, 0x25
400027ac:	22 80 00 1b 	be,a   40002818 <_vsnprintf+0xac>
400027b0:	b2 06 60 02 	add  %i1, 2, %i1
400027b4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400027b8:	84 00 60 01 	add  %g1, 1, %g2
400027bc:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
400027c0:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
400027c4:	80 a0 40 02 	cmp  %g1, %g2
400027c8:	3a 80 00 09 	bcc,a   400027ec <_vsnprintf+0x80>
400027cc:	b2 06 60 01 	inc  %i1
400027d0:	c4 06 00 00 	ld  [ %i0 ], %g2
400027d4:	80 a0 a0 00 	cmp  %g2, 0
400027d8:	22 80 00 67 	be,a   40002974 <_vsnprintf+0x208>
400027dc:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400027e0:	9f c0 80 00 	call  %g2
400027e4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400027e8:	b2 06 60 01 	inc  %i1
400027ec:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400027f0:	80 a2 20 00 	cmp  %o0, 0
400027f4:	12 bf ff ed 	bne  400027a8 <_vsnprintf+0x3c>
400027f8:	c6 0e 40 00 	ldub  [ %i1 ], %g3
400027fc:	c2 06 00 00 	ld  [ %i0 ], %g1
40002800:	80 a0 60 00 	cmp  %g1, 0
40002804:	22 80 01 ca 	be,a   40002f2c <_vsnprintf+0x7c0>
40002808:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
4000280c:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002810:	81 c7 e0 08 	ret 
40002814:	81 e8 00 00 	restore 
40002818:	b6 10 20 00 	clr  %i3
4000281c:	09 10 00 04 	sethi  %hi(0x40001000), %g4
40002820:	c2 0e 7f ff 	ldub  [ %i1 + -1 ], %g1
40002824:	84 00 7f e0 	add  %g1, -32, %g2
40002828:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000282c:	80 a0 a0 10 	cmp  %g2, 0x10
40002830:	08 80 00 3d 	bleu  40002924 <_vsnprintf+0x1b8>
40002834:	ba 06 7f ff 	add  %i1, -1, %i5
40002838:	84 00 7f d0 	add  %g1, -48, %g2
4000283c:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002840:	80 a0 a0 09 	cmp  %g2, 9
40002844:	18 80 00 4f 	bgu  40002980 <_vsnprintf+0x214>
40002848:	86 10 00 1d 	mov  %i5, %g3
4000284c:	b8 10 20 00 	clr  %i4
40002850:	84 07 00 1c 	add  %i4, %i4, %g2
40002854:	83 28 60 18 	sll  %g1, 0x18, %g1
40002858:	83 38 60 18 	sra  %g1, 0x18, %g1
4000285c:	b9 2f 20 03 	sll  %i4, 3, %i4
40002860:	ba 07 60 01 	inc  %i5
40002864:	b8 00 80 1c 	add  %g2, %i4, %i4
40002868:	b8 07 00 01 	add  %i4, %g1, %i4
4000286c:	c2 0f 40 00 	ldub  [ %i5 ], %g1
40002870:	84 00 7f d0 	add  %g1, -48, %g2
40002874:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002878:	80 a0 a0 09 	cmp  %g2, 9
4000287c:	08 bf ff f5 	bleu  40002850 <_vsnprintf+0xe4>
40002880:	b8 07 3f d0 	add  %i4, -48, %i4
40002884:	85 28 60 18 	sll  %g1, 0x18, %g2
40002888:	85 38 a0 18 	sra  %g2, 0x18, %g2
4000288c:	80 a0 a0 2e 	cmp  %g2, 0x2e
40002890:	02 80 00 4d 	be  400029c4 <_vsnprintf+0x258>
40002894:	a0 10 20 00 	clr  %l0
40002898:	84 00 7f 98 	add  %g1, -104, %g2
4000289c:	84 08 a0 ff 	and  %g2, 0xff, %g2
400028a0:	80 a0 a0 12 	cmp  %g2, 0x12
400028a4:	38 80 00 0c 	bgu,a   400028d4 <_vsnprintf+0x168>
400028a8:	84 00 7f db 	add  %g1, -37, %g2
400028ac:	85 28 a0 02 	sll  %g2, 2, %g2
400028b0:	07 10 00 04 	sethi  %hi(0x40001000), %g3
400028b4:	86 10 e2 ac 	or  %g3, 0x2ac, %g3	! 400012ac <cortos_brel_ncram+0x1b8>
400028b8:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
400028bc:	81 c0 80 00 	jmp  %g2
400028c0:	01 00 00 00 	nop 
400028c4:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
400028c8:	b6 16 e2 00 	or  %i3, 0x200, %i3
400028cc:	ba 07 60 01 	inc  %i5
400028d0:	84 00 7f db 	add  %g1, -37, %g2
400028d4:	84 08 a0 ff 	and  %g2, 0xff, %g2
400028d8:	80 a0 a0 53 	cmp  %g2, 0x53
400028dc:	08 80 00 35 	bleu  400029b0 <_vsnprintf+0x244>
400028e0:	85 28 a0 02 	sll  %g2, 2, %g2
400028e4:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400028e8:	86 00 a0 01 	add  %g2, 1, %g3
400028ec:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
400028f0:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400028f4:	80 a0 80 03 	cmp  %g2, %g3
400028f8:	1a bf ff a8 	bcc  40002798 <_vsnprintf+0x2c>
400028fc:	b2 07 60 01 	add  %i5, 1, %i1
40002900:	c6 06 00 00 	ld  [ %i0 ], %g3
40002904:	80 a0 e0 00 	cmp  %g3, 0
40002908:	02 80 01 fe 	be  40003100 <_vsnprintf+0x994>
4000290c:	91 28 60 18 	sll  %g1, 0x18, %o0
40002910:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002914:	9f c0 c0 00 	call  %g3
40002918:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000291c:	10 bf ff 9f 	b  40002798 <_vsnprintf+0x2c>
40002920:	b2 07 60 01 	add  %i5, 1, %i1
40002924:	86 11 22 68 	or  %g4, 0x268, %g3
40002928:	85 28 a0 02 	sll  %g2, 2, %g2
4000292c:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40002930:	81 c0 80 00 	jmp  %g2
40002934:	01 00 00 00 	nop 
40002938:	b6 16 e0 01 	or  %i3, 1, %i3
4000293c:	10 bf ff b9 	b  40002820 <_vsnprintf+0xb4>
40002940:	b2 06 60 01 	inc  %i1
40002944:	b6 16 e0 02 	or  %i3, 2, %i3
40002948:	10 bf ff b6 	b  40002820 <_vsnprintf+0xb4>
4000294c:	b2 06 60 01 	inc  %i1
40002950:	b6 16 e0 04 	or  %i3, 4, %i3
40002954:	10 bf ff b3 	b  40002820 <_vsnprintf+0xb4>
40002958:	b2 06 60 01 	inc  %i1
4000295c:	b6 16 e0 10 	or  %i3, 0x10, %i3
40002960:	10 bf ff b0 	b  40002820 <_vsnprintf+0xb4>
40002964:	b2 06 60 01 	inc  %i1
40002968:	b6 16 e0 08 	or  %i3, 8, %i3
4000296c:	10 bf ff ad 	b  40002820 <_vsnprintf+0xb4>
40002970:	b2 06 60 01 	inc  %i1
40002974:	b2 06 60 01 	inc  %i1
40002978:	10 bf ff 9d 	b  400027ec <_vsnprintf+0x80>
4000297c:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
40002980:	85 28 60 18 	sll  %g1, 0x18, %g2
40002984:	89 38 a0 18 	sra  %g2, 0x18, %g4
40002988:	80 a1 20 2a 	cmp  %g4, 0x2a
4000298c:	12 bf ff bf 	bne  40002888 <_vsnprintf+0x11c>
40002990:	b8 10 20 00 	clr  %i4
40002994:	f8 06 80 00 	ld  [ %i2 ], %i4
40002998:	80 a7 20 00 	cmp  %i4, 0
4000299c:	06 80 01 99 	bl  40003000 <_vsnprintf+0x894>
400029a0:	b4 06 a0 04 	add  %i2, 4, %i2
400029a4:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
400029a8:	10 bf ff b7 	b  40002884 <_vsnprintf+0x118>
400029ac:	ba 07 60 01 	inc  %i5
400029b0:	07 10 00 04 	sethi  %hi(0x40001000), %g3
400029b4:	86 10 e1 18 	or  %g3, 0x118, %g3	! 40001118 <cortos_brel_ncram+0x24>
400029b8:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
400029bc:	81 c0 80 00 	jmp  %g2
400029c0:	01 00 00 00 	nop 
400029c4:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
400029c8:	b6 16 e8 00 	or  %i3, 0x800, %i3
400029cc:	86 00 7f d0 	add  %g1, -48, %g3
400029d0:	86 08 e0 ff 	and  %g3, 0xff, %g3
400029d4:	80 a0 e0 09 	cmp  %g3, 9
400029d8:	18 80 00 11 	bgu  40002a1c <_vsnprintf+0x2b0>
400029dc:	84 07 60 01 	add  %i5, 1, %g2
400029e0:	86 04 00 10 	add  %l0, %l0, %g3
400029e4:	83 28 60 18 	sll  %g1, 0x18, %g1
400029e8:	83 38 60 18 	sra  %g1, 0x18, %g1
400029ec:	a1 2c 20 03 	sll  %l0, 3, %l0
400029f0:	84 00 a0 01 	inc  %g2
400029f4:	a0 00 c0 10 	add  %g3, %l0, %l0
400029f8:	a0 04 00 01 	add  %l0, %g1, %l0
400029fc:	c2 08 80 00 	ldub  [ %g2 ], %g1
40002a00:	86 00 7f d0 	add  %g1, -48, %g3
40002a04:	86 08 e0 ff 	and  %g3, 0xff, %g3
40002a08:	80 a0 e0 09 	cmp  %g3, 9
40002a0c:	08 bf ff f5 	bleu  400029e0 <_vsnprintf+0x274>
40002a10:	a0 04 3f d0 	add  %l0, -48, %l0
40002a14:	10 bf ff a1 	b  40002898 <_vsnprintf+0x12c>
40002a18:	ba 10 00 02 	mov  %g2, %i5
40002a1c:	87 28 60 18 	sll  %g1, 0x18, %g3
40002a20:	87 38 e0 18 	sra  %g3, 0x18, %g3
40002a24:	80 a0 e0 2a 	cmp  %g3, 0x2a
40002a28:	32 bf ff 9c 	bne,a   40002898 <_vsnprintf+0x12c>
40002a2c:	ba 10 00 02 	mov  %g2, %i5
40002a30:	c4 06 80 00 	ld  [ %i2 ], %g2
40002a34:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002a38:	a0 38 00 02 	xnor  %g0, %g2, %l0
40002a3c:	b4 06 a0 04 	add  %i2, 4, %i2
40002a40:	a1 3c 20 1f 	sra  %l0, 0x1f, %l0
40002a44:	ba 07 60 02 	add  %i5, 2, %i5
40002a48:	10 bf ff 94 	b  40002898 <_vsnprintf+0x12c>
40002a4c:	a0 08 80 10 	and  %g2, %l0, %l0
40002a50:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002a54:	80 a0 a0 6c 	cmp  %g2, 0x6c
40002a58:	12 bf ff 9c 	bne  400028c8 <_vsnprintf+0x15c>
40002a5c:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002a60:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002a64:	b6 16 e6 00 	or  %i3, 0x600, %i3
40002a68:	10 bf ff 9a 	b  400028d0 <_vsnprintf+0x164>
40002a6c:	ba 07 60 02 	add  %i5, 2, %i5
40002a70:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002a74:	b6 16 e4 00 	or  %i3, 0x400, %i3
40002a78:	10 bf ff 96 	b  400028d0 <_vsnprintf+0x164>
40002a7c:	ba 07 60 01 	inc  %i5
40002a80:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002a84:	80 a0 a0 68 	cmp  %g2, 0x68
40002a88:	02 80 01 88 	be  400030a8 <_vsnprintf+0x93c>
40002a8c:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002a90:	b6 16 e0 80 	or  %i3, 0x80, %i3
40002a94:	10 bf ff 8f 	b  400028d0 <_vsnprintf+0x164>
40002a98:	ba 07 60 01 	inc  %i5
40002a9c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002aa0:	84 00 60 01 	add  %g1, 1, %g2
40002aa4:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002aa8:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002aac:	80 a0 40 02 	cmp  %g1, %g2
40002ab0:	1a bf ff 3a 	bcc  40002798 <_vsnprintf+0x2c>
40002ab4:	b2 07 60 01 	add  %i5, 1, %i1
40002ab8:	c4 06 00 00 	ld  [ %i0 ], %g2
40002abc:	80 a0 a0 00 	cmp  %g2, 0
40002ac0:	02 80 01 89 	be  400030e4 <_vsnprintf+0x978>
40002ac4:	90 10 20 25 	mov  0x25, %o0
40002ac8:	9f c0 80 00 	call  %g2
40002acc:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002ad0:	10 bf ff 33 	b  4000279c <_vsnprintf+0x30>
40002ad4:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002ad8:	d4 06 80 00 	ld  [ %i2 ], %o2
40002adc:	98 16 c0 12 	or  %i3, %l2, %o4
40002ae0:	80 a2 a0 00 	cmp  %o2, 0
40002ae4:	12 80 01 3b 	bne  40002fd0 <_vsnprintf+0x864>
40002ae8:	b4 06 a0 04 	add  %i2, 4, %i2
40002aec:	90 10 00 18 	mov  %i0, %o0
40002af0:	92 10 00 13 	mov  %l3, %o1
40002af4:	94 10 20 05 	mov  5, %o2
40002af8:	96 10 20 0a 	mov  0xa, %o3
40002afc:	7f ff fa 74 	call  400014cc <out_rev_>
40002b00:	b2 07 60 01 	add  %i5, 1, %i1
40002b04:	10 bf ff 26 	b  4000279c <_vsnprintf+0x30>
40002b08:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002b0c:	c2 06 80 00 	ld  [ %i2 ], %g1
40002b10:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
40002b14:	80 8e e0 40 	btst  0x40, %i3
40002b18:	12 80 01 18 	bne  40002f78 <_vsnprintf+0x80c>
40002b1c:	b4 06 a0 04 	add  %i2, 4, %i2
40002b20:	80 8e e0 80 	btst  0x80, %i3
40002b24:	02 80 01 65 	be  400030b8 <_vsnprintf+0x94c>
40002b28:	80 8e e2 00 	btst  0x200, %i3
40002b2c:	c4 30 40 00 	sth  %g2, [ %g1 ]
40002b30:	10 bf ff 1a 	b  40002798 <_vsnprintf+0x2c>
40002b34:	b2 07 60 01 	add  %i5, 1, %i1
40002b38:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002b3c:	b6 8e e0 02 	andcc  %i3, 2, %i3
40002b40:	02 80 01 11 	be  40002f84 <_vsnprintf+0x818>
40002b44:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002b48:	b2 10 20 01 	mov  1, %i1
40002b4c:	c8 06 80 00 	ld  [ %i2 ], %g4
40002b50:	84 00 60 01 	add  %g1, 1, %g2
40002b54:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002b58:	80 a0 40 03 	cmp  %g1, %g3
40002b5c:	1a 80 00 0a 	bcc  40002b84 <_vsnprintf+0x418>
40002b60:	b4 06 a0 04 	add  %i2, 4, %i2
40002b64:	c4 06 00 00 	ld  [ %i0 ], %g2
40002b68:	80 a0 a0 00 	cmp  %g2, 0
40002b6c:	22 80 01 63 	be,a   400030f8 <_vsnprintf+0x98c>
40002b70:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002b74:	91 29 20 18 	sll  %g4, 0x18, %o0
40002b78:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002b7c:	9f c0 80 00 	call  %g2
40002b80:	91 3a 20 18 	sra  %o0, 0x18, %o0
40002b84:	80 a6 e0 00 	cmp  %i3, 0
40002b88:	22 bf ff 04 	be,a   40002798 <_vsnprintf+0x2c>
40002b8c:	b2 07 60 01 	add  %i5, 1, %i1
40002b90:	b6 10 20 20 	mov  0x20, %i3
40002b94:	80 a7 00 19 	cmp  %i4, %i1
40002b98:	28 bf ff 00 	bleu,a   40002798 <_vsnprintf+0x2c>
40002b9c:	b2 07 60 01 	add  %i5, 1, %i1
40002ba0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002ba4:	84 00 60 01 	add  %g1, 1, %g2
40002ba8:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002bac:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002bb0:	80 a0 40 02 	cmp  %g1, %g2
40002bb4:	3a bf ff f8 	bcc,a   40002b94 <_vsnprintf+0x428>
40002bb8:	b2 06 60 01 	inc  %i1
40002bbc:	c4 06 00 00 	ld  [ %i0 ], %g2
40002bc0:	80 a0 a0 00 	cmp  %g2, 0
40002bc4:	22 80 01 1d 	be,a   40003038 <_vsnprintf+0x8cc>
40002bc8:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002bcc:	90 10 20 20 	mov  0x20, %o0
40002bd0:	9f c0 80 00 	call  %g2
40002bd4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002bd8:	10 bf ff ef 	b  40002b94 <_vsnprintf+0x428>
40002bdc:	b2 06 60 01 	inc  %i1
40002be0:	85 28 60 18 	sll  %g1, 0x18, %g2
40002be4:	87 38 a0 18 	sra  %g2, 0x18, %g3
40002be8:	80 a0 e0 69 	cmp  %g3, 0x69
40002bec:	12 80 00 df 	bne  40002f68 <_vsnprintf+0x7fc>
40002bf0:	80 a0 e0 64 	cmp  %g3, 0x64
40002bf4:	07 00 00 10 	sethi  %hi(0x4000), %g3
40002bf8:	b6 16 c0 03 	or  %i3, %g3, %i3
40002bfc:	82 08 7f df 	and  %g1, -33, %g1
40002c00:	83 28 60 18 	sll  %g1, 0x18, %g1
40002c04:	83 38 60 18 	sra  %g1, 0x18, %g1
40002c08:	80 a0 60 58 	cmp  %g1, 0x58
40002c0c:	22 80 00 0b 	be,a   40002c38 <_vsnprintf+0x4cc>
40002c10:	a2 10 20 10 	mov  0x10, %l1
40002c14:	83 38 a0 18 	sra  %g2, 0x18, %g1
40002c18:	80 a0 60 6f 	cmp  %g1, 0x6f
40002c1c:	02 80 00 0b 	be  40002c48 <_vsnprintf+0x4dc>
40002c20:	a2 10 20 08 	mov  8, %l1
40002c24:	80 a0 60 62 	cmp  %g1, 0x62
40002c28:	02 80 00 08 	be  40002c48 <_vsnprintf+0x4dc>
40002c2c:	a2 10 20 02 	mov  2, %l1
40002c30:	b6 0e ff ef 	and  %i3, -17, %i3
40002c34:	a2 10 20 0a 	mov  0xa, %l1
40002c38:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002c3c:	80 a0 a0 58 	cmp  %g2, 0x58
40002c40:	22 80 00 02 	be,a   40002c48 <_vsnprintf+0x4dc>
40002c44:	b6 16 e0 20 	or  %i3, 0x20, %i3
40002c48:	80 8e e8 00 	btst  0x800, %i3
40002c4c:	02 80 00 03 	be  40002c58 <_vsnprintf+0x4ec>
40002c50:	b2 07 60 01 	add  %i5, 1, %i1
40002c54:	b6 0e ff fe 	and  %i3, -2, %i3
40002c58:	03 00 00 10 	sethi  %hi(0x4000), %g1
40002c5c:	80 8e c0 01 	btst  %i3, %g1
40002c60:	02 80 00 fc 	be  40003050 <_vsnprintf+0x8e4>
40002c64:	80 8e e4 00 	btst  0x400, %i3
40002c68:	12 80 01 5d 	bne  400031dc <_vsnprintf+0xa70>
40002c6c:	80 8e e2 00 	btst  0x200, %i3
40002c70:	02 80 01 28 	be  40003110 <_vsnprintf+0x9a4>
40002c74:	80 8e e0 40 	btst  0x40, %i3
40002c78:	d6 06 80 00 	ld  [ %i2 ], %o3
40002c7c:	80 a2 e0 00 	cmp  %o3, 0
40002c80:	04 80 01 3f 	ble  4000317c <_vsnprintf+0xa10>
40002c84:	b4 06 a0 04 	add  %i2, 4, %i2
40002c88:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
40002c8c:	d6 27 bf cc 	st  %o3, [ %fp + -52 ]
40002c90:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
40002c94:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002c98:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40002c9c:	90 10 00 18 	mov  %i0, %o0
40002ca0:	d2 07 bf c8 	ld  [ %fp + -56 ], %o1
40002ca4:	d4 07 bf cc 	ld  [ %fp + -52 ], %o2
40002ca8:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
40002cac:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002cb0:	7f ff fa 5e 	call  40001628 <print_integer>
40002cb4:	9a 10 00 10 	mov  %l0, %o5
40002cb8:	10 bf fe b9 	b  4000279c <_vsnprintf+0x30>
40002cbc:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002cc0:	f2 06 80 00 	ld  [ %i2 ], %i1
40002cc4:	80 a6 60 00 	cmp  %i1, 0
40002cc8:	02 80 01 62 	be  40003250 <_vsnprintf+0xae4>
40002ccc:	b4 06 a0 04 	add  %i2, 4, %i2
40002cd0:	82 94 20 00 	orcc  %l0, 0, %g1
40002cd4:	22 80 00 02 	be,a   40002cdc <_vsnprintf+0x570>
40002cd8:	82 10 00 14 	mov  %l4, %g1
40002cdc:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40002ce0:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002ce4:	80 a2 20 00 	cmp  %o0, 0
40002ce8:	22 80 00 0c 	be,a   40002d18 <_vsnprintf+0x5ac>
40002cec:	a2 10 20 00 	clr  %l1
40002cf0:	10 80 00 04 	b  40002d00 <_vsnprintf+0x594>
40002cf4:	a2 10 00 19 	mov  %i1, %l1
40002cf8:	22 80 00 08 	be,a   40002d18 <_vsnprintf+0x5ac>
40002cfc:	a2 24 40 19 	sub  %l1, %i1, %l1
40002d00:	a2 04 60 01 	inc  %l1
40002d04:	c6 4c 40 00 	ldsb  [ %l1 ], %g3
40002d08:	80 a0 e0 00 	cmp  %g3, 0
40002d0c:	32 bf ff fb 	bne,a   40002cf8 <_vsnprintf+0x58c>
40002d10:	82 80 7f ff 	addcc  %g1, -1, %g1
40002d14:	a2 24 40 19 	sub  %l1, %i1, %l1
40002d18:	ae 8e e8 00 	andcc  %i3, 0x800, %l7
40002d1c:	22 80 00 06 	be,a   40002d34 <_vsnprintf+0x5c8>
40002d20:	b6 8e e0 02 	andcc  %i3, 2, %i3
40002d24:	80 a4 40 10 	cmp  %l1, %l0
40002d28:	38 80 00 02 	bgu,a   40002d30 <_vsnprintf+0x5c4>
40002d2c:	a2 10 00 10 	mov  %l0, %l1
40002d30:	b6 8e e0 02 	andcc  %i3, 2, %i3
40002d34:	12 80 00 63 	bne  40002ec0 <_vsnprintf+0x754>
40002d38:	f6 27 bf dc 	st  %i3, [ %fp + -36 ]
40002d3c:	80 a7 00 11 	cmp  %i4, %l1
40002d40:	08 80 00 13 	bleu  40002d8c <_vsnprintf+0x620>
40002d44:	b6 04 60 01 	add  %l1, 1, %i3
40002d48:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002d4c:	84 00 60 01 	add  %g1, 1, %g2
40002d50:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002d54:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002d58:	80 a0 40 02 	cmp  %g1, %g2
40002d5c:	1a 80 00 09 	bcc  40002d80 <_vsnprintf+0x614>
40002d60:	a2 10 00 1b 	mov  %i3, %l1
40002d64:	c4 06 00 00 	ld  [ %i0 ], %g2
40002d68:	80 a0 a0 00 	cmp  %g2, 0
40002d6c:	02 80 00 6b 	be  40002f18 <_vsnprintf+0x7ac>
40002d70:	90 10 20 20 	mov  0x20, %o0
40002d74:	9f c0 80 00 	call  %g2
40002d78:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002d7c:	a2 10 00 1b 	mov  %i3, %l1
40002d80:	80 a7 00 11 	cmp  %i4, %l1
40002d84:	18 bf ff f1 	bgu  40002d48 <_vsnprintf+0x5dc>
40002d88:	b6 04 60 01 	add  %l1, 1, %i3
40002d8c:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40002d90:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002d94:	80 a2 20 00 	cmp  %o0, 0
40002d98:	12 80 00 4d 	bne  40002ecc <_vsnprintf+0x760>
40002d9c:	a2 10 00 1b 	mov  %i3, %l1
40002da0:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002da4:	80 a3 20 00 	cmp  %o4, 0
40002da8:	22 bf fe 7c 	be,a   40002798 <_vsnprintf+0x2c>
40002dac:	b2 07 60 01 	add  %i5, 1, %i1
40002db0:	b6 10 20 20 	mov  0x20, %i3
40002db4:	80 a7 00 11 	cmp  %i4, %l1
40002db8:	28 bf fe 78 	bleu,a   40002798 <_vsnprintf+0x2c>
40002dbc:	b2 07 60 01 	add  %i5, 1, %i1
40002dc0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002dc4:	84 00 60 01 	add  %g1, 1, %g2
40002dc8:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002dcc:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002dd0:	80 a0 40 02 	cmp  %g1, %g2
40002dd4:	3a bf ff f8 	bcc,a   40002db4 <_vsnprintf+0x648>
40002dd8:	a2 04 60 01 	inc  %l1
40002ddc:	c4 06 00 00 	ld  [ %i0 ], %g2
40002de0:	80 a0 a0 00 	cmp  %g2, 0
40002de4:	22 80 00 98 	be,a   40003044 <_vsnprintf+0x8d8>
40002de8:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002dec:	90 10 20 20 	mov  0x20, %o0
40002df0:	9f c0 80 00 	call  %g2
40002df4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002df8:	10 bf ff ef 	b  40002db4 <_vsnprintf+0x648>
40002dfc:	a2 04 60 01 	inc  %l1
40002e00:	83 28 60 18 	sll  %g1, 0x18, %g1
40002e04:	83 38 60 18 	sra  %g1, 0x18, %g1
40002e08:	80 a0 60 46 	cmp  %g1, 0x46
40002e0c:	22 80 00 02 	be,a   40002e14 <_vsnprintf+0x6a8>
40002e10:	b6 16 e0 20 	or  %i3, 0x20, %i3
40002e14:	92 10 00 1a 	mov  %i2, %o1
40002e18:	94 10 20 08 	mov  8, %o2
40002e1c:	40 00 0a 39 	call  40005700 <__GI_memcpy>
40002e20:	90 07 bf f0 	add  %fp, -16, %o0
40002e24:	90 10 00 18 	mov  %i0, %o0
40002e28:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
40002e2c:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
40002e30:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
40002e34:	96 10 00 10 	mov  %l0, %o3
40002e38:	98 10 00 1c 	mov  %i4, %o4
40002e3c:	9a 10 00 1b 	mov  %i3, %o5
40002e40:	7f ff fd c7 	call  4000255c <print_floating_point>
40002e44:	b4 06 a0 08 	add  %i2, 8, %i2
40002e48:	10 bf fe 54 	b  40002798 <_vsnprintf+0x2c>
40002e4c:	b2 07 60 01 	add  %i5, 1, %i1
40002e50:	84 08 7f df 	and  %g1, -33, %g2
40002e54:	85 28 a0 18 	sll  %g2, 0x18, %g2
40002e58:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002e5c:	80 a0 a0 47 	cmp  %g2, 0x47
40002e60:	12 80 00 04 	bne  40002e70 <_vsnprintf+0x704>
40002e64:	82 08 7f fd 	and  %g1, -3, %g1
40002e68:	05 00 00 04 	sethi  %hi(0x1000), %g2
40002e6c:	b6 16 c0 02 	or  %i3, %g2, %i3
40002e70:	83 28 60 18 	sll  %g1, 0x18, %g1
40002e74:	83 38 60 18 	sra  %g1, 0x18, %g1
40002e78:	80 a0 60 45 	cmp  %g1, 0x45
40002e7c:	22 80 00 02 	be,a   40002e84 <_vsnprintf+0x718>
40002e80:	b6 16 e0 20 	or  %i3, 0x20, %i3
40002e84:	92 10 00 1a 	mov  %i2, %o1
40002e88:	94 10 20 08 	mov  8, %o2
40002e8c:	40 00 0a 1d 	call  40005700 <__GI_memcpy>
40002e90:	90 07 bf f8 	add  %fp, -8, %o0
40002e94:	82 10 20 01 	mov  1, %g1
40002e98:	90 10 00 18 	mov  %i0, %o0
40002e9c:	d2 07 bf f8 	ld  [ %fp + -8 ], %o1
40002ea0:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40002ea4:	10 bf ff e4 	b  40002e34 <_vsnprintf+0x6c8>
40002ea8:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002eac:	9f c0 c0 00 	call  %g3
40002eb0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002eb4:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40002eb8:	a0 04 3f ff 	add  %l0, -1, %l0
40002ebc:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002ec0:	80 a2 20 00 	cmp  %o0, 0
40002ec4:	02 bf ff b8 	be  40002da4 <_vsnprintf+0x638>
40002ec8:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002ecc:	80 a5 e0 00 	cmp  %l7, 0
40002ed0:	02 80 00 04 	be  40002ee0 <_vsnprintf+0x774>
40002ed4:	80 a4 20 00 	cmp  %l0, 0
40002ed8:	02 bf ff b3 	be  40002da4 <_vsnprintf+0x638>
40002edc:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002ee0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002ee4:	86 00 60 01 	add  %g1, 1, %g3
40002ee8:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
40002eec:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002ef0:	80 a0 40 03 	cmp  %g1, %g3
40002ef4:	1a bf ff f0 	bcc  40002eb4 <_vsnprintf+0x748>
40002ef8:	b2 06 60 01 	inc  %i1
40002efc:	c6 06 00 00 	ld  [ %i0 ], %g3
40002f00:	80 a0 e0 00 	cmp  %g3, 0
40002f04:	12 bf ff ea 	bne  40002eac <_vsnprintf+0x740>
40002f08:	91 3a 20 18 	sra  %o0, 0x18, %o0
40002f0c:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40002f10:	10 bf ff e9 	b  40002eb4 <_vsnprintf+0x748>
40002f14:	c4 28 c0 01 	stb  %g2, [ %g3 + %g1 ]
40002f18:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002f1c:	86 10 20 20 	mov  0x20, %g3
40002f20:	a2 10 00 1b 	mov  %i3, %l1
40002f24:	10 bf ff 97 	b  40002d80 <_vsnprintf+0x614>
40002f28:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
40002f2c:	80 a0 60 00 	cmp  %g1, 0
40002f30:	22 bf fe 38 	be,a   40002810 <_vsnprintf+0xa4>
40002f34:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002f38:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40002f3c:	80 a0 e0 00 	cmp  %g3, 0
40002f40:	22 bf fe 34 	be,a   40002810 <_vsnprintf+0xa4>
40002f44:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002f48:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
40002f4c:	80 a0 40 02 	cmp  %g1, %g2
40002f50:	28 80 00 02 	bleu,a   40002f58 <_vsnprintf+0x7ec>
40002f54:	84 00 7f ff 	add  %g1, -1, %g2
40002f58:	c0 28 c0 02 	clrb  [ %g3 + %g2 ]
40002f5c:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002f60:	81 c7 e0 08 	ret 
40002f64:	81 e8 00 00 	restore 
40002f68:	32 bf ff 26 	bne,a   40002c00 <_vsnprintf+0x494>
40002f6c:	82 08 7f df 	and  %g1, -33, %g1
40002f70:	10 bf ff 22 	b  40002bf8 <_vsnprintf+0x48c>
40002f74:	07 00 00 10 	sethi  %hi(0x4000), %g3
40002f78:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002f7c:	10 bf fe 07 	b  40002798 <_vsnprintf+0x2c>
40002f80:	b2 07 60 01 	add  %i5, 1, %i1
40002f84:	84 10 20 01 	mov  1, %g2
40002f88:	a0 10 20 20 	mov  0x20, %l0
40002f8c:	80 a7 00 02 	cmp  %i4, %g2
40002f90:	08 bf fe ef 	bleu  40002b4c <_vsnprintf+0x3e0>
40002f94:	b2 00 a0 01 	add  %g2, 1, %i1
40002f98:	84 00 60 01 	add  %g1, 1, %g2
40002f9c:	80 a0 c0 01 	cmp  %g3, %g1
40002fa0:	08 80 00 1d 	bleu  40003014 <_vsnprintf+0x8a8>
40002fa4:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002fa8:	c4 06 00 00 	ld  [ %i0 ], %g2
40002fac:	80 a0 a0 00 	cmp  %g2, 0
40002fb0:	02 80 00 1c 	be  40003020 <_vsnprintf+0x8b4>
40002fb4:	90 10 20 20 	mov  0x20, %o0
40002fb8:	9f c0 80 00 	call  %g2
40002fbc:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002fc0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002fc4:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40002fc8:	10 bf ff f1 	b  40002f8c <_vsnprintf+0x820>
40002fcc:	84 10 00 19 	mov  %i1, %g2
40002fd0:	82 10 20 0a 	mov  0xa, %g1
40002fd4:	d8 23 a0 60 	st  %o4, [ %sp + 0x60 ]
40002fd8:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002fdc:	90 10 00 18 	mov  %i0, %o0
40002fe0:	92 10 20 00 	clr  %o1
40002fe4:	96 10 20 00 	clr  %o3
40002fe8:	98 10 20 10 	mov  0x10, %o4
40002fec:	9a 10 00 10 	mov  %l0, %o5
40002ff0:	7f ff f9 8e 	call  40001628 <print_integer>
40002ff4:	b2 07 60 01 	add  %i5, 1, %i1
40002ff8:	10 bf fd e9 	b  4000279c <_vsnprintf+0x30>
40002ffc:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40003000:	b6 16 e0 02 	or  %i3, 2, %i3
40003004:	b8 20 00 1c 	neg  %i4
40003008:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
4000300c:	10 bf fe 1e 	b  40002884 <_vsnprintf+0x118>
40003010:	ba 07 60 01 	inc  %i5
40003014:	82 10 00 02 	mov  %g2, %g1
40003018:	10 bf ff dd 	b  40002f8c <_vsnprintf+0x820>
4000301c:	84 10 00 19 	mov  %i1, %g2
40003020:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40003024:	e0 28 80 01 	stb  %l0, [ %g2 + %g1 ]
40003028:	84 10 00 19 	mov  %i1, %g2
4000302c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40003030:	10 bf ff d7 	b  40002f8c <_vsnprintf+0x820>
40003034:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40003038:	b2 06 60 01 	inc  %i1
4000303c:	10 bf fe d6 	b  40002b94 <_vsnprintf+0x428>
40003040:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
40003044:	a2 04 60 01 	inc  %l1
40003048:	10 bf ff 5b 	b  40002db4 <_vsnprintf+0x648>
4000304c:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
40003050:	12 80 00 53 	bne  4000319c <_vsnprintf+0xa30>
40003054:	ba 0e ff f3 	and  %i3, -13, %i5
40003058:	80 8e e2 00 	btst  0x200, %i3
4000305c:	12 80 00 79 	bne  40003240 <_vsnprintf+0xad4>
40003060:	80 8e e0 40 	btst  0x40, %i3
40003064:	32 80 00 42 	bne,a   4000316c <_vsnprintf+0xa00>
40003068:	d4 0e a0 03 	ldub  [ %i2 + 3 ], %o2
4000306c:	d4 06 80 00 	ld  [ %i2 ], %o2
40003070:	80 8e e0 80 	btst  0x80, %i3
40003074:	02 80 00 03 	be  40003080 <_vsnprintf+0x914>
40003078:	b4 06 a0 04 	add  %i2, 4, %i2
4000307c:	94 0a 80 15 	and  %o2, %l5, %o2
40003080:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40003084:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
40003088:	90 10 00 18 	mov  %i0, %o0
4000308c:	92 10 20 00 	clr  %o1
40003090:	96 10 20 00 	clr  %o3
40003094:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40003098:	7f ff f9 64 	call  40001628 <print_integer>
4000309c:	9a 10 00 10 	mov  %l0, %o5
400030a0:	10 bf fd bf 	b  4000279c <_vsnprintf+0x30>
400030a4:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400030a8:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
400030ac:	b6 16 e0 c0 	or  %i3, 0xc0, %i3
400030b0:	10 bf fe 08 	b  400028d0 <_vsnprintf+0x164>
400030b4:	ba 07 60 02 	add  %i5, 2, %i5
400030b8:	32 80 00 09 	bne,a   400030dc <_vsnprintf+0x970>
400030bc:	c4 20 40 00 	st  %g2, [ %g1 ]
400030c0:	80 8e e4 00 	btst  0x400, %i3
400030c4:	22 80 00 06 	be,a   400030dc <_vsnprintf+0x970>
400030c8:	c4 20 40 00 	st  %g2, [ %g1 ]
400030cc:	c0 20 40 00 	clr  [ %g1 ]
400030d0:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
400030d4:	10 bf fd b1 	b  40002798 <_vsnprintf+0x2c>
400030d8:	b2 07 60 01 	add  %i5, 1, %i1
400030dc:	10 bf fd af 	b  40002798 <_vsnprintf+0x2c>
400030e0:	b2 07 60 01 	add  %i5, 1, %i1
400030e4:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400030e8:	86 10 20 25 	mov  0x25, %g3
400030ec:	b2 07 60 01 	add  %i5, 1, %i1
400030f0:	10 bf fd aa 	b  40002798 <_vsnprintf+0x2c>
400030f4:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
400030f8:	10 bf fe a3 	b  40002b84 <_vsnprintf+0x418>
400030fc:	c8 28 80 01 	stb  %g4, [ %g2 + %g1 ]
40003100:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40003104:	b2 07 60 01 	add  %i5, 1, %i1
40003108:	10 bf fd a4 	b  40002798 <_vsnprintf+0x2c>
4000310c:	c2 28 c0 02 	stb  %g1, [ %g3 + %g2 ]
40003110:	32 80 00 19 	bne,a   40003174 <_vsnprintf+0xa08>
40003114:	d6 4e a0 03 	ldsb  [ %i2 + 3 ], %o3
40003118:	80 8e e0 80 	btst  0x80, %i3
4000311c:	22 80 00 5e 	be,a   40003294 <_vsnprintf+0xb28>
40003120:	d6 06 80 00 	ld  [ %i2 ], %o3
40003124:	d6 56 a0 02 	ldsh  [ %i2 + 2 ], %o3
40003128:	b4 06 a0 04 	add  %i2, 4, %i2
4000312c:	80 a2 e0 00 	cmp  %o3, 0
40003130:	04 80 00 51 	ble  40003274 <_vsnprintf+0xb08>
40003134:	99 3a e0 1f 	sra  %o3, 0x1f, %o4
40003138:	d6 27 bf c4 	st  %o3, [ %fp + -60 ]
4000313c:	d8 27 bf c0 	st  %o4, [ %fp + -64 ]
40003140:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40003144:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40003148:	90 10 00 18 	mov  %i0, %o0
4000314c:	d2 07 bf c0 	ld  [ %fp + -64 ], %o1
40003150:	d4 07 bf c4 	ld  [ %fp + -60 ], %o2
40003154:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
40003158:	98 0c 60 1a 	and  %l1, 0x1a, %o4
4000315c:	7f ff f9 33 	call  40001628 <print_integer>
40003160:	9a 10 00 10 	mov  %l0, %o5
40003164:	10 bf fd 8e 	b  4000279c <_vsnprintf+0x30>
40003168:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
4000316c:	10 bf ff c5 	b  40003080 <_vsnprintf+0x914>
40003170:	b4 06 a0 04 	add  %i2, 4, %i2
40003174:	10 bf ff ee 	b  4000312c <_vsnprintf+0x9c0>
40003178:	b4 06 a0 04 	add  %i2, 4, %i2
4000317c:	87 3a e0 1f 	sra  %o3, 0x1f, %g3
40003180:	d6 27 bf bc 	st  %o3, [ %fp + -68 ]
40003184:	c6 27 bf b8 	st  %g3, [ %fp + -72 ]
40003188:	c4 1f bf b8 	ldd  [ %fp + -72 ], %g2
4000318c:	86 a0 00 03 	subcc  %g0, %g3, %g3
40003190:	84 60 00 02 	subx  %g0, %g2, %g2
40003194:	10 bf fe c0 	b  40002c94 <_vsnprintf+0x528>
40003198:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
4000319c:	92 10 00 1a 	mov  %i2, %o1
400031a0:	90 07 bf e8 	add  %fp, -24, %o0
400031a4:	40 00 09 57 	call  40005700 <__GI_memcpy>
400031a8:	94 10 20 08 	mov  8, %o2
400031ac:	b4 06 a0 08 	add  %i2, 8, %i2
400031b0:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
400031b4:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
400031b8:	90 10 00 18 	mov  %i0, %o0
400031bc:	d2 07 bf e8 	ld  [ %fp + -24 ], %o1
400031c0:	d4 07 bf ec 	ld  [ %fp + -20 ], %o2
400031c4:	96 10 20 00 	clr  %o3
400031c8:	98 0c 60 1a 	and  %l1, 0x1a, %o4
400031cc:	7f ff f9 17 	call  40001628 <print_integer>
400031d0:	9a 10 00 10 	mov  %l0, %o5
400031d4:	10 bf fd 72 	b  4000279c <_vsnprintf+0x30>
400031d8:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400031dc:	92 10 00 1a 	mov  %i2, %o1
400031e0:	90 07 bf e0 	add  %fp, -32, %o0
400031e4:	40 00 09 47 	call  40005700 <__GI_memcpy>
400031e8:	94 10 20 08 	mov  8, %o2
400031ec:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
400031f0:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
400031f4:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
400031f8:	97 30 a0 1f 	srl  %g2, 0x1f, %o3
400031fc:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
40003200:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
40003204:	d8 1f bf d0 	ldd  [ %fp + -48 ], %o4
40003208:	b8 1b 00 02 	xor  %o4, %g2, %i4
4000320c:	ba 1b 40 03 	xor  %o5, %g3, %i5
40003210:	86 a7 40 0d 	subcc  %i5, %o5, %g3
40003214:	84 67 00 0c 	subx  %i4, %o4, %g2
40003218:	b4 06 a0 08 	add  %i2, 8, %i2
4000321c:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40003220:	90 10 00 18 	mov  %i0, %o0
40003224:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40003228:	92 10 00 02 	mov  %g2, %o1
4000322c:	94 10 00 03 	mov  %g3, %o2
40003230:	7f ff f8 fe 	call  40001628 <print_integer>
40003234:	9a 10 00 10 	mov  %l0, %o5
40003238:	10 bf fd 59 	b  4000279c <_vsnprintf+0x30>
4000323c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40003240:	d4 06 80 00 	ld  [ %i2 ], %o2
40003244:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40003248:	10 bf ff 8f 	b  40003084 <_vsnprintf+0x918>
4000324c:	b4 06 a0 04 	add  %i2, 4, %i2
40003250:	90 10 00 18 	mov  %i0, %o0
40003254:	92 10 00 16 	mov  %l6, %o1
40003258:	94 10 20 06 	mov  6, %o2
4000325c:	96 10 00 1c 	mov  %i4, %o3
40003260:	98 10 00 1b 	mov  %i3, %o4
40003264:	7f ff f8 9a 	call  400014cc <out_rev_>
40003268:	b2 07 60 01 	add  %i5, 1, %i1
4000326c:	10 bf fd 4c 	b  4000279c <_vsnprintf+0x30>
40003270:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40003274:	d6 27 bf b4 	st  %o3, [ %fp + -76 ]
40003278:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
4000327c:	c2 27 bf b0 	st  %g1, [ %fp + -80 ]
40003280:	c4 1f bf b0 	ldd  [ %fp + -80 ], %g2
40003284:	86 a0 00 03 	subcc  %g0, %g3, %g3
40003288:	84 60 00 02 	subx  %g0, %g2, %g2
4000328c:	10 bf ff ad 	b  40003140 <_vsnprintf+0x9d4>
40003290:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
40003294:	10 bf ff a6 	b  4000312c <_vsnprintf+0x9c0>
40003298:	b4 06 a0 04 	add  %i2, 4, %i2

4000329c <uart_send_char>:
4000329c:	9d e3 bf a0 	save  %sp, -96, %sp
400032a0:	40 00 03 81 	call  400040a4 <__ajit_serial_putchar_via_vmap__>
400032a4:	90 10 00 18 	mov  %i0, %o0
400032a8:	80 a2 20 00 	cmp  %o0, 0
400032ac:	02 bf ff fd 	be  400032a0 <uart_send_char+0x4>
400032b0:	01 00 00 00 	nop 
400032b4:	40 00 02 87 	call  40003cd0 <__ajit_read_serial_control_register_via_vmap__>
400032b8:	01 00 00 00 	nop 
400032bc:	90 0a 20 09 	and  %o0, 9, %o0
400032c0:	80 a2 20 09 	cmp  %o0, 9
400032c4:	02 bf ff fc 	be  400032b4 <uart_send_char+0x18>
400032c8:	01 00 00 00 	nop 
400032cc:	81 c7 e0 08 	ret 
400032d0:	81 e8 00 00 	restore 

400032d4 <vprintf_>:
400032d4:	9d e3 bf 88 	save  %sp, -120, %sp
400032d8:	03 10 00 05 	sethi  %hi(0x40001400), %g1
400032dc:	82 10 60 94 	or  %g1, 0x94, %g1	! 40001494 <putchar_wrapper>
400032e0:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
400032e4:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
400032e8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffedd6f>
400032ec:	92 10 00 18 	mov  %i0, %o1
400032f0:	c0 27 bf f0 	clr  [ %fp + -16 ]
400032f4:	c0 27 bf f4 	clr  [ %fp + -12 ]
400032f8:	c0 27 bf f8 	clr  [ %fp + -8 ]
400032fc:	90 07 bf ec 	add  %fp, -20, %o0
40003300:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40003304:	7f ff fd 1a 	call  4000276c <_vsnprintf>
40003308:	94 10 00 19 	mov  %i1, %o2
4000330c:	81 c7 e0 08 	ret 
40003310:	91 e8 00 08 	restore  %g0, %o0, %o0

40003314 <vsnprintf_>:
40003314:	9d e3 bf 88 	save  %sp, -120, %sp
40003318:	80 a6 60 00 	cmp  %i1, 0
4000331c:	06 80 00 0f 	bl  40003358 <vsnprintf_+0x44>
40003320:	80 a0 00 18 	cmp  %g0, %i0
40003324:	82 60 20 00 	subx  %g0, 0, %g1
40003328:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
4000332c:	b2 0e 40 01 	and  %i1, %g1, %i1
40003330:	c0 27 bf ec 	clr  [ %fp + -20 ]
40003334:	c0 27 bf f0 	clr  [ %fp + -16 ]
40003338:	c0 27 bf f8 	clr  [ %fp + -8 ]
4000333c:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40003340:	90 07 bf ec 	add  %fp, -20, %o0
40003344:	92 10 00 1a 	mov  %i2, %o1
40003348:	7f ff fd 09 	call  4000276c <_vsnprintf>
4000334c:	94 10 00 1b 	mov  %i3, %o2
40003350:	81 c7 e0 08 	ret 
40003354:	91 e8 00 08 	restore  %g0, %o0, %o0
40003358:	82 60 20 00 	subx  %g0, 0, %g1
4000335c:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
40003360:	c0 27 bf ec 	clr  [ %fp + -20 ]
40003364:	c0 27 bf f0 	clr  [ %fp + -16 ]
40003368:	c0 27 bf f8 	clr  [ %fp + -8 ]
4000336c:	90 07 bf ec 	add  %fp, -20, %o0
40003370:	92 10 00 1a 	mov  %i2, %o1
40003374:	94 10 00 1b 	mov  %i3, %o2
40003378:	33 1f ff ff 	sethi  %hi(0x7ffffc00), %i1
4000337c:	b2 16 63 ff 	or  %i1, 0x3ff, %i1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffedd6f>
40003380:	b2 0e 40 01 	and  %i1, %g1, %i1
40003384:	7f ff fc fa 	call  4000276c <_vsnprintf>
40003388:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
4000338c:	81 c7 e0 08 	ret 
40003390:	91 e8 00 08 	restore  %g0, %o0, %o0

40003394 <vsprintf_>:
40003394:	96 10 00 0a 	mov  %o2, %o3
40003398:	94 10 00 09 	mov  %o1, %o2
4000339c:	13 1f ff ff 	sethi  %hi(0x7ffffc00), %o1
400033a0:	92 12 63 ff 	or  %o1, 0x3ff, %o1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffedd6f>
400033a4:	82 13 c0 00 	mov  %o7, %g1
400033a8:	7f ff ff db 	call  40003314 <vsnprintf_>
400033ac:	9e 10 40 00 	mov  %g1, %o7

400033b0 <vfctprintf>:
400033b0:	9d e3 bf 88 	save  %sp, -120, %sp
400033b4:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
400033b8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffedd6f>
400033bc:	f0 27 bf ec 	st  %i0, [ %fp + -20 ]
400033c0:	f2 27 bf f0 	st  %i1, [ %fp + -16 ]
400033c4:	c0 27 bf f4 	clr  [ %fp + -12 ]
400033c8:	c0 27 bf f8 	clr  [ %fp + -8 ]
400033cc:	90 07 bf ec 	add  %fp, -20, %o0
400033d0:	92 10 00 1a 	mov  %i2, %o1
400033d4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400033d8:	7f ff fc e5 	call  4000276c <_vsnprintf>
400033dc:	94 10 00 1b 	mov  %i3, %o2
400033e0:	81 c7 e0 08 	ret 
400033e4:	91 e8 00 08 	restore  %g0, %o0, %o0

400033e8 <printf_>:
400033e8:	9d e3 bf 98 	save  %sp, -104, %sp
400033ec:	92 07 a0 48 	add  %fp, 0x48, %o1
400033f0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400033f4:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400033f8:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
400033fc:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40003400:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40003404:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
40003408:	7f ff ff b3 	call  400032d4 <vprintf_>
4000340c:	90 10 00 18 	mov  %i0, %o0
40003410:	81 c7 e0 08 	ret 
40003414:	91 e8 00 08 	restore  %g0, %o0, %o0

40003418 <sprintf_>:
40003418:	9d e3 bf 98 	save  %sp, -104, %sp
4000341c:	94 07 a0 4c 	add  %fp, 0x4c, %o2
40003420:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40003424:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40003428:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
4000342c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40003430:	d4 27 bf fc 	st  %o2, [ %fp + -4 ]
40003434:	90 10 00 18 	mov  %i0, %o0
40003438:	7f ff ff d7 	call  40003394 <vsprintf_>
4000343c:	92 10 00 19 	mov  %i1, %o1
40003440:	81 c7 e0 08 	ret 
40003444:	91 e8 00 08 	restore  %g0, %o0, %o0

40003448 <snprintf_>:
40003448:	9d e3 bf 98 	save  %sp, -104, %sp
4000344c:	96 07 a0 50 	add  %fp, 0x50, %o3
40003450:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40003454:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40003458:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000345c:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40003460:	90 10 00 18 	mov  %i0, %o0
40003464:	92 10 00 19 	mov  %i1, %o1
40003468:	7f ff ff ab 	call  40003314 <vsnprintf_>
4000346c:	94 10 00 1a 	mov  %i2, %o2
40003470:	81 c7 e0 08 	ret 
40003474:	91 e8 00 08 	restore  %g0, %o0, %o0

40003478 <fctprintf>:
40003478:	9d e3 bf 98 	save  %sp, -104, %sp
4000347c:	96 07 a0 50 	add  %fp, 0x50, %o3
40003480:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40003484:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40003488:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000348c:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40003490:	90 10 00 18 	mov  %i0, %o0
40003494:	92 10 00 19 	mov  %i1, %o1
40003498:	7f ff ff c6 	call  400033b0 <vfctprintf>
4000349c:	94 10 00 1a 	mov  %i2, %o2
400034a0:	81 c7 e0 08 	ret 
400034a4:	91 e8 00 08 	restore  %g0, %o0, %o0
400034a8:	40 00 39 20 	call  40011928 <_GLOBAL_OFFSET_TABLE_+0x80>
400034ac:	40 00 39 58 	call  40011a0c <_GLOBAL_OFFSET_TABLE_+0x164>
400034b0:	40 00 39 64 	call  40011a40 <_GLOBAL_OFFSET_TABLE_+0x198>
400034b4:	40 00 39 70 	call  40011a74 <_GLOBAL_OFFSET_TABLE_+0x1cc>
400034b8:	40 00 39 7c 	call  40011aa8 <_GLOBAL_OFFSET_TABLE_+0x200>
400034bc:	40 00 39 88 	call  40011adc <_GLOBAL_OFFSET_TABLE_+0x234>
400034c0:	40 00 39 94 	call  40011b10 <_GLOBAL_OFFSET_TABLE_+0x268>
400034c4:	40 00 39 a0 	call  40011b44 <_GLOBAL_OFFSET_TABLE_+0x29c>
400034c8:	40 00 39 ac 	call  40011b78 <_GLOBAL_OFFSET_TABLE_+0x2d0>
400034cc:	40 00 39 b8 	call  40011bac <_GLOBAL_OFFSET_TABLE_+0x304>
400034d0:	40 00 39 c4 	call  40011be0 <_GLOBAL_OFFSET_TABLE_+0x338>
400034d4:	40 00 39 d0 	call  40011c14 <_GLOBAL_OFFSET_TABLE_+0x36c>
400034d8:	40 00 39 dc 	call  40011c48 <_GLOBAL_OFFSET_TABLE_+0x3a0>
400034dc:	40 00 39 e8 	call  40011c7c <_GLOBAL_OFFSET_TABLE_+0x3d4>
400034e0:	40 00 39 40 	call  400119e0 <_GLOBAL_OFFSET_TABLE_+0x138>
400034e4:	40 00 39 4c 	call  40011a14 <_GLOBAL_OFFSET_TABLE_+0x16c>
400034e8:	40 00 3a 04 	call  40011cf8 <_GLOBAL_OFFSET_TABLE_+0x450>
400034ec:	40 00 3a 3c 	call  40011ddc <_GLOBAL_OFFSET_TABLE_+0x534>
400034f0:	40 00 3a 48 	call  40011e10 <_GLOBAL_OFFSET_TABLE_+0x568>
400034f4:	40 00 3a 54 	call  40011e44 <_GLOBAL_OFFSET_TABLE_+0x59c>
400034f8:	40 00 3a 60 	call  40011e78 <_GLOBAL_OFFSET_TABLE_+0x5d0>
400034fc:	40 00 3a 6c 	call  40011eac <_GLOBAL_OFFSET_TABLE_+0x604>
40003500:	40 00 3a 78 	call  40011ee0 <_GLOBAL_OFFSET_TABLE_+0x638>
40003504:	40 00 3a 84 	call  40011f14 <_GLOBAL_OFFSET_TABLE_+0x66c>
40003508:	40 00 3a 90 	call  40011f48 <_GLOBAL_OFFSET_TABLE_+0x6a0>
4000350c:	40 00 3a 9c 	call  40011f7c <_GLOBAL_OFFSET_TABLE_+0x6d4>
40003510:	40 00 3a a8 	call  40011fb0 <_GLOBAL_OFFSET_TABLE_+0x708>
40003514:	40 00 3a b4 	call  40011fe4 <_GLOBAL_OFFSET_TABLE_+0x73c>
40003518:	40 00 3a c0 	call  40012018 <allocatedLocksNc>
4000351c:	40 00 3a cc 	call  4001204c <allocatedLocksNc+0x34>
40003520:	40 00 3a 24 	call  40011db0 <_GLOBAL_OFFSET_TABLE_+0x508>
40003524:	40 00 3a 30 	call  40011de4 <_GLOBAL_OFFSET_TABLE_+0x53c>

40003528 <__ajit_clear_all_gp_registers__>:
40003528:	82 10 00 00 	mov  %g0, %g1
4000352c:	84 10 00 00 	mov  %g0, %g2
40003530:	86 10 00 00 	mov  %g0, %g3
40003534:	88 10 00 00 	mov  %g0, %g4
40003538:	8a 10 00 00 	mov  %g0, %g5
4000353c:	8c 10 00 00 	mov  %g0, %g6
40003540:	8e 10 00 00 	mov  %g0, %g7
40003544:	b0 10 00 00 	mov  %g0, %i0
40003548:	b2 10 00 00 	mov  %g0, %i1
4000354c:	b4 10 00 00 	mov  %g0, %i2
40003550:	b6 10 00 00 	mov  %g0, %i3
40003554:	b8 10 00 00 	mov  %g0, %i4
40003558:	ba 10 00 00 	mov  %g0, %i5
4000355c:	bc 10 00 00 	mov  %g0, %fp
40003560:	be 10 00 00 	mov  %g0, %i7
40003564:	a0 10 00 00 	mov  %g0, %l0
40003568:	a2 10 00 00 	mov  %g0, %l1
4000356c:	a4 10 00 00 	mov  %g0, %l2
40003570:	a6 10 00 00 	mov  %g0, %l3
40003574:	a8 10 00 00 	mov  %g0, %l4
40003578:	aa 10 00 00 	mov  %g0, %l5
4000357c:	ac 10 00 00 	mov  %g0, %l6
40003580:	ae 10 00 00 	mov  %g0, %l7
40003584:	90 10 00 00 	mov  %g0, %o0
40003588:	92 10 00 00 	mov  %g0, %o1
4000358c:	94 10 00 00 	mov  %g0, %o2
40003590:	96 10 00 00 	mov  %g0, %o3
40003594:	98 10 00 00 	mov  %g0, %o4
40003598:	9a 10 00 00 	mov  %g0, %o5
4000359c:	9c 10 00 00 	mov  %g0, %sp
400035a0:	9e 10 00 00 	mov  %g0, %o7
400035a4:	82 10 20 07 	mov  7, %g1
400035a8:	81 e0 00 00 	save 
400035ac:	a0 10 00 00 	mov  %g0, %l0
400035b0:	a2 10 00 00 	mov  %g0, %l1
400035b4:	a4 10 00 00 	mov  %g0, %l2
400035b8:	a6 10 00 00 	mov  %g0, %l3
400035bc:	a8 10 00 00 	mov  %g0, %l4
400035c0:	aa 10 00 00 	mov  %g0, %l5
400035c4:	ac 10 00 00 	mov  %g0, %l6
400035c8:	ae 10 00 00 	mov  %g0, %l7
400035cc:	90 10 00 00 	mov  %g0, %o0
400035d0:	92 10 00 00 	mov  %g0, %o1
400035d4:	94 10 00 00 	mov  %g0, %o2
400035d8:	96 10 00 00 	mov  %g0, %o3
400035dc:	98 10 00 00 	mov  %g0, %o4
400035e0:	9a 10 00 00 	mov  %g0, %o5
400035e4:	9c 10 00 00 	mov  %g0, %sp
400035e8:	9e 10 00 00 	mov  %g0, %o7
400035ec:	82 80 7f ff 	addcc  %g1, -1, %g1
400035f0:	12 bf ff ee 	bne  400035a8 <__ajit_clear_all_gp_registers__+0x80>
400035f4:	01 00 00 00 	nop 
400035f8:	82 10 20 07 	mov  7, %g1	! 7 <__DYNAMIC+0x7>
400035fc:	81 e8 00 00 	restore 
40003600:	82 80 7f ff 	addcc  %g1, -1, %g1
40003604:	12 bf ff fe 	bne  400035fc <__ajit_clear_all_gp_registers__+0xd4>
40003608:	01 00 00 00 	nop 
4000360c:	81 c3 e0 08 	retl 
40003610:	01 00 00 00 	nop 

40003614 <ajit_read_from_scratch_pad>:
40003614:	80 a2 20 1f 	cmp  %o0, 0x1f
40003618:	18 80 00 05 	bgu  4000362c <ajit_read_from_scratch_pad+0x18>
4000361c:	82 10 20 00 	clr  %g1
40003620:	91 2a 20 02 	sll  %o0, 2, %o0
40003624:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40003628:	c2 02 00 01 	ld  [ %o0 + %g1 ], %g1
4000362c:	81 c3 e0 08 	retl 
40003630:	90 10 00 01 	mov  %g1, %o0

40003634 <ajit_write_to_scratch_pad>:
40003634:	80 a2 20 1f 	cmp  %o0, 0x1f
40003638:	18 80 00 04 	bgu  40003648 <ajit_write_to_scratch_pad+0x14>
4000363c:	91 2a 20 02 	sll  %o0, 2, %o0
40003640:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40003644:	d2 22 00 01 	st  %o1, [ %o0 + %g1 ]
40003648:	81 c3 e0 08 	retl 
4000364c:	01 00 00 00 	nop 

40003650 <ajit_configure_i2c_master>:
40003650:	81 80 20 00 	mov  %g0, %y
40003654:	01 00 00 00 	nop 
40003658:	01 00 00 00 	nop 
4000365c:	01 00 00 00 	nop 
40003660:	92 72 00 09 	udiv  %o0, %o1, %o1
40003664:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003668:	93 32 60 02 	srl  %o1, 2, %o1
4000366c:	82 10 62 00 	or  %g1, 0x200, %g1
40003670:	90 10 20 00 	clr  %o0
40003674:	81 c3 e0 08 	retl 
40003678:	d2 20 40 00 	st  %o1, [ %g1 ]

4000367c <ajit_i2c_master_is_ready>:
4000367c:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003680:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe1378>
40003684:	d0 00 40 00 	ld  [ %g1 ], %o0
40003688:	91 32 20 0a 	srl  %o0, 0xa, %o0
4000368c:	81 c3 e0 08 	retl 
40003690:	90 0a 20 01 	and  %o0, 1, %o0

40003694 <ajit_i2c_master_write_command>:
40003694:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003698:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3604 <ajit_global_sw_trap_handlers+0xbffe1374>
4000369c:	81 c3 e0 08 	retl 
400036a0:	d0 20 40 00 	st  %o0, [ %g1 ]

400036a4 <ajit_i2c_master_read_status>:
400036a4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400036a8:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe1378>
400036ac:	81 c3 e0 08 	retl 
400036b0:	d0 00 40 00 	ld  [ %g1 ], %o0

400036b4 <ajit_i2c_master_access_slave_memory_device>:
400036b4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400036b8:	84 10 62 08 	or  %g1, 0x208, %g2	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe1378>
400036bc:	c4 00 80 00 	ld  [ %g2 ], %g2
400036c0:	80 88 a4 00 	btst  0x400, %g2
400036c4:	02 80 00 11 	be  40003708 <ajit_i2c_master_access_slave_memory_device+0x54>
400036c8:	82 10 62 04 	or  %g1, 0x204, %g1
400036cc:	91 2a 20 10 	sll  %o0, 0x10, %o0
400036d0:	87 2a 60 1f 	sll  %o1, 0x1f, %g3
400036d4:	09 18 00 00 	sethi  %hi(0x60000000), %g4
400036d8:	95 2a a0 08 	sll  %o2, 8, %o2
400036dc:	90 12 00 04 	or  %o0, %g4, %o0
400036e0:	90 12 00 03 	or  %o0, %g3, %o0
400036e4:	94 12 00 0a 	or  %o0, %o2, %o2
400036e8:	96 12 80 0b 	or  %o2, %o3, %o3
400036ec:	d6 20 40 00 	st  %o3, [ %g1 ]
400036f0:	80 a2 60 00 	cmp  %o1, 0
400036f4:	02 80 00 03 	be  40003700 <ajit_i2c_master_access_slave_memory_device+0x4c>
400036f8:	90 10 20 00 	clr  %o0
400036fc:	90 10 00 02 	mov  %g2, %o0
40003700:	81 c3 e0 08 	retl 
40003704:	90 0a 20 ff 	and  %o0, 0xff, %o0
40003708:	30 80 00 00 	b,a   40003708 <ajit_i2c_master_access_slave_memory_device+0x54>

4000370c <__ajit_read_core_thread_id_word__>:
4000370c:	91 47 40 00 	rd  %asr29, %o0
40003710:	81 c3 e0 08 	retl 
40003714:	01 00 00 00 	nop 

40003718 <ajit_read_thread_descriptor>:
40003718:	9d e3 bf a0 	save  %sp, -96, %sp
4000371c:	83 47 00 00 	rd  %asr28, %g1
40003720:	87 30 60 1e 	srl  %g1, 0x1e, %g3
40003724:	80 a0 e0 03 	cmp  %g3, 3
40003728:	02 80 00 0a 	be  40003750 <ajit_read_thread_descriptor+0x38>
4000372c:	84 10 20 20 	mov  0x20, %g2
40003730:	80 a0 e0 02 	cmp  %g3, 2
40003734:	02 80 00 07 	be  40003750 <ajit_read_thread_descriptor+0x38>
40003738:	84 10 20 10 	mov  0x10, %g2
4000373c:	86 18 e0 01 	xor  %g3, 1, %g3
40003740:	80 a0 00 03 	cmp  %g0, %g3
40003744:	84 60 20 00 	subx  %g0, 0, %g2
40003748:	84 08 a0 fc 	and  %g2, 0xfc, %g2
4000374c:	84 00 a0 08 	add  %g2, 8, %g2
40003750:	87 30 60 1c 	srl  %g1, 0x1c, %g3
40003754:	86 08 e0 03 	and  %g3, 3, %g3
40003758:	80 a0 e0 03 	cmp  %g3, 3
4000375c:	02 80 00 2d 	be  40003810 <ajit_read_thread_descriptor+0xf8>
40003760:	c4 2e 00 00 	stb  %g2, [ %i0 ]
40003764:	80 a0 e0 02 	cmp  %g3, 2
40003768:	02 80 00 07 	be  40003784 <ajit_read_thread_descriptor+0x6c>
4000376c:	84 10 20 10 	mov  0x10, %g2
40003770:	86 18 e0 01 	xor  %g3, 1, %g3
40003774:	80 a0 00 03 	cmp  %g0, %g3
40003778:	84 60 20 00 	subx  %g0, 0, %g2
4000377c:	84 08 a0 fc 	and  %g2, 0xfc, %g2
40003780:	84 00 a0 08 	add  %g2, 8, %g2
40003784:	99 30 60 1a 	srl  %g1, 0x1a, %o4
40003788:	9b 30 60 18 	srl  %g1, 0x18, %o5
4000378c:	9f 30 60 14 	srl  %g1, 0x14, %o7
40003790:	b3 30 60 10 	srl  %g1, 0x10, %i1
40003794:	b5 30 60 0c 	srl  %g1, 0xc, %i2
40003798:	b7 30 60 09 	srl  %g1, 9, %i3
4000379c:	b9 30 60 07 	srl  %g1, 7, %i4
400037a0:	bb 30 60 05 	srl  %g1, 5, %i5
400037a4:	89 30 60 02 	srl  %g1, 2, %g4
400037a8:	87 30 60 01 	srl  %g1, 1, %g3
400037ac:	98 0b 20 03 	and  %o4, 3, %o4
400037b0:	9a 0b 60 03 	and  %o5, 3, %o5
400037b4:	9e 0b e0 0f 	and  %o7, 0xf, %o7
400037b8:	b2 0e 60 0f 	and  %i1, 0xf, %i1
400037bc:	b4 0e a0 0f 	and  %i2, 0xf, %i2
400037c0:	b6 0e e0 07 	and  %i3, 7, %i3
400037c4:	b8 0f 20 03 	and  %i4, 3, %i4
400037c8:	ba 0f 60 03 	and  %i5, 3, %i5
400037cc:	88 09 20 01 	and  %g4, 1, %g4
400037d0:	86 08 e0 01 	and  %g3, 1, %g3
400037d4:	82 08 60 01 	and  %g1, 1, %g1
400037d8:	c4 2e 20 01 	stb  %g2, [ %i0 + 1 ]
400037dc:	d8 2e 20 02 	stb  %o4, [ %i0 + 2 ]
400037e0:	da 2e 20 03 	stb  %o5, [ %i0 + 3 ]
400037e4:	de 2e 20 04 	stb  %o7, [ %i0 + 4 ]
400037e8:	f2 2e 20 05 	stb  %i1, [ %i0 + 5 ]
400037ec:	f4 2e 20 06 	stb  %i2, [ %i0 + 6 ]
400037f0:	f6 2e 20 07 	stb  %i3, [ %i0 + 7 ]
400037f4:	f8 2e 20 08 	stb  %i4, [ %i0 + 8 ]
400037f8:	fa 2e 20 09 	stb  %i5, [ %i0 + 9 ]
400037fc:	c8 2e 20 0a 	stb  %g4, [ %i0 + 0xa ]
40003800:	c6 2e 20 0b 	stb  %g3, [ %i0 + 0xb ]
40003804:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
40003808:	81 c7 e0 08 	ret 
4000380c:	81 e8 00 00 	restore 
40003810:	10 bf ff dd 	b  40003784 <ajit_read_thread_descriptor+0x6c>
40003814:	84 10 20 20 	mov  0x20, %g2

40003818 <ajit_get_core_and_thread_id>:
40003818:	83 47 40 00 	rd  %asr29, %g1
4000381c:	85 30 60 08 	srl  %g1, 8, %g2
40003820:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40003824:	81 c3 e0 08 	retl 
40003828:	c2 2a 40 00 	stb  %g1, [ %o1 ]

4000382c <__ajit_read_cycle_count_register_high__>:
4000382c:	91 47 80 00 	rd  %asr30, %o0
40003830:	81 c3 e0 08 	retl 
40003834:	01 00 00 00 	nop 

40003838 <__ajit_read_cycle_count_register_low__>:
40003838:	91 47 c0 00 	rd  %asr31, %o0
4000383c:	81 c3 e0 08 	retl 
40003840:	01 00 00 00 	nop 

40003844 <__ajit_get_clock_time>:
40003844:	99 47 c0 00 	rd  %asr31, %o4
40003848:	83 47 80 00 	rd  %asr30, %g1
4000384c:	86 10 20 00 	clr  %g3
40003850:	9a 10 00 0c 	mov  %o4, %o5
40003854:	98 10 20 00 	clr  %o4
40003858:	86 10 c0 0d 	or  %g3, %o5, %g3
4000385c:	84 10 40 0c 	or  %g1, %o4, %g2
40003860:	92 10 00 03 	mov  %g3, %o1
40003864:	81 c3 e0 08 	retl 
40003868:	90 10 00 02 	mov  %g2, %o0

4000386c <__ajit_sleep__>:
4000386c:	95 47 c0 00 	rd  %asr31, %o2
40003870:	83 47 80 00 	rd  %asr30, %g1
40003874:	9a 10 20 00 	clr  %o5
40003878:	96 10 00 0a 	mov  %o2, %o3
4000387c:	9a 13 40 0b 	or  %o5, %o3, %o5
40003880:	92 83 40 08 	addcc  %o5, %o0, %o1
40003884:	94 10 20 00 	clr  %o2
40003888:	98 10 40 0a 	or  %g1, %o2, %o4
4000388c:	90 43 20 00 	addx  %o4, 0, %o0
40003890:	80 a2 00 0c 	cmp  %o0, %o4
40003894:	08 80 00 0c 	bleu  400038c4 <__ajit_sleep__+0x58>
40003898:	01 00 00 00 	nop 
4000389c:	99 47 c0 00 	rd  %asr31, %o4
400038a0:	83 47 80 00 	rd  %asr30, %g1
400038a4:	86 10 20 00 	clr  %g3
400038a8:	9a 10 00 0c 	mov  %o4, %o5
400038ac:	98 10 20 00 	clr  %o4
400038b0:	98 10 40 0c 	or  %g1, %o4, %o4
400038b4:	80 a2 00 0c 	cmp  %o0, %o4
400038b8:	18 bf ff f9 	bgu  4000389c <__ajit_sleep__+0x30>
400038bc:	9a 10 c0 0d 	or  %g3, %o5, %o5
400038c0:	80 a2 00 0c 	cmp  %o0, %o4
400038c4:	12 80 00 04 	bne  400038d4 <__ajit_sleep__+0x68>
400038c8:	80 a2 40 0d 	cmp  %o1, %o5
400038cc:	18 bf ff f4 	bgu  4000389c <__ajit_sleep__+0x30>
400038d0:	01 00 00 00 	nop 
400038d4:	81 c3 e0 08 	retl 
400038d8:	01 00 00 00 	nop 

400038dc <__ajit_set_mmu_default_cacheable_bit__>:
400038dc:	80 a0 00 08 	cmp  %g0, %o0
400038e0:	84 10 20 00 	clr  %g2
400038e4:	82 40 20 00 	addx  %g0, 0, %g1
400038e8:	83 28 60 08 	sll  %g1, 8, %g1
400038ec:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
400038f0:	81 c3 e0 08 	retl 
400038f4:	01 00 00 00 	nop 

400038f8 <__ajit_store_word_mmu_reg__>:
400038f8:	d0 a2 40 80 	sta  %o0, [ %o1 ] #ASI_N
400038fc:	81 c3 e0 08 	retl 
40003900:	01 00 00 00 	nop 

40003904 <__ajit_store_word_mmu_bypass__>:
40003904:	d0 a2 44 00 	sta  %o0, [ %o1 ] #ASI_SCRATCHPAD
40003908:	81 c3 e0 08 	retl 
4000390c:	01 00 00 00 	nop 

40003910 <__ajit_store_word_to_physical_address__>:
40003910:	86 0a 60 0f 	and  %o1, 0xf, %g3
40003914:	80 a0 e0 0f 	cmp  %g3, 0xf
40003918:	08 80 00 05 	bleu  4000392c <__ajit_store_word_to_physical_address__+0x1c>
4000391c:	83 28 e0 02 	sll  %g3, 2, %g1
40003920:	d0 a2 84 00 	sta  %o0, [ %o2 ] #ASI_SCRATCHPAD
40003924:	81 c3 e0 08 	retl 
40003928:	01 00 00 00 	nop 
4000392c:	05 10 00 0d 	sethi  %hi(0x40003400), %g2
40003930:	84 10 a0 a8 	or  %g2, 0xa8, %g2	! 400034a8 <fctprintf+0x30>
40003934:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40003938:	81 c0 40 00 	jmp  %g1
4000393c:	01 00 00 00 	nop 
40003940:	d0 a2 85 c0 	sta  %o0, [ %o2 ] (46)
40003944:	81 c3 e0 08 	retl 
40003948:	01 00 00 00 	nop 
4000394c:	d0 a2 85 e0 	sta  %o0, [ %o2 ] (47)
40003950:	81 c3 e0 08 	retl 
40003954:	01 00 00 00 	nop 
40003958:	d0 a2 84 20 	sta  %o0, [ %o2 ] #ASI_MMU
4000395c:	81 c3 e0 08 	retl 
40003960:	01 00 00 00 	nop 
40003964:	d0 a2 84 40 	sta  %o0, [ %o2 ] (34)
40003968:	81 c3 e0 08 	retl 
4000396c:	01 00 00 00 	nop 
40003970:	d0 a2 84 60 	sta  %o0, [ %o2 ] #ASI_BLK_INIT_QUAD_LDD_AIUS
40003974:	81 c3 e0 08 	retl 
40003978:	01 00 00 00 	nop 
4000397c:	d0 a2 84 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD
40003980:	81 c3 e0 08 	retl 
40003984:	01 00 00 00 	nop 
40003988:	d0 a2 84 a0 	sta  %o0, [ %o2 ] #ASI_QUEUE
4000398c:	81 c3 e0 08 	retl 
40003990:	01 00 00 00 	nop 
40003994:	d0 a2 84 c0 	sta  %o0, [ %o2 ] #ASI_QUAD_LDD_PHYS_4V
40003998:	81 c3 e0 08 	retl 
4000399c:	01 00 00 00 	nop 
400039a0:	d0 a2 84 e0 	sta  %o0, [ %o2 ] (39)
400039a4:	81 c3 e0 08 	retl 
400039a8:	01 00 00 00 	nop 
400039ac:	d0 a2 85 00 	sta  %o0, [ %o2 ] (40)
400039b0:	81 c3 e0 08 	retl 
400039b4:	01 00 00 00 	nop 
400039b8:	d0 a2 85 20 	sta  %o0, [ %o2 ] (41)
400039bc:	81 c3 e0 08 	retl 
400039c0:	01 00 00 00 	nop 
400039c4:	d0 a2 85 40 	sta  %o0, [ %o2 ] (42)
400039c8:	81 c3 e0 08 	retl 
400039cc:	01 00 00 00 	nop 
400039d0:	d0 a2 85 60 	sta  %o0, [ %o2 ] (43)
400039d4:	81 c3 e0 08 	retl 
400039d8:	01 00 00 00 	nop 
400039dc:	d0 a2 85 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD_L
400039e0:	81 c3 e0 08 	retl 
400039e4:	01 00 00 00 	nop 
400039e8:	d0 a2 85 a0 	sta  %o0, [ %o2 ] (45)
400039ec:	81 c3 e0 08 	retl 
400039f0:	01 00 00 00 	nop 

400039f4 <__ajit_load_word_from_physical_address__>:
400039f4:	86 0a 20 0f 	and  %o0, 0xf, %g3
400039f8:	80 a0 e0 0f 	cmp  %g3, 0xf
400039fc:	08 80 00 05 	bleu  40003a10 <__ajit_load_word_from_physical_address__+0x1c>
40003a00:	83 28 e0 02 	sll  %g3, 2, %g1
40003a04:	d0 82 44 00 	lda  [ %o1 ] #ASI_SCRATCHPAD, %o0
40003a08:	81 c3 e0 08 	retl 
40003a0c:	01 00 00 00 	nop 
40003a10:	05 10 00 0d 	sethi  %hi(0x40003400), %g2
40003a14:	84 10 a0 e8 	or  %g2, 0xe8, %g2	! 400034e8 <fctprintf+0x70>
40003a18:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40003a1c:	81 c0 40 00 	jmp  %g1
40003a20:	01 00 00 00 	nop 
40003a24:	d0 82 45 c0 	lda  [ %o1 ] (46), %o0
40003a28:	81 c3 e0 08 	retl 
40003a2c:	01 00 00 00 	nop 
40003a30:	d0 82 45 e0 	lda  [ %o1 ] (47), %o0
40003a34:	81 c3 e0 08 	retl 
40003a38:	01 00 00 00 	nop 
40003a3c:	d0 82 44 20 	lda  [ %o1 ] #ASI_MMU, %o0
40003a40:	81 c3 e0 08 	retl 
40003a44:	01 00 00 00 	nop 
40003a48:	d0 82 44 40 	lda  [ %o1 ] (34), %o0
40003a4c:	81 c3 e0 08 	retl 
40003a50:	01 00 00 00 	nop 
40003a54:	d0 82 44 60 	lda  [ %o1 ] #ASI_BLK_INIT_QUAD_LDD_AIUS, %o0
40003a58:	81 c3 e0 08 	retl 
40003a5c:	01 00 00 00 	nop 
40003a60:	d0 82 44 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD, %o0
40003a64:	81 c3 e0 08 	retl 
40003a68:	01 00 00 00 	nop 
40003a6c:	d0 82 44 a0 	lda  [ %o1 ] #ASI_QUEUE, %o0
40003a70:	81 c3 e0 08 	retl 
40003a74:	01 00 00 00 	nop 
40003a78:	d0 82 44 c0 	lda  [ %o1 ] #ASI_QUAD_LDD_PHYS_4V, %o0
40003a7c:	81 c3 e0 08 	retl 
40003a80:	01 00 00 00 	nop 
40003a84:	d0 82 44 e0 	lda  [ %o1 ] (39), %o0
40003a88:	81 c3 e0 08 	retl 
40003a8c:	01 00 00 00 	nop 
40003a90:	d0 82 45 00 	lda  [ %o1 ] (40), %o0
40003a94:	81 c3 e0 08 	retl 
40003a98:	01 00 00 00 	nop 
40003a9c:	d0 82 45 20 	lda  [ %o1 ] (41), %o0
40003aa0:	81 c3 e0 08 	retl 
40003aa4:	01 00 00 00 	nop 
40003aa8:	d0 82 45 40 	lda  [ %o1 ] (42), %o0
40003aac:	81 c3 e0 08 	retl 
40003ab0:	01 00 00 00 	nop 
40003ab4:	d0 82 45 60 	lda  [ %o1 ] (43), %o0
40003ab8:	81 c3 e0 08 	retl 
40003abc:	01 00 00 00 	nop 
40003ac0:	d0 82 45 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD_L, %o0
40003ac4:	81 c3 e0 08 	retl 
40003ac8:	01 00 00 00 	nop 
40003acc:	d0 82 45 a0 	lda  [ %o1 ] (45), %o0
40003ad0:	81 c3 e0 08 	retl 
40003ad4:	01 00 00 00 	nop 

40003ad8 <__ajit_load_word_mmu_reg__>:
40003ad8:	d0 82 00 80 	lda  [ %o0 ] #ASI_N, %o0
40003adc:	81 c3 e0 08 	retl 
40003ae0:	01 00 00 00 	nop 

40003ae4 <__ajit_load_word_mmu_bypass__>:
40003ae4:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003ae8:	81 c3 e0 08 	retl 
40003aec:	01 00 00 00 	nop 

40003af0 <__ajit_flush_icache__>:
40003af0:	81 d8 20 00 	flush  %g0
40003af4:	81 c3 e0 08 	retl 
40003af8:	01 00 00 00 	nop 

40003afc <__ajit_flush_dcache__>:
40003afc:	c0 a0 02 60 	sta  %g0, [ %g0 ] (19)
40003b00:	81 c3 e0 08 	retl 
40003b04:	01 00 00 00 	nop 

40003b08 <__ajit_write_timer_control_register_via_bypass__>:
40003b08:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b0c:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0e70>
40003b10:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003b14:	81 c3 e0 08 	retl 
40003b18:	01 00 00 00 	nop 

40003b1c <__ajit_read_timer_control_register_via_bypass__>:
40003b1c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003b20:	90 12 21 00 	or  %o0, 0x100, %o0	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0e70>
40003b24:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003b28:	81 c3 e0 08 	retl 
40003b2c:	01 00 00 00 	nop 

40003b30 <__ajit_write_timer_control_register_via_vmap__>:
40003b30:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b34:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0e70>
40003b38:	81 c3 e0 08 	retl 
40003b3c:	d0 20 40 00 	st  %o0, [ %g1 ]

40003b40 <__ajit_read_timer_control_register_via_vmap__>:
40003b40:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b44:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0e70>
40003b48:	81 c3 e0 08 	retl 
40003b4c:	d0 00 40 00 	ld  [ %g1 ], %o0

40003b50 <__ajit_write_serial_control_register_via_bypass__>:
40003b50:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b54:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0f70>
40003b58:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003b5c:	81 c3 e0 08 	retl 
40003b60:	01 00 00 00 	nop 

40003b64 <__ajit_read_serial_control_register_via_bypass__>:
40003b64:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003b68:	90 12 22 00 	or  %o0, 0x200, %o0	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0f70>
40003b6c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003b70:	81 c3 e0 08 	retl 
40003b74:	01 00 00 00 	nop 

40003b78 <__ajit_write_serial_tx_register_via_bypass__>:
40003b78:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b7c:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0f74>
40003b80:	d0 a8 44 00 	stba  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003b84:	81 c3 e0 08 	retl 
40003b88:	01 00 00 00 	nop 

40003b8c <__ajit_read_serial_tx_register_via_bypass__>:
40003b8c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003b90:	90 12 22 04 	or  %o0, 0x204, %o0	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0f74>
40003b94:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003b98:	81 c3 e0 08 	retl 
40003b9c:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003ba0 <__ajit_read_serial_rx_register_via_bypass__>:
40003ba0:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003ba4:	90 12 22 08 	or  %o0, 0x208, %o0	! ffff3208 <ajit_global_sw_trap_handlers+0xbffe0f78>
40003ba8:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003bac:	81 c3 e0 08 	retl 
40003bb0:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003bb4 <__ajit_write_serial_baud_limit_register_via_bypass__>:
40003bb4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003bb8:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe0f7c>
40003bbc:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003bc0:	81 c3 e0 08 	retl 
40003bc4:	01 00 00 00 	nop 

40003bc8 <__ajit_read_serial_baud_limit_register_via_bypass__>:
40003bc8:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003bcc:	90 12 22 0c 	or  %o0, 0x20c, %o0	! ffff320c <ajit_global_sw_trap_handlers+0xbffe0f7c>
40003bd0:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003bd4:	81 c3 e0 08 	retl 
40003bd8:	01 00 00 00 	nop 

40003bdc <__ajit_write_serial_baud_frequency_register_via_bypass__>:
40003bdc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003be0:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe0f80>
40003be4:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003be8:	81 c3 e0 08 	retl 
40003bec:	01 00 00 00 	nop 

40003bf0 <__ajit_read_serial_baud_frequency_register_via_bypass__>:
40003bf0:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003bf4:	90 12 22 10 	or  %o0, 0x210, %o0	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe0f80>
40003bf8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003bfc:	81 c3 e0 08 	retl 
40003c00:	01 00 00 00 	nop 

40003c04 <__ajit_serial_set_baudrate_via_bypass__>:
40003c04:	91 2a 20 04 	sll  %o0, 4, %o0
40003c08:	80 a2 00 09 	cmp  %o0, %o1
40003c0c:	1a 80 00 25 	bcc  40003ca0 <__ajit_serial_set_baudrate_via_bypass__+0x9c>
40003c10:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c14:	80 a2 20 00 	cmp  %o0, 0
40003c18:	22 80 00 23 	be,a   40003ca4 <__ajit_serial_set_baudrate_via_bypass__+0xa0>
40003c1c:	84 10 20 00 	clr  %g2
40003c20:	84 10 00 09 	mov  %o1, %g2
40003c24:	10 80 00 03 	b  40003c30 <__ajit_serial_set_baudrate_via_bypass__+0x2c>
40003c28:	82 10 00 08 	mov  %o0, %g1
40003c2c:	82 10 00 03 	mov  %g3, %g1
40003c30:	81 80 20 00 	mov  %g0, %y
40003c34:	01 00 00 00 	nop 
40003c38:	01 00 00 00 	nop 
40003c3c:	01 00 00 00 	nop 
40003c40:	86 70 80 01 	udiv  %g2, %g1, %g3
40003c44:	86 58 c0 01 	smul  %g3, %g1, %g3
40003c48:	86 20 80 03 	sub  %g2, %g3, %g3
40003c4c:	80 a0 e0 00 	cmp  %g3, 0
40003c50:	12 bf ff f7 	bne  40003c2c <__ajit_serial_set_baudrate_via_bypass__+0x28>
40003c54:	84 10 00 01 	mov  %g1, %g2
40003c58:	81 80 20 00 	mov  %g0, %y
40003c5c:	01 00 00 00 	nop 
40003c60:	01 00 00 00 	nop 
40003c64:	01 00 00 00 	nop 
40003c68:	84 72 00 01 	udiv  %o0, %g1, %g2
40003c6c:	81 80 20 00 	mov  %g0, %y
40003c70:	01 00 00 00 	nop 
40003c74:	01 00 00 00 	nop 
40003c78:	01 00 00 00 	nop 
40003c7c:	86 72 40 01 	udiv  %o1, %g1, %g3
40003c80:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c84:	86 20 c0 02 	sub  %g3, %g2, %g3
40003c88:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003c8c:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003c90:	82 10 62 10 	or  %g1, 0x210, %g1
40003c94:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003c98:	81 c3 e0 08 	retl 
40003c9c:	01 00 00 00 	nop 
40003ca0:	84 10 20 00 	clr  %g2	! 0 <__DYNAMIC>
40003ca4:	86 10 20 00 	clr  %g3
40003ca8:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003cac:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003cb0:	82 10 62 10 	or  %g1, 0x210, %g1
40003cb4:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003cb8:	81 c3 e0 08 	retl 
40003cbc:	01 00 00 00 	nop 

40003cc0 <__ajit_write_serial_control_register_via_vmap__>:
40003cc0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003cc4:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0f70>
40003cc8:	81 c3 e0 08 	retl 
40003ccc:	d0 20 40 00 	st  %o0, [ %g1 ]

40003cd0 <__ajit_read_serial_control_register_via_vmap__>:
40003cd0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003cd4:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0f70>
40003cd8:	81 c3 e0 08 	retl 
40003cdc:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003ce0 <__ajit_write_serial_tx_register_via_vmap__>:
40003ce0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003ce4:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0f74>
40003ce8:	81 c3 e0 08 	retl 
40003cec:	d0 28 40 00 	stb  %o0, [ %g1 ]

40003cf0 <__ajit_read_serial_tx_register_via_vmap__>:
40003cf0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003cf4:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0f74>
40003cf8:	81 c3 e0 08 	retl 
40003cfc:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003d00 <__ajit_read_serial_rx_register_via_vmap__>:
40003d00:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d04:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <ajit_global_sw_trap_handlers+0xbffe0f78>
40003d08:	81 c3 e0 08 	retl 
40003d0c:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003d10 <__ajit_serial_set_baudrate_via_vmap__>:
40003d10:	91 2a 20 04 	sll  %o0, 4, %o0
40003d14:	80 a2 00 09 	cmp  %o0, %o1
40003d18:	1a 80 00 24 	bcc  40003da8 <__ajit_serial_set_baudrate_via_vmap__+0x98>
40003d1c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d20:	80 a2 20 00 	cmp  %o0, 0
40003d24:	02 80 00 22 	be  40003dac <__ajit_serial_set_baudrate_via_vmap__+0x9c>
40003d28:	88 10 20 00 	clr  %g4
40003d2c:	84 10 00 09 	mov  %o1, %g2
40003d30:	10 80 00 03 	b  40003d3c <__ajit_serial_set_baudrate_via_vmap__+0x2c>
40003d34:	82 10 00 08 	mov  %o0, %g1
40003d38:	82 10 00 03 	mov  %g3, %g1
40003d3c:	81 80 20 00 	mov  %g0, %y
40003d40:	01 00 00 00 	nop 
40003d44:	01 00 00 00 	nop 
40003d48:	01 00 00 00 	nop 
40003d4c:	86 70 80 01 	udiv  %g2, %g1, %g3
40003d50:	86 58 c0 01 	smul  %g3, %g1, %g3
40003d54:	86 20 80 03 	sub  %g2, %g3, %g3
40003d58:	80 a0 e0 00 	cmp  %g3, 0
40003d5c:	12 bf ff f7 	bne  40003d38 <__ajit_serial_set_baudrate_via_vmap__+0x28>
40003d60:	84 10 00 01 	mov  %g1, %g2
40003d64:	81 80 20 00 	mov  %g0, %y
40003d68:	01 00 00 00 	nop 
40003d6c:	01 00 00 00 	nop 
40003d70:	01 00 00 00 	nop 
40003d74:	84 72 00 01 	udiv  %o0, %g1, %g2
40003d78:	81 80 20 00 	mov  %g0, %y
40003d7c:	01 00 00 00 	nop 
40003d80:	01 00 00 00 	nop 
40003d84:	01 00 00 00 	nop 
40003d88:	88 72 40 01 	udiv  %o1, %g1, %g4
40003d8c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d90:	88 21 00 02 	sub  %g4, %g2, %g4
40003d94:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003d98:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003d9c:	82 10 62 10 	or  %g1, 0x210, %g1
40003da0:	81 c3 e0 08 	retl 
40003da4:	c4 20 40 00 	st  %g2, [ %g1 ]
40003da8:	88 10 20 00 	clr  %g4
40003dac:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003db0:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003db4:	84 10 20 00 	clr  %g2
40003db8:	82 10 62 10 	or  %g1, 0x210, %g1
40003dbc:	81 c3 e0 08 	retl 
40003dc0:	c4 20 40 00 	st  %g2, [ %g1 ]

40003dc4 <__ajit_read_serial_baud_limit_register_via_vmap__>:
40003dc4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003dc8:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe0f7c>
40003dcc:	81 c3 e0 08 	retl 
40003dd0:	d0 00 40 00 	ld  [ %g1 ], %o0

40003dd4 <__ajit_write_serial_baud_limit_register_via_vmap__>:
40003dd4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003dd8:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe0f7c>
40003ddc:	81 c3 e0 08 	retl 
40003de0:	d0 20 40 00 	st  %o0, [ %g1 ]

40003de4 <__ajit_read_serial_baud_frequency_register_via_vmap__>:
40003de4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003de8:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe0f80>
40003dec:	81 c3 e0 08 	retl 
40003df0:	d0 00 40 00 	ld  [ %g1 ], %o0

40003df4 <__ajit_write_serial_baud_frequency_register_via_vmap__>:
40003df4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003df8:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe0f80>
40003dfc:	81 c3 e0 08 	retl 
40003e00:	d0 20 40 00 	st  %o0, [ %g1 ]

40003e04 <calculate_baud_control_values_for_uart>:
40003e04:	91 2a 20 04 	sll  %o0, 4, %o0
40003e08:	80 a2 00 09 	cmp  %o0, %o1
40003e0c:	1a 80 00 05 	bcc  40003e20 <calculate_baud_control_values_for_uart+0x1c>
40003e10:	c0 22 80 00 	clr  [ %o2 ]
40003e14:	82 92 20 00 	orcc  %o0, 0, %g1
40003e18:	12 80 00 05 	bne  40003e2c <calculate_baud_control_values_for_uart+0x28>
40003e1c:	84 10 00 09 	mov  %o1, %g2
40003e20:	81 c3 e0 08 	retl 
40003e24:	c0 22 c0 00 	clr  [ %o3 ]
40003e28:	82 10 00 03 	mov  %g3, %g1
40003e2c:	81 80 20 00 	mov  %g0, %y
40003e30:	01 00 00 00 	nop 
40003e34:	01 00 00 00 	nop 
40003e38:	01 00 00 00 	nop 
40003e3c:	86 70 80 01 	udiv  %g2, %g1, %g3
40003e40:	86 58 c0 01 	smul  %g3, %g1, %g3
40003e44:	86 20 80 03 	sub  %g2, %g3, %g3
40003e48:	80 a0 e0 00 	cmp  %g3, 0
40003e4c:	12 bf ff f7 	bne  40003e28 <calculate_baud_control_values_for_uart+0x24>
40003e50:	84 10 00 01 	mov  %g1, %g2
40003e54:	81 80 20 00 	mov  %g0, %y
40003e58:	01 00 00 00 	nop 
40003e5c:	01 00 00 00 	nop 
40003e60:	01 00 00 00 	nop 
40003e64:	84 72 00 01 	udiv  %o0, %g1, %g2
40003e68:	c4 22 c0 00 	st  %g2, [ %o3 ]
40003e6c:	81 80 20 00 	mov  %g0, %y
40003e70:	01 00 00 00 	nop 
40003e74:	01 00 00 00 	nop 
40003e78:	01 00 00 00 	nop 
40003e7c:	86 72 40 01 	udiv  %o1, %g1, %g3
40003e80:	84 20 c0 02 	sub  %g3, %g2, %g2
40003e84:	81 c3 e0 08 	retl 
40003e88:	c4 22 80 00 	st  %g2, [ %o2 ]

40003e8c <__ajit_serial_configure_inner__>:
40003e8c:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003e90:	80 a2 60 00 	cmp  %o1, 0
40003e94:	12 80 00 03 	bne  40003ea0 <__ajit_serial_configure_inner__+0x14>
40003e98:	82 10 a2 40 	or  %g2, 0x240, %g1
40003e9c:	82 10 a2 00 	or  %g2, 0x200, %g1
40003ea0:	80 a2 20 00 	cmp  %o0, 0
40003ea4:	02 80 00 15 	be  40003ef8 <__ajit_serial_configure_inner__+0x6c>
40003ea8:	01 00 00 00 	nop 
40003eac:	c4 00 40 00 	ld  [ %g1 ], %g2
40003eb0:	80 a2 a0 00 	cmp  %o2, 0
40003eb4:	02 80 00 03 	be  40003ec0 <__ajit_serial_configure_inner__+0x34>
40003eb8:	86 08 bf fe 	and  %g2, -2, %g3
40003ebc:	86 10 a0 01 	or  %g2, 1, %g3
40003ec0:	80 a2 e0 00 	cmp  %o3, 0
40003ec4:	02 80 00 03 	be  40003ed0 <__ajit_serial_configure_inner__+0x44>
40003ec8:	84 08 ff fd 	and  %g3, -3, %g2
40003ecc:	84 10 e0 02 	or  %g3, 2, %g2
40003ed0:	80 a3 20 00 	cmp  %o4, 0
40003ed4:	02 80 00 03 	be  40003ee0 <__ajit_serial_configure_inner__+0x54>
40003ed8:	86 08 bf fb 	and  %g2, -5, %g3
40003edc:	86 10 a0 04 	or  %g2, 4, %g3
40003ee0:	80 a2 20 00 	cmp  %o0, 0
40003ee4:	12 80 00 08 	bne  40003f04 <__ajit_serial_configure_inner__+0x78>
40003ee8:	01 00 00 00 	nop 
40003eec:	c6 a0 44 00 	sta  %g3, [ %g1 ] #ASI_SCRATCHPAD
40003ef0:	81 c3 e0 08 	retl 
40003ef4:	01 00 00 00 	nop 
40003ef8:	c4 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g2
40003efc:	10 bf ff ee 	b  40003eb4 <__ajit_serial_configure_inner__+0x28>
40003f00:	80 a2 a0 00 	cmp  %o2, 0
40003f04:	81 c3 e0 08 	retl 
40003f08:	c6 20 40 00 	st  %g3, [ %g1 ]

40003f0c <__ajit_serial_configure_via_vmap__>:
40003f0c:	82 10 00 08 	mov  %o0, %g1
40003f10:	96 10 00 09 	mov  %o1, %o3
40003f14:	98 10 00 0a 	mov  %o2, %o4
40003f18:	90 10 20 01 	mov  1, %o0
40003f1c:	92 10 20 00 	clr  %o1
40003f20:	94 10 00 01 	mov  %g1, %o2
40003f24:	82 13 c0 00 	mov  %o7, %g1
40003f28:	7f ff ff d9 	call  40003e8c <__ajit_serial_configure_inner__>
40003f2c:	9e 10 40 00 	mov  %g1, %o7

40003f30 <__ajit_serial_configure_via_bypass__>:
40003f30:	82 10 00 08 	mov  %o0, %g1
40003f34:	96 10 00 09 	mov  %o1, %o3
40003f38:	98 10 00 0a 	mov  %o2, %o4
40003f3c:	90 10 20 00 	clr  %o0
40003f40:	92 10 20 00 	clr  %o1
40003f44:	94 10 00 01 	mov  %g1, %o2
40003f48:	82 13 c0 00 	mov  %o7, %g1
40003f4c:	7f ff ff d0 	call  40003e8c <__ajit_serial_configure_inner__>
40003f50:	9e 10 40 00 	mov  %g1, %o7

40003f54 <__ajit_serial_set_baudrate_inner__>:
40003f54:	95 2a a0 04 	sll  %o2, 4, %o2
40003f58:	80 a2 80 0b 	cmp  %o2, %o3
40003f5c:	1a 80 00 06 	bcc  40003f74 <__ajit_serial_set_baudrate_inner__+0x20>
40003f60:	84 10 20 00 	clr  %g2
40003f64:	80 a2 a0 00 	cmp  %o2, 0
40003f68:	12 80 00 0f 	bne  40003fa4 <__ajit_serial_set_baudrate_inner__+0x50>
40003f6c:	84 10 00 0b 	mov  %o3, %g2
40003f70:	84 10 20 00 	clr  %g2
40003f74:	86 10 20 00 	clr  %g3
40003f78:	80 a2 60 00 	cmp  %o1, 0
40003f7c:	02 80 00 25 	be  40004010 <__ajit_serial_set_baudrate_inner__+0xbc>
40003f80:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f84:	88 10 62 4c 	or  %g1, 0x24c, %g4	! ffff324c <ajit_global_sw_trap_handlers+0xbffe0fbc>
40003f88:	80 a2 20 00 	cmp  %o0, 0
40003f8c:	12 80 00 25 	bne  40004020 <__ajit_serial_set_baudrate_inner__+0xcc>
40003f90:	82 10 62 50 	or  %g1, 0x250, %g1
40003f94:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003f98:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003f9c:	81 c3 e0 08 	retl 
40003fa0:	01 00 00 00 	nop 
40003fa4:	10 80 00 03 	b  40003fb0 <__ajit_serial_set_baudrate_inner__+0x5c>
40003fa8:	82 10 00 0a 	mov  %o2, %g1
40003fac:	82 10 00 03 	mov  %g3, %g1
40003fb0:	81 80 20 00 	mov  %g0, %y
40003fb4:	01 00 00 00 	nop 
40003fb8:	01 00 00 00 	nop 
40003fbc:	01 00 00 00 	nop 
40003fc0:	86 70 80 01 	udiv  %g2, %g1, %g3
40003fc4:	86 58 c0 01 	smul  %g3, %g1, %g3
40003fc8:	86 20 80 03 	sub  %g2, %g3, %g3
40003fcc:	80 a0 e0 00 	cmp  %g3, 0
40003fd0:	12 bf ff f7 	bne  40003fac <__ajit_serial_set_baudrate_inner__+0x58>
40003fd4:	84 10 00 01 	mov  %g1, %g2
40003fd8:	81 80 20 00 	mov  %g0, %y
40003fdc:	01 00 00 00 	nop 
40003fe0:	01 00 00 00 	nop 
40003fe4:	01 00 00 00 	nop 
40003fe8:	84 72 80 01 	udiv  %o2, %g1, %g2
40003fec:	81 80 20 00 	mov  %g0, %y
40003ff0:	01 00 00 00 	nop 
40003ff4:	01 00 00 00 	nop 
40003ff8:	01 00 00 00 	nop 
40003ffc:	86 72 c0 01 	udiv  %o3, %g1, %g3
40004000:	80 a2 60 00 	cmp  %o1, 0
40004004:	86 20 c0 02 	sub  %g3, %g2, %g3
40004008:	12 bf ff df 	bne  40003f84 <__ajit_serial_set_baudrate_inner__+0x30>
4000400c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004010:	88 10 62 0c 	or  %g1, 0x20c, %g4	! ffff320c <ajit_global_sw_trap_handlers+0xbffe0f7c>
40004014:	80 a2 20 00 	cmp  %o0, 0
40004018:	02 bf ff df 	be  40003f94 <__ajit_serial_set_baudrate_inner__+0x40>
4000401c:	82 10 62 10 	or  %g1, 0x210, %g1
40004020:	c6 21 00 00 	st  %g3, [ %g4 ]
40004024:	81 c3 e0 08 	retl 
40004028:	c4 20 40 00 	st  %g2, [ %g1 ]

4000402c <__ajit_serial_putchar_inner__>:
4000402c:	84 10 00 08 	mov  %o0, %g2
40004030:	80 a2 60 00 	cmp  %o1, 0
40004034:	02 80 00 17 	be  40004090 <__ajit_serial_putchar_inner__+0x64>
40004038:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
4000403c:	82 10 e2 40 	or  %g3, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffe0fb0>
40004040:	86 10 e2 44 	or  %g3, 0x244, %g3
40004044:	80 a0 a0 00 	cmp  %g2, 0
40004048:	02 80 00 0f 	be  40004084 <__ajit_serial_putchar_inner__+0x58>
4000404c:	01 00 00 00 	nop 
40004050:	c2 00 40 00 	ld  [ %g1 ], %g1
40004054:	80 88 60 01 	btst  1, %g1
40004058:	02 80 00 09 	be  4000407c <__ajit_serial_putchar_inner__+0x50>
4000405c:	90 10 20 00 	clr  %o0
40004060:	80 88 60 08 	btst  8, %g1
40004064:	12 80 00 06 	bne  4000407c <__ajit_serial_putchar_inner__+0x50>
40004068:	80 a0 a0 00 	cmp  %g2, 0
4000406c:	32 80 00 0c 	bne,a   4000409c <__ajit_serial_putchar_inner__+0x70>
40004070:	d4 28 c0 00 	stb  %o2, [ %g3 ]
40004074:	d4 a8 c4 00 	stba  %o2, [ %g3 ] #ASI_SCRATCHPAD
40004078:	90 10 20 01 	mov  1, %o0
4000407c:	81 c3 e0 08 	retl 
40004080:	01 00 00 00 	nop 
40004084:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40004088:	10 bf ff f4 	b  40004058 <__ajit_serial_putchar_inner__+0x2c>
4000408c:	80 88 60 01 	btst  1, %g1
40004090:	82 10 e2 00 	or  %g3, 0x200, %g1
40004094:	10 bf ff ec 	b  40004044 <__ajit_serial_putchar_inner__+0x18>
40004098:	86 10 e2 04 	or  %g3, 0x204, %g3
4000409c:	81 c3 e0 08 	retl 
400040a0:	90 10 20 01 	mov  1, %o0

400040a4 <__ajit_serial_putchar_via_vmap__>:
400040a4:	94 10 00 08 	mov  %o0, %o2
400040a8:	92 10 20 00 	clr  %o1
400040ac:	90 10 20 01 	mov  1, %o0
400040b0:	82 13 c0 00 	mov  %o7, %g1
400040b4:	7f ff ff de 	call  4000402c <__ajit_serial_putchar_inner__>
400040b8:	9e 10 40 00 	mov  %g1, %o7

400040bc <__ajit_serial_putchar_via_bypass__>:
400040bc:	94 10 00 08 	mov  %o0, %o2
400040c0:	92 10 20 00 	clr  %o1
400040c4:	90 10 20 00 	clr  %o0
400040c8:	82 13 c0 00 	mov  %o7, %g1
400040cc:	7f ff ff d8 	call  4000402c <__ajit_serial_putchar_inner__>
400040d0:	9e 10 40 00 	mov  %g1, %o7

400040d4 <__ajit_serial_getchar_inner__>:
400040d4:	80 a2 60 00 	cmp  %o1, 0
400040d8:	02 80 00 0f 	be  40004114 <__ajit_serial_getchar_inner__+0x40>
400040dc:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
400040e0:	82 10 a2 40 	or  %g2, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffe0fb0>
400040e4:	80 a2 20 00 	cmp  %o0, 0
400040e8:	02 80 00 0f 	be  40004124 <__ajit_serial_getchar_inner__+0x50>
400040ec:	84 10 a2 48 	or  %g2, 0x248, %g2
400040f0:	c2 00 40 00 	ld  [ %g1 ], %g1
400040f4:	82 08 60 12 	and  %g1, 0x12, %g1
400040f8:	80 a0 60 12 	cmp  %g1, 0x12
400040fc:	12 80 00 13 	bne  40004148 <__ajit_serial_getchar_inner__+0x74>
40004100:	01 00 00 00 	nop 
40004104:	c2 08 80 00 	ldub  [ %g2 ], %g1
40004108:	90 10 20 01 	mov  1, %o0
4000410c:	81 c3 e0 08 	retl 
40004110:	c2 2a 80 00 	stb  %g1, [ %o2 ]
40004114:	82 10 a2 00 	or  %g2, 0x200, %g1
40004118:	80 a2 20 00 	cmp  %o0, 0
4000411c:	12 bf ff f5 	bne  400040f0 <__ajit_serial_getchar_inner__+0x1c>
40004120:	84 10 a2 08 	or  %g2, 0x208, %g2
40004124:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40004128:	82 08 60 12 	and  %g1, 0x12, %g1
4000412c:	80 a0 60 12 	cmp  %g1, 0x12
40004130:	12 80 00 06 	bne  40004148 <__ajit_serial_getchar_inner__+0x74>
40004134:	01 00 00 00 	nop 
40004138:	c4 88 84 00 	lduba  [ %g2 ] #ASI_SCRATCHPAD, %g2
4000413c:	90 10 20 01 	mov  1, %o0
40004140:	81 c3 e0 08 	retl 
40004144:	c4 2a 80 00 	stb  %g2, [ %o2 ]
40004148:	81 c3 e0 08 	retl 
4000414c:	90 10 20 00 	clr  %o0

40004150 <__ajit_serial_getchar_via_vmap__>:
40004150:	9d e3 bf 98 	save  %sp, -104, %sp
40004154:	90 10 20 01 	mov  1, %o0
40004158:	92 10 20 00 	clr  %o1
4000415c:	7f ff ff de 	call  400040d4 <__ajit_serial_getchar_inner__>
40004160:	94 07 bf ff 	add  %fp, -1, %o2
40004164:	80 a2 20 00 	cmp  %o0, 0
40004168:	22 bf ff fc 	be,a   40004158 <__ajit_serial_getchar_via_vmap__+0x8>
4000416c:	90 10 20 01 	mov  1, %o0
40004170:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
40004174:	81 c7 e0 08 	ret 
40004178:	81 e8 00 00 	restore 

4000417c <__ajit_serial_getchar_via_bypass__>:
4000417c:	9d e3 bf 98 	save  %sp, -104, %sp
40004180:	90 10 20 00 	clr  %o0
40004184:	92 10 20 00 	clr  %o1
40004188:	7f ff ff d3 	call  400040d4 <__ajit_serial_getchar_inner__>
4000418c:	94 07 bf ff 	add  %fp, -1, %o2
40004190:	80 a2 20 00 	cmp  %o0, 0
40004194:	22 bf ff fc 	be,a   40004184 <__ajit_serial_getchar_via_bypass__+0x8>
40004198:	90 10 20 00 	clr  %o0
4000419c:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
400041a0:	81 c7 e0 08 	ret 
400041a4:	81 e8 00 00 	restore 

400041a8 <__ajit_serial_puts_inner__>:
400041a8:	9d e3 bf a0 	save  %sp, -96, %sp
400041ac:	80 a6 e0 00 	cmp  %i3, 0
400041b0:	02 80 00 1a 	be  40004218 <__ajit_serial_puts_inner__+0x70>
400041b4:	01 00 00 00 	nop 
400041b8:	d4 0e 80 00 	ldub  [ %i2 ], %o2
400041bc:	95 2a a0 18 	sll  %o2, 0x18, %o2
400041c0:	80 a2 a0 00 	cmp  %o2, 0
400041c4:	02 80 00 15 	be  40004218 <__ajit_serial_puts_inner__+0x70>
400041c8:	ba 06 a0 01 	add  %i2, 1, %i5
400041cc:	10 80 00 03 	b  400041d8 <__ajit_serial_puts_inner__+0x30>
400041d0:	b8 06 80 1b 	add  %i2, %i3, %i4
400041d4:	95 2a a0 18 	sll  %o2, 0x18, %o2
400041d8:	95 3a a0 18 	sra  %o2, 0x18, %o2
400041dc:	90 10 00 18 	mov  %i0, %o0
400041e0:	7f ff ff 93 	call  4000402c <__ajit_serial_putchar_inner__>
400041e4:	92 10 00 19 	mov  %i1, %o1
400041e8:	80 a2 20 00 	cmp  %o0, 0
400041ec:	22 bf ff fa 	be,a   400041d4 <__ajit_serial_puts_inner__+0x2c>
400041f0:	d4 0e 80 00 	ldub  [ %i2 ], %o2
400041f4:	80 a7 40 1c 	cmp  %i5, %i4
400041f8:	02 80 00 08 	be  40004218 <__ajit_serial_puts_inner__+0x70>
400041fc:	b4 10 00 1d 	mov  %i5, %i2
40004200:	ba 07 60 01 	inc  %i5
40004204:	d4 0f 7f ff 	ldub  [ %i5 + -1 ], %o2
40004208:	95 2a a0 18 	sll  %o2, 0x18, %o2
4000420c:	80 a2 a0 00 	cmp  %o2, 0
40004210:	12 bf ff f3 	bne  400041dc <__ajit_serial_puts_inner__+0x34>
40004214:	95 3a a0 18 	sra  %o2, 0x18, %o2
40004218:	81 c7 e0 08 	ret 
4000421c:	81 e8 00 00 	restore 

40004220 <__ajit_serial_puts_via_vmap__>:
40004220:	94 10 00 08 	mov  %o0, %o2
40004224:	96 10 00 09 	mov  %o1, %o3
40004228:	90 10 20 01 	mov  1, %o0
4000422c:	92 10 20 00 	clr  %o1
40004230:	82 13 c0 00 	mov  %o7, %g1
40004234:	7f ff ff dd 	call  400041a8 <__ajit_serial_puts_inner__>
40004238:	9e 10 40 00 	mov  %g1, %o7

4000423c <__ajit_serial_puts_via_bypass__>:
4000423c:	94 10 00 08 	mov  %o0, %o2
40004240:	96 10 00 09 	mov  %o1, %o3
40004244:	90 10 20 00 	clr  %o0
40004248:	92 10 20 00 	clr  %o1
4000424c:	82 13 c0 00 	mov  %o7, %g1
40004250:	7f ff ff d6 	call  400041a8 <__ajit_serial_puts_inner__>
40004254:	9e 10 40 00 	mov  %g1, %o7

40004258 <__ajit_serial_gets_inner__>:
40004258:	9d e3 bf 98 	save  %sp, -104, %sp
4000425c:	80 a6 e0 01 	cmp  %i3, 1
40004260:	22 80 00 18 	be,a   400042c0 <__ajit_serial_gets_inner__+0x68>
40004264:	b6 06 80 1b 	add  %i2, %i3, %i3
40004268:	a0 06 ff ff 	add  %i3, -1, %l0
4000426c:	b8 10 20 00 	clr  %i4
40004270:	ba 10 20 00 	clr  %i5
40004274:	c0 2f bf ff 	clrb  [ %fp + -1 ]
40004278:	90 10 00 18 	mov  %i0, %o0
4000427c:	92 10 00 19 	mov  %i1, %o1
40004280:	7f ff ff 95 	call  400040d4 <__ajit_serial_getchar_inner__>
40004284:	94 07 bf ff 	add  %fp, -1, %o2
40004288:	80 a2 20 00 	cmp  %o0, 0
4000428c:	22 bf ff fc 	be,a   4000427c <__ajit_serial_gets_inner__+0x24>
40004290:	90 10 00 18 	mov  %i0, %o0
40004294:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40004298:	c2 2e 80 1c 	stb  %g1, [ %i2 + %i4 ]
4000429c:	83 28 60 18 	sll  %g1, 0x18, %g1
400042a0:	80 a0 60 00 	cmp  %g1, 0
400042a4:	22 80 00 07 	be,a   400042c0 <__ajit_serial_gets_inner__+0x68>
400042a8:	b6 06 80 1b 	add  %i2, %i3, %i3
400042ac:	ba 07 60 01 	inc  %i5
400042b0:	80 a7 40 10 	cmp  %i5, %l0
400042b4:	12 bf ff f0 	bne  40004274 <__ajit_serial_gets_inner__+0x1c>
400042b8:	b8 10 00 1d 	mov  %i5, %i4
400042bc:	b6 06 80 1b 	add  %i2, %i3, %i3
400042c0:	c0 2e ff ff 	clrb  [ %i3 + -1 ]
400042c4:	81 c7 e0 08 	ret 
400042c8:	81 e8 00 00 	restore 

400042cc <__ajit_serial_gets_via_vmap__>:
400042cc:	94 10 00 08 	mov  %o0, %o2
400042d0:	96 10 00 09 	mov  %o1, %o3
400042d4:	90 10 20 01 	mov  1, %o0
400042d8:	92 10 20 00 	clr  %o1
400042dc:	82 13 c0 00 	mov  %o7, %g1
400042e0:	7f ff ff de 	call  40004258 <__ajit_serial_gets_inner__>
400042e4:	9e 10 40 00 	mov  %g1, %o7

400042e8 <__ajit_serial_gets_via_bypass__>:
400042e8:	94 10 00 08 	mov  %o0, %o2
400042ec:	96 10 00 09 	mov  %o1, %o3
400042f0:	90 10 20 00 	clr  %o0
400042f4:	92 10 20 00 	clr  %o1
400042f8:	82 13 c0 00 	mov  %o7, %g1
400042fc:	7f ff ff d7 	call  40004258 <__ajit_serial_gets_inner__>
40004300:	9e 10 40 00 	mov  %g1, %o7

40004304 <__ajit_serial_set_uart_reset_inner__>:
40004304:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40004308:	80 a2 60 00 	cmp  %o1, 0
4000430c:	12 80 00 03 	bne  40004318 <__ajit_serial_set_uart_reset_inner__+0x14>
40004310:	82 10 a2 40 	or  %g2, 0x240, %g1
40004314:	82 10 a2 00 	or  %g2, 0x200, %g1
40004318:	80 a2 20 00 	cmp  %o0, 0
4000431c:	02 80 00 0d 	be  40004350 <__ajit_serial_set_uart_reset_inner__+0x4c>
40004320:	01 00 00 00 	nop 
40004324:	c6 00 40 00 	ld  [ %g1 ], %g3
40004328:	80 a2 a0 00 	cmp  %o2, 0
4000432c:	12 80 00 03 	bne  40004338 <__ajit_serial_set_uart_reset_inner__+0x34>
40004330:	84 10 e0 20 	or  %g3, 0x20, %g2
40004334:	84 08 ff df 	and  %g3, -33, %g2
40004338:	80 a2 20 00 	cmp  %o0, 0
4000433c:	12 80 00 08 	bne  4000435c <__ajit_serial_set_uart_reset_inner__+0x58>
40004340:	01 00 00 00 	nop 
40004344:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40004348:	81 c3 e0 08 	retl 
4000434c:	01 00 00 00 	nop 
40004350:	c6 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g3
40004354:	10 bf ff f6 	b  4000432c <__ajit_serial_set_uart_reset_inner__+0x28>
40004358:	80 a2 a0 00 	cmp  %o2, 0
4000435c:	81 c3 e0 08 	retl 
40004360:	c4 20 40 00 	st  %g2, [ %g1 ]

40004364 <__ajit_serial_set_uart_reset_via_vmap__>:
40004364:	94 10 00 08 	mov  %o0, %o2
40004368:	92 10 20 00 	clr  %o1
4000436c:	90 10 20 01 	mov  1, %o0
40004370:	82 13 c0 00 	mov  %o7, %g1
40004374:	7f ff ff e4 	call  40004304 <__ajit_serial_set_uart_reset_inner__>
40004378:	9e 10 40 00 	mov  %g1, %o7

4000437c <__ajit_serial_set_uart_reset_via_bypass__>:
4000437c:	94 10 00 08 	mov  %o0, %o2
40004380:	92 10 20 00 	clr  %o1
40004384:	90 10 20 00 	clr  %o0
40004388:	82 13 c0 00 	mov  %o7, %g1
4000438c:	7f ff ff de 	call  40004304 <__ajit_serial_set_uart_reset_inner__>
40004390:	9e 10 40 00 	mov  %g1, %o7

40004394 <__ajit_write_irc_control_register_via_bypass__>:
40004394:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004398:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
4000439c:	81 c3 e0 08 	retl 
400043a0:	01 00 00 00 	nop 

400043a4 <__ajit_read_irc_control_register_via_bypass__>:
400043a4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400043a8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400043ac:	81 c3 e0 08 	retl 
400043b0:	01 00 00 00 	nop 

400043b4 <__ajit_write_irc_control_register_via_vmap__>:
400043b4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400043b8:	81 c3 e0 08 	retl 
400043bc:	d0 20 40 00 	st  %o0, [ %g1 ]

400043c0 <__ajit_read_irc_control_register_via_vmap__>:
400043c0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400043c4:	81 c3 e0 08 	retl 
400043c8:	d0 00 40 00 	ld  [ %g1 ], %o0

400043cc <__ajit_write_spi_master_register_via_bypass__>:
400043cc:	91 2a 20 02 	sll  %o0, 2, %o0
400043d0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400043d4:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
400043d8:	90 02 00 01 	add  %o0, %g1, %o0
400043dc:	d2 a2 04 00 	sta  %o1, [ %o0 ] #ASI_SCRATCHPAD
400043e0:	81 c3 e0 08 	retl 
400043e4:	01 00 00 00 	nop 

400043e8 <__ajit_write_spi_master_register_via_vmap__>:
400043e8:	91 2a 20 02 	sll  %o0, 2, %o0
400043ec:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400043f0:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
400043f4:	81 c3 e0 08 	retl 
400043f8:	d2 2a 00 01 	stb  %o1, [ %o0 + %g1 ]

400043fc <__ajit_read_spi_master_register_via_bypass__>:
400043fc:	91 2a 20 02 	sll  %o0, 2, %o0
40004400:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004404:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
40004408:	90 02 00 01 	add  %o0, %g1, %o0
4000440c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004410:	81 c3 e0 08 	retl 
40004414:	90 0a 20 ff 	and  %o0, 0xff, %o0

40004418 <__ajit_read_spi_master_register_via_vmap__>:
40004418:	91 2a 20 02 	sll  %o0, 2, %o0
4000441c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004420:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
40004424:	81 c3 e0 08 	retl 
40004428:	d0 0a 00 01 	ldub  [ %o0 + %g1 ], %o0

4000442c <__ajit_do_spi_transfer_via_bypass__>:
4000442c:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40004430:	82 10 e3 00 	or  %g3, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
40004434:	d2 a0 44 00 	sta  %o1, [ %g1 ] #ASI_SCRATCHPAD
40004438:	82 0a 20 07 	and  %o0, 7, %g1
4000443c:	94 0a a0 01 	and  %o2, 1, %o2
40004440:	83 28 60 03 	sll  %g1, 3, %g1
40004444:	94 02 80 0a 	add  %o2, %o2, %o2
40004448:	82 10 60 01 	or  %g1, 1, %g1
4000444c:	86 10 e3 08 	or  %g3, 0x308, %g3
40004450:	94 12 80 01 	or  %o2, %g1, %o2
40004454:	d4 a0 c4 00 	sta  %o2, [ %g3 ] #ASI_SCRATCHPAD
40004458:	10 80 00 04 	b  40004468 <__ajit_do_spi_transfer_via_bypass__+0x3c>
4000445c:	03 00 00 08 	sethi  %hi(0x2000), %g1
40004460:	02 80 00 07 	be  4000447c <__ajit_do_spi_transfer_via_bypass__+0x50>
40004464:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40004468:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
4000446c:	80 88 a0 01 	btst  1, %g2
40004470:	32 bf ff fc 	bne,a   40004460 <__ajit_do_spi_transfer_via_bypass__+0x34>
40004474:	82 80 7f ff 	addcc  %g1, -1, %g1
40004478:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
4000447c:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
40004480:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004484:	81 c3 e0 08 	retl 
40004488:	90 0a 20 ff 	and  %o0, 0xff, %o0

4000448c <__ajit_do_spi_transfer_via_vmap__>:
4000448c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004490:	90 0a 20 07 	and  %o0, 7, %o0
40004494:	84 10 63 00 	or  %g1, 0x300, %g2
40004498:	91 2a 20 03 	sll  %o0, 3, %o0
4000449c:	d2 20 80 00 	st  %o1, [ %g2 ]
400044a0:	90 12 20 01 	or  %o0, 1, %o0
400044a4:	82 10 63 08 	or  %g1, 0x308, %g1
400044a8:	94 0a a0 01 	and  %o2, 1, %o2
400044ac:	94 02 80 0a 	add  %o2, %o2, %o2
400044b0:	94 12 80 08 	or  %o2, %o0, %o2
400044b4:	90 10 00 09 	mov  %o1, %o0
400044b8:	81 c3 e0 08 	retl 
400044bc:	d4 20 40 00 	st  %o2, [ %g1 ]

400044c0 <__ajit_configure_spi_master_via_bypass___>:
400044c0:	90 0a 20 0f 	and  %o0, 0xf, %o0
400044c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400044c8:	90 12 20 10 	or  %o0, 0x10, %o0
400044cc:	82 10 63 0c 	or  %g1, 0x30c, %g1
400044d0:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
400044d4:	81 c3 e0 08 	retl 
400044d8:	90 10 20 00 	clr  %o0

400044dc <__ajit_configure_spi_master_via_vmap___>:
400044dc:	90 0a 20 0f 	and  %o0, 0xf, %o0
400044e0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400044e4:	84 12 20 10 	or  %o0, 0x10, %g2
400044e8:	82 10 63 0c 	or  %g1, 0x30c, %g1
400044ec:	90 10 20 00 	clr  %o0
400044f0:	81 c3 e0 08 	retl 
400044f4:	c4 20 40 00 	st  %g2, [ %g1 ]

400044f8 <__ajit_do_spi_transfer_inner__>:
400044f8:	92 0a 60 07 	and  %o1, 7, %o1
400044fc:	83 2a 60 03 	sll  %o1, 3, %g1
40004500:	82 10 60 01 	or  %g1, 1, %g1
40004504:	96 0a e0 01 	and  %o3, 1, %o3
40004508:	80 a2 20 00 	cmp  %o0, 0
4000450c:	96 02 c0 0b 	add  %o3, %o3, %o3
40004510:	96 12 c0 01 	or  %o3, %g1, %o3
40004514:	02 80 00 20 	be  40004594 <__ajit_do_spi_transfer_inner__+0x9c>
40004518:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000451c:	84 10 63 00 	or  %g1, 0x300, %g2	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
40004520:	d4 20 80 00 	st  %o2, [ %g2 ]
40004524:	96 0a e0 ff 	and  %o3, 0xff, %o3
40004528:	82 10 63 08 	or  %g1, 0x308, %g1
4000452c:	d6 20 40 00 	st  %o3, [ %g1 ]
40004530:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40004534:	03 00 00 08 	sethi  %hi(0x2000), %g1
40004538:	10 80 00 08 	b  40004558 <__ajit_do_spi_transfer_inner__+0x60>
4000453c:	86 10 e3 08 	or  %g3, 0x308, %g3
40004540:	80 88 a0 01 	btst  1, %g2
40004544:	02 80 00 0d 	be  40004578 <__ajit_do_spi_transfer_inner__+0x80>
40004548:	80 a2 20 00 	cmp  %o0, 0
4000454c:	82 80 7f ff 	addcc  %g1, -1, %g1
40004550:	02 80 00 0a 	be  40004578 <__ajit_do_spi_transfer_inner__+0x80>
40004554:	80 a2 20 00 	cmp  %o0, 0
40004558:	80 a2 20 00 	cmp  %o0, 0
4000455c:	32 bf ff f9 	bne,a   40004540 <__ajit_do_spi_transfer_inner__+0x48>
40004560:	c4 00 c0 00 	ld  [ %g3 ], %g2
40004564:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
40004568:	80 88 a0 01 	btst  1, %g2
4000456c:	32 bf ff f9 	bne,a   40004550 <__ajit_do_spi_transfer_inner__+0x58>
40004570:	82 80 7f ff 	addcc  %g1, -1, %g1
40004574:	80 a2 20 00 	cmp  %o0, 0
40004578:	32 80 00 0d 	bne,a   400045ac <__ajit_do_spi_transfer_inner__+0xb4>
4000457c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004580:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40004584:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
40004588:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
4000458c:	81 c3 e0 08 	retl 
40004590:	90 0a 20 ff 	and  %o0, 0xff, %o0
40004594:	84 10 63 00 	or  %g1, 0x300, %g2
40004598:	d4 a0 84 00 	sta  %o2, [ %g2 ] #ASI_SCRATCHPAD
4000459c:	82 10 63 08 	or  %g1, 0x308, %g1
400045a0:	d6 a0 44 00 	sta  %o3, [ %g1 ] #ASI_SCRATCHPAD
400045a4:	10 bf ff e4 	b  40004534 <__ajit_do_spi_transfer_inner__+0x3c>
400045a8:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
400045ac:	82 10 63 00 	or  %g1, 0x300, %g1
400045b0:	d0 00 40 00 	ld  [ %g1 ], %o0
400045b4:	81 c3 e0 08 	retl 
400045b8:	90 0a 20 ff 	and  %o0, 0xff, %o0

400045bc <__ajit_gpio_xfer__>:
400045bc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400045c0:	90 0a 20 07 	and  %o0, 7, %o0
400045c4:	88 10 63 00 	or  %g1, 0x300, %g4
400045c8:	87 2a 20 03 	sll  %o0, 3, %g3
400045cc:	82 10 63 08 	or  %g1, 0x308, %g1
400045d0:	d2 29 00 00 	stb  %o1, [ %g4 ]
400045d4:	84 10 e0 03 	or  %g3, 3, %g2
400045d8:	c4 28 40 00 	stb  %g2, [ %g1 ]
400045dc:	86 10 00 02 	mov  %g2, %g3
400045e0:	82 10 21 00 	mov  0x100, %g1
400045e4:	82 00 7f ff 	add  %g1, -1, %g1
400045e8:	85 38 60 1f 	sra  %g1, 0x1f, %g2
400045ec:	84 20 80 01 	sub  %g2, %g1, %g2
400045f0:	85 30 a0 1f 	srl  %g2, 0x1f, %g2
400045f4:	80 88 c0 02 	btst  %g3, %g2
400045f8:	12 bf ff fc 	bne  400045e8 <__ajit_gpio_xfer__+0x2c>
400045fc:	82 00 7f ff 	add  %g1, -1, %g1
40004600:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004604:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe1070>
40004608:	81 c3 e0 08 	retl 
4000460c:	d0 08 40 00 	ldub  [ %g1 ], %o0

40004610 <__ajit_read_gpio_32_via_vmap__>:
40004610:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004614:	82 10 60 04 	or  %g1, 4, %g1	! ffff3404 <ajit_global_sw_trap_handlers+0xbffe1174>
40004618:	81 c3 e0 08 	retl 
4000461c:	d0 00 40 00 	ld  [ %g1 ], %o0

40004620 <__ajit_write_gpio_32_via_vmap__>:
40004620:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004624:	81 c3 e0 08 	retl 
40004628:	d0 20 40 00 	st  %o0, [ %g1 ]

4000462c <__ajit_read_gpio_32_via_bypass__>:
4000462c:	11 3f ff cd 	sethi  %hi(0xffff3400), %o0
40004630:	90 12 20 04 	or  %o0, 4, %o0	! ffff3404 <ajit_global_sw_trap_handlers+0xbffe1174>
40004634:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004638:	81 c3 e0 08 	retl 
4000463c:	01 00 00 00 	nop 

40004640 <__ajit_write_gpio_32_via_bypass__>:
40004640:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004644:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40004648:	81 c3 e0 08 	retl 
4000464c:	01 00 00 00 	nop 

40004650 <__ajit_init_thread_performance_counters>:
40004650:	c0 22 80 00 	clr  [ %o2 ]
40004654:	c0 22 a0 04 	clr  [ %o2 + 4 ]
40004658:	c0 22 a0 08 	clr  [ %o2 + 8 ]
4000465c:	c0 22 a0 0c 	clr  [ %o2 + 0xc ]
40004660:	c0 22 a0 10 	clr  [ %o2 + 0x10 ]
40004664:	c0 22 a0 14 	clr  [ %o2 + 0x14 ]
40004668:	c0 22 a0 18 	clr  [ %o2 + 0x18 ]
4000466c:	c0 22 a0 1c 	clr  [ %o2 + 0x1c ]
40004670:	c0 22 a0 20 	clr  [ %o2 + 0x20 ]
40004674:	c0 22 a0 24 	clr  [ %o2 + 0x24 ]
40004678:	c0 22 a0 28 	clr  [ %o2 + 0x28 ]
4000467c:	c0 22 a0 2c 	clr  [ %o2 + 0x2c ]
40004680:	c0 22 a0 30 	clr  [ %o2 + 0x30 ]
40004684:	c0 22 a0 34 	clr  [ %o2 + 0x34 ]
40004688:	c0 22 a0 38 	clr  [ %o2 + 0x38 ]
4000468c:	c0 22 a0 3c 	clr  [ %o2 + 0x3c ]
40004690:	c0 22 a0 40 	clr  [ %o2 + 0x40 ]
40004694:	c0 22 a0 44 	clr  [ %o2 + 0x44 ]
40004698:	c0 22 a0 48 	clr  [ %o2 + 0x48 ]
4000469c:	81 c3 e0 08 	retl 
400046a0:	c0 22 a0 4c 	clr  [ %o2 + 0x4c ]

400046a4 <__ajit_sample_thread_performance_counters>:
400046a4:	9d e3 bf a0 	save  %sp, -96, %sp
400046a8:	b0 06 00 18 	add  %i0, %i0, %i0
400046ac:	b2 06 00 19 	add  %i0, %i1, %i1
400046b0:	ae 10 20 00 	clr  %l7
400046b4:	ba 10 20 00 	clr  %i5
400046b8:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
400046bc:	82 10 63 40 	or  %g1, 0x340, %g1	! ffff40 <__DYNAMIC+0xffff40>
400046c0:	82 06 40 01 	add  %i1, %g1, %g1
400046c4:	b2 10 20 00 	clr  %i1
400046c8:	83 28 60 08 	sll  %g1, 8, %g1
400046cc:	e0 00 60 04 	ld  [ %g1 + 4 ], %l0
400046d0:	ec 00 40 00 	ld  [ %g1 ], %l6
400046d4:	f8 00 60 08 	ld  [ %g1 + 8 ], %i4
400046d8:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
400046dc:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
400046e0:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
400046e4:	d8 00 60 1c 	ld  [ %g1 + 0x1c ], %o4
400046e8:	e8 00 60 24 	ld  [ %g1 + 0x24 ], %l4
400046ec:	e4 00 60 2c 	ld  [ %g1 + 0x2c ], %l2
400046f0:	c4 00 60 34 	ld  [ %g1 + 0x34 ], %g2
400046f4:	a2 10 00 10 	mov  %l0, %l1
400046f8:	92 10 00 08 	mov  %o0, %o1
400046fc:	a2 14 40 17 	or  %l1, %l7, %l1
40004700:	92 17 40 09 	or  %i5, %o1, %o1
40004704:	96 10 00 0a 	mov  %o2, %o3
40004708:	ba 10 20 00 	clr  %i5
4000470c:	96 16 40 0b 	or  %i1, %o3, %o3
40004710:	ae 10 20 00 	clr  %l7
40004714:	b2 10 20 00 	clr  %i1
40004718:	a0 10 20 00 	clr  %l0
4000471c:	90 10 20 00 	clr  %o0
40004720:	a0 14 00 16 	or  %l0, %l6, %l0
40004724:	90 17 00 08 	or  %i4, %o0, %o0
40004728:	ec 00 60 20 	ld  [ %g1 + 0x20 ], %l6
4000472c:	f8 00 60 18 	ld  [ %g1 + 0x18 ], %i4
40004730:	94 10 20 00 	clr  %o2
40004734:	94 16 00 0a 	or  %i0, %o2, %o2
40004738:	f0 00 60 28 	ld  [ %g1 + 0x28 ], %i0
4000473c:	a6 10 00 12 	mov  %l2, %l3
40004740:	86 10 00 02 	mov  %g2, %g3
40004744:	9a 10 00 0c 	mov  %o4, %o5
40004748:	aa 10 00 14 	mov  %l4, %l5
4000474c:	9a 17 40 0d 	or  %i5, %o5, %o5
40004750:	aa 15 c0 15 	or  %l7, %l5, %l5
40004754:	a4 10 20 00 	clr  %l2
40004758:	ae 16 40 13 	or  %i1, %l3, %l7
4000475c:	84 10 20 00 	clr  %g2
40004760:	ba 10 20 00 	clr  %i5
40004764:	98 10 20 00 	clr  %o4
40004768:	b2 17 40 03 	or  %i5, %g3, %i1
4000476c:	98 17 00 0c 	or  %i4, %o4, %o4
40004770:	a8 10 20 00 	clr  %l4
40004774:	f8 00 60 30 	ld  [ %g1 + 0x30 ], %i4
40004778:	a8 15 80 14 	or  %l6, %l4, %l4
4000477c:	ac 16 00 12 	or  %i0, %l2, %l6
40004780:	b0 17 00 02 	or  %i4, %g2, %i0
40004784:	f6 00 60 3c 	ld  [ %g1 + 0x3c ], %i3
40004788:	de 00 60 44 	ld  [ %g1 + 0x44 ], %o7
4000478c:	c8 00 60 4c 	ld  [ %g1 + 0x4c ], %g4
40004790:	f8 00 60 40 	ld  [ %g1 + 0x40 ], %i4
40004794:	f0 3e a0 30 	std  %i0, [ %i2 + 0x30 ]
40004798:	f0 00 60 38 	ld  [ %g1 + 0x38 ], %i0
4000479c:	b2 10 20 00 	clr  %i1
400047a0:	c4 00 60 48 	ld  [ %g1 + 0x48 ], %g2
400047a4:	a6 16 40 1b 	or  %i1, %i3, %l3
400047a8:	a4 10 20 00 	clr  %l2
400047ac:	ba 10 20 00 	clr  %i5
400047b0:	a4 16 00 12 	or  %i0, %l2, %l2
400047b4:	b2 17 40 0f 	or  %i5, %o7, %i1
400047b8:	b0 10 20 00 	clr  %i0
400047bc:	86 10 20 00 	clr  %g3
400047c0:	b0 17 00 18 	or  %i4, %i0, %i0
400047c4:	86 10 c0 04 	or  %g3, %g4, %g3
400047c8:	b8 10 20 00 	clr  %i4
400047cc:	e0 3e 80 00 	std  %l0, [ %i2 ]
400047d0:	84 10 80 1c 	or  %g2, %i4, %g2
400047d4:	d0 3e a0 08 	std  %o0, [ %i2 + 8 ]
400047d8:	d4 3e a0 10 	std  %o2, [ %i2 + 0x10 ]
400047dc:	d8 3e a0 18 	std  %o4, [ %i2 + 0x18 ]
400047e0:	e8 3e a0 20 	std  %l4, [ %i2 + 0x20 ]
400047e4:	ec 3e a0 28 	std  %l6, [ %i2 + 0x28 ]
400047e8:	e4 3e a0 38 	std  %l2, [ %i2 + 0x38 ]
400047ec:	f0 3e a0 40 	std  %i0, [ %i2 + 0x40 ]
400047f0:	c4 3e a0 48 	std  %g2, [ %i2 + 0x48 ]
400047f4:	81 c7 e0 08 	ret 
400047f8:	81 e8 00 00 	restore 

400047fc <__ajit_ta_0__>:
400047fc:	91 d0 20 00 	ta  0
40004800:	01 00 00 00 	nop 
40004804:	01 00 00 00 	nop 
40004808:	81 c3 e0 08 	retl 
4000480c:	01 00 00 00 	nop 

40004810 <__ajit_fsqrtd__>:
40004810:	c1 1a 00 00 	ldd  [ %o0 ], %f0
40004814:	85 a0 05 40 	fsqrtd  %f0, %f2
40004818:	c5 3a 40 00 	std  %f2, [ %o1 ]
4000481c:	81 c3 e0 08 	retl 
40004820:	01 00 00 00 	nop 

40004824 <__ajit_fsqrts__>:
40004824:	c1 02 00 00 	ld  [ %o0 ], %f0
40004828:	83 a0 05 20 	fsqrts  %f0, %f1
4000482c:	c3 22 40 00 	st  %f1, [ %o1 ]
40004830:	81 c3 e0 08 	retl 
40004834:	01 00 00 00 	nop 

40004838 <__ajit_fitod__>:
40004838:	c1 02 00 00 	ld  [ %o0 ], %f0
4000483c:	85 a0 19 00 	fitod  %f0, %f2
40004840:	c5 3a 40 00 	std  %f2, [ %o1 ]
40004844:	81 c3 e0 08 	retl 
40004848:	01 00 00 00 	nop 

4000484c <__ajit_fitos__>:
4000484c:	c1 02 00 00 	ld  [ %o0 ], %f0
40004850:	83 a0 18 80 	fitos  %f0, %f1
40004854:	c3 22 40 00 	st  %f1, [ %o1 ]
40004858:	81 c3 e0 08 	retl 
4000485c:	01 00 00 00 	nop 

40004860 <__ajit_fdtoi__>:
40004860:	c1 1a 00 00 	ldd  [ %o0 ], %f0
40004864:	85 a0 1a 40 	fdtoi  %f0, %f2
40004868:	c5 22 40 00 	st  %f2, [ %o1 ]
4000486c:	81 c3 e0 08 	retl 
40004870:	01 00 00 00 	nop 

40004874 <__ajit_fstoi__>:
40004874:	c1 02 00 00 	ld  [ %o0 ], %f0
40004878:	83 a0 1a 20 	fstoi  %f0, %f1
4000487c:	c3 22 40 00 	st  %f1, [ %o1 ]
40004880:	81 c3 e0 08 	retl 
40004884:	01 00 00 00 	nop 

40004888 <cortos_init_printing>:
40004888:	84 10 20 01 	mov  1, %g2	! 1 <__DYNAMIC+0x1>
4000488c:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40004890:	82 10 60 18 	or  %g1, 0x18, %g1	! 40012018 <allocatedLocksNc>
40004894:	c4 28 60 05 	stb  %g2, [ %g1 + 5 ]
40004898:	05 10 00 50 	sethi  %hi(0x40014000), %g2
4000489c:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400048a0:	84 10 a0 05 	or  %g2, 5, %g2
400048a4:	81 c3 e0 08 	retl 
400048a8:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]

400048ac <cortos_get_clock_time>:
400048ac:	82 13 c0 00 	mov  %o7, %g1
400048b0:	7f ff fb e5 	call  40003844 <__ajit_get_clock_time>
400048b4:	9e 10 40 00 	mov  %g1, %o7

400048b8 <cortos_sleep>:
400048b8:	9d e3 bf a0 	save  %sp, -96, %sp
400048bc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400048c0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400048c4:	7f ff fb ea 	call  4000386c <__ajit_sleep__>
400048c8:	01 00 00 00 	nop 
400048cc:	81 e8 00 00 	restore 
400048d0:	81 c3 e0 08 	retl 
400048d4:	01 00 00 00 	nop 

400048d8 <cortos_get_thread_id>:
400048d8:	9d e3 bf a0 	save  %sp, -96, %sp
400048dc:	a3 47 40 00 	rd  %asr29, %l1
400048e0:	82 10 00 11 	mov  %l1, %g1
400048e4:	b1 30 60 07 	srl  %g1, 7, %i0
400048e8:	b0 0e 21 fe 	and  %i0, 0x1fe, %i0
400048ec:	82 06 00 01 	add  %i0, %g1, %g1
400048f0:	b1 28 60 18 	sll  %g1, 0x18, %i0
400048f4:	b1 3e 20 18 	sra  %i0, 0x18, %i0
400048f8:	81 c7 e0 08 	ret 
400048fc:	81 e8 00 00 	restore 

40004900 <cortos_IsNcRamAddr>:
40004900:	81 c3 e0 08 	retl 
40004904:	90 10 20 00 	clr  %o0

40004908 <cortos_vprintf>:
40004908:	9d e3 bb a0 	save  %sp, -1120, %sp
4000490c:	92 10 00 18 	mov  %i0, %o1
40004910:	94 10 00 19 	mov  %i1, %o2
40004914:	ba 07 bc 00 	add  %fp, -1024, %i5
40004918:	7f ff fa 9f 	call  40003394 <vsprintf_>
4000491c:	90 10 00 1d 	mov  %i5, %o0
40004920:	39 10 00 48 	sethi  %hi(0x40012000), %i4
40004924:	7f ff ee 7e 	call  4000031c <cortos_lock_acquire_buzy>
40004928:	d0 07 20 0c 	ld  [ %i4 + 0xc ], %o0	! 4001200c <printingLockAddr>
4000492c:	d0 0f bc 00 	ldub  [ %fp + -1024 ], %o0
40004930:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004934:	80 a2 20 00 	cmp  %o0, 0
40004938:	02 80 00 0a 	be  40004960 <cortos_vprintf+0x58>
4000493c:	b0 10 20 00 	clr  %i0
40004940:	7f ff fa 57 	call  4000329c <uart_send_char>
40004944:	91 3a 20 18 	sra  %o0, 0x18, %o0
40004948:	b0 06 20 01 	inc  %i0
4000494c:	d0 0f 40 18 	ldub  [ %i5 + %i0 ], %o0
40004950:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004954:	80 a2 20 00 	cmp  %o0, 0
40004958:	12 bf ff fa 	bne  40004940 <cortos_vprintf+0x38>
4000495c:	01 00 00 00 	nop 
40004960:	7f ff ee 89 	call  40000384 <cortos_lock_release>
40004964:	d0 07 20 0c 	ld  [ %i4 + 0xc ], %o0
40004968:	81 c7 e0 08 	ret 
4000496c:	81 e8 00 00 	restore 

40004970 <cortos_printf>:
40004970:	9d e3 bf 98 	save  %sp, -104, %sp
40004974:	92 07 a0 48 	add  %fp, 0x48, %o1
40004978:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000497c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004980:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004984:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40004988:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000498c:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
40004990:	7f ff ff de 	call  40004908 <cortos_vprintf>
40004994:	90 10 00 18 	mov  %i0, %o0
40004998:	81 c7 e0 08 	ret 
4000499c:	91 e8 00 08 	restore  %g0, %o0, %o0

400049a0 <cortos_init_hw_traps>:
400049a0:	82 13 c0 00 	mov  %o7, %g1
400049a4:	7f ff f0 df 	call  40000d20 <ajit_initialize_interrupt_handlers_to_null>
400049a8:	9e 10 40 00 	mov  %g1, %o7

400049ac <cortos_init_sw_traps>:
400049ac:	82 13 c0 00 	mov  %o7, %g1
400049b0:	7f ff f1 69 	call  40000f54 <ajit_initialize_sw_trap_handlers_to_null>
400049b4:	9e 10 40 00 	mov  %g1, %o7

400049b8 <bit_reverse>:
400049b8:	80 a2 60 00 	cmp  %o1, 0
400049bc:	02 80 00 12 	be  40004a04 <bit_reverse+0x4c>
400049c0:	82 10 20 00 	clr  %g1
400049c4:	86 10 20 00 	clr  %g3
400049c8:	9a 02 7f ff 	add  %o1, -1, %o5
400049cc:	88 10 20 01 	mov  1, %g4
400049d0:	85 32 00 01 	srl  %o0, %g1, %g2
400049d4:	80 88 a0 01 	btst  1, %g2
400049d8:	22 80 00 06 	be,a   400049f0 <bit_reverse+0x38>
400049dc:	82 00 60 01 	inc  %g1
400049e0:	84 23 40 01 	sub  %o5, %g1, %g2
400049e4:	85 29 00 02 	sll  %g4, %g2, %g2
400049e8:	86 10 c0 02 	or  %g3, %g2, %g3
400049ec:	82 00 60 01 	inc  %g1
400049f0:	80 a0 40 09 	cmp  %g1, %o1
400049f4:	12 bf ff f8 	bne  400049d4 <bit_reverse+0x1c>
400049f8:	85 32 00 01 	srl  %o0, %g1, %g2
400049fc:	81 c3 e0 08 	retl 
40004a00:	90 10 00 03 	mov  %g3, %o0
40004a04:	10 bf ff fe 	b  400049fc <bit_reverse+0x44>
40004a08:	86 10 20 00 	clr  %g3

40004a0c <barret_reduction>:
40004a0c:	81 c3 e0 08 	retl 
40004a10:	01 00 00 00 	nop 

40004a14 <addr_gen>:
40004a14:	94 22 80 09 	sub  %o2, %o1, %o2
40004a18:	97 32 c0 09 	srl  %o3, %o1, %o3
40004a1c:	84 02 bf ff 	add  %o2, -1, %g2
40004a20:	96 02 ff ff 	add  %o3, -1, %o3
40004a24:	83 32 00 02 	srl  %o0, %g2, %g1
40004a28:	90 0a c0 08 	and  %o3, %o0, %o0
40004a2c:	95 28 40 0a 	sll  %g1, %o2, %o2
40004a30:	94 02 80 08 	add  %o2, %o0, %o2
40004a34:	d4 23 00 00 	st  %o2, [ %o4 ]
40004a38:	86 10 20 01 	mov  1, %g3
40004a3c:	85 28 c0 02 	sll  %g3, %g2, %g2
40004a40:	94 02 80 02 	add  %o2, %g2, %o2
40004a44:	d4 23 40 00 	st  %o2, [ %o5 ]
40004a48:	93 28 c0 09 	sll  %g3, %o1, %o1
40004a4c:	c4 03 a0 5c 	ld  [ %sp + 0x5c ], %g2
40004a50:	82 00 40 09 	add  %g1, %o1, %g1
40004a54:	81 c3 e0 08 	retl 
40004a58:	c2 20 80 00 	st  %g1, [ %g2 ]

40004a5c <butterfly_dit>:
40004a5c:	9d e3 bf a0 	save  %sp, -96, %sp
40004a60:	94 10 20 00 	clr  %o2
40004a64:	92 56 80 18 	umul  %i2, %i0, %o1
40004a68:	91 40 00 00 	rd  %y, %o0
40004a6c:	40 00 0a 77 	call  40007448 <__umoddi3>
40004a70:	96 10 2d 01 	mov  0xd01, %o3
40004a74:	82 02 40 19 	add  %o1, %i1, %g1
40004a78:	b2 06 6d 01 	add  %i1, 0xd01, %i1
40004a7c:	81 80 20 00 	mov  %g0, %y
40004a80:	01 00 00 00 	nop 
40004a84:	01 00 00 00 	nop 
40004a88:	01 00 00 00 	nop 
40004a8c:	84 70 6d 01 	udiv  %g1, 0xd01, %g2
40004a90:	84 58 ad 01 	smul  %g2, 0xd01, %g2
40004a94:	82 20 40 02 	sub  %g1, %g2, %g1
40004a98:	c2 26 c0 00 	st  %g1, [ %i3 ]
40004a9c:	92 26 40 09 	sub  %i1, %o1, %o1
40004aa0:	81 80 20 00 	mov  %g0, %y
40004aa4:	01 00 00 00 	nop 
40004aa8:	01 00 00 00 	nop 
40004aac:	01 00 00 00 	nop 
40004ab0:	b2 72 6d 01 	udiv  %o1, 0xd01, %i1
40004ab4:	b2 5e 6d 01 	smul  %i1, 0xd01, %i1
40004ab8:	92 22 40 19 	sub  %o1, %i1, %o1
40004abc:	d2 27 00 00 	st  %o1, [ %i4 ]
40004ac0:	81 c7 e0 08 	ret 
40004ac4:	81 e8 00 00 	restore 

40004ac8 <ct_ntt>:
40004ac8:	9d e3 bf 98 	save  %sp, -104, %sp
40004acc:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40004ad0:	40 00 00 cb 	call  40004dfc <__ieee754_log2>
40004ad4:	d0 18 60 00 	ldd  [ %g1 ], %o0
40004ad8:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40004adc:	d1 18 60 08 	ldd  [ %g1 + 8 ], %f8	! 40011808 <__clz_tab+0x310>
40004ae0:	81 a8 0a c8 	fcmped  %f0, %f8
40004ae4:	01 00 00 00 	nop 
40004ae8:	17 80 00 41 	fbge  40004bec <ct_ntt+0x124>
40004aec:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40004af0:	91 a0 1a 40 	fdtoi  %f0, %f8
40004af4:	d1 27 bf f8 	st  %f8, [ %fp + -8 ]
40004af8:	e8 07 bf f8 	ld  [ %fp + -8 ], %l4
40004afc:	82 05 3f ff 	add  %l4, -1, %g1
40004b00:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40004b04:	a6 10 20 00 	clr  %l3
40004b08:	80 a5 20 00 	cmp  %l4, 0
40004b0c:	02 80 00 36 	be  40004be4 <ct_ntt+0x11c>
40004b10:	aa 10 20 01 	mov  1, %l5
40004b14:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004b18:	a4 25 00 13 	sub  %l4, %l3, %l2
40004b1c:	b6 20 40 13 	sub  %g1, %l3, %i3
40004b20:	b5 2d 40 13 	sll  %l5, %l3, %i2
40004b24:	82 10 20 40 	mov  0x40, %g1
40004b28:	a1 2d 40 1b 	sll  %l5, %i3, %l0
40004b2c:	a3 30 40 13 	srl  %g1, %l3, %l1
40004b30:	ba 10 20 00 	clr  %i5
40004b34:	a2 04 7f ff 	add  %l1, -1, %l1
40004b38:	84 0f 40 11 	and  %i5, %l1, %g2
40004b3c:	83 37 40 1b 	srl  %i5, %i3, %g1
40004b40:	b9 28 40 12 	sll  %g1, %l2, %i4
40004b44:	82 00 40 1a 	add  %g1, %i2, %g1
40004b48:	83 28 60 02 	sll  %g1, 2, %g1
40004b4c:	c6 06 40 01 	ld  [ %i1 + %g1 ], %g3
40004b50:	b8 07 00 02 	add  %i4, %g2, %i4
40004b54:	94 10 20 00 	clr  %o2
40004b58:	af 2f 20 02 	sll  %i4, 2, %l7
40004b5c:	b8 07 00 10 	add  %i4, %l0, %i4
40004b60:	b9 2f 20 02 	sll  %i4, 2, %i4
40004b64:	d0 06 00 1c 	ld  [ %i0 + %i4 ], %o0
40004b68:	92 52 00 03 	umul  %o0, %g3, %o1
40004b6c:	91 40 00 00 	rd  %y, %o0
40004b70:	40 00 0a 36 	call  40007448 <__umoddi3>
40004b74:	96 10 2d 01 	mov  0xd01, %o3
40004b78:	ec 06 00 17 	ld  [ %i0 + %l7 ], %l6
40004b7c:	86 02 40 16 	add  %o1, %l6, %g3
40004b80:	81 80 20 00 	mov  %g0, %y
40004b84:	01 00 00 00 	nop 
40004b88:	01 00 00 00 	nop 
40004b8c:	01 00 00 00 	nop 
40004b90:	88 70 ed 01 	udiv  %g3, 0xd01, %g4
40004b94:	88 59 2d 01 	smul  %g4, 0xd01, %g4
40004b98:	86 20 c0 04 	sub  %g3, %g4, %g3
40004b9c:	c6 26 00 17 	st  %g3, [ %i0 + %l7 ]
40004ba0:	82 05 ad 01 	add  %l6, 0xd01, %g1
40004ba4:	82 20 40 09 	sub  %g1, %o1, %g1
40004ba8:	81 80 20 00 	mov  %g0, %y
40004bac:	01 00 00 00 	nop 
40004bb0:	01 00 00 00 	nop 
40004bb4:	01 00 00 00 	nop 
40004bb8:	84 70 6d 01 	udiv  %g1, 0xd01, %g2
40004bbc:	84 58 ad 01 	smul  %g2, 0xd01, %g2
40004bc0:	82 20 40 02 	sub  %g1, %g2, %g1
40004bc4:	ba 07 60 01 	inc  %i5
40004bc8:	80 a7 60 40 	cmp  %i5, 0x40
40004bcc:	12 bf ff db 	bne  40004b38 <ct_ntt+0x70>
40004bd0:	c2 26 00 1c 	st  %g1, [ %i0 + %i4 ]
40004bd4:	a6 04 e0 01 	inc  %l3
40004bd8:	80 a4 c0 14 	cmp  %l3, %l4
40004bdc:	12 bf ff cf 	bne  40004b18 <ct_ntt+0x50>
40004be0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004be4:	81 c7 e0 08 	ret 
40004be8:	81 e8 00 00 	restore 
40004bec:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
40004bf0:	95 a0 1a 48 	fdtoi  %f8, %f10
40004bf4:	d5 27 bf f8 	st  %f10, [ %fp + -8 ]
40004bf8:	e8 07 bf f8 	ld  [ %fp + -8 ], %l4
40004bfc:	a8 1d 00 01 	xor  %l4, %g1, %l4
40004c00:	82 05 3f ff 	add  %l4, -1, %g1
40004c04:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40004c08:	a6 10 20 00 	clr  %l3
40004c0c:	80 a5 20 00 	cmp  %l4, 0
40004c10:	12 bf ff c1 	bne  40004b14 <ct_ntt+0x4c>
40004c14:	aa 10 20 01 	mov  1, %l5
40004c18:	81 c7 e0 08 	ret 
40004c1c:	81 e8 00 00 	restore 

40004c20 <gen_tf>:
40004c20:	9d e3 b9 98 	save  %sp, -1640, %sp
40004c24:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40004c28:	40 00 00 75 	call  40004dfc <__ieee754_log2>
40004c2c:	d0 18 60 00 	ldd  [ %g1 ], %o0
40004c30:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40004c34:	d1 18 60 08 	ldd  [ %g1 + 8 ], %f8	! 40011808 <__clz_tab+0x310>
40004c38:	81 a8 0a c8 	fcmped  %f0, %f8
40004c3c:	01 00 00 00 	nop 
40004c40:	37 80 00 4b 	fbge,a   40004d6c <gen_tf+0x14c>
40004c44:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
40004c48:	91 a0 1a 40 	fdtoi  %f0, %f8
40004c4c:	d1 27 b9 fc 	st  %f8, [ %fp + -1540 ]
40004c50:	fa 07 b9 fc 	ld  [ %fp + -1540 ], %i5
40004c54:	86 10 20 00 	clr  %g3
40004c58:	b4 07 be 00 	add  %fp, -512, %i2
40004c5c:	b6 07 7f ff 	add  %i5, -1, %i3
40004c60:	b8 10 20 01 	mov  1, %i4
40004c64:	88 10 20 00 	clr  %g4
40004c68:	80 a7 60 00 	cmp  %i5, 0
40004c6c:	02 80 00 38 	be  40004d4c <gen_tf+0x12c>
40004c70:	82 10 20 00 	clr  %g1
40004c74:	85 30 c0 01 	srl  %g3, %g1, %g2
40004c78:	80 88 a0 01 	btst  1, %g2
40004c7c:	22 80 00 06 	be,a   40004c94 <gen_tf+0x74>
40004c80:	82 00 60 01 	inc  %g1
40004c84:	84 26 c0 01 	sub  %i3, %g1, %g2
40004c88:	85 2f 00 02 	sll  %i4, %g2, %g2
40004c8c:	88 11 00 02 	or  %g4, %g2, %g4
40004c90:	82 00 60 01 	inc  %g1
40004c94:	80 a0 40 1d 	cmp  %g1, %i5
40004c98:	12 bf ff f8 	bne  40004c78 <gen_tf+0x58>
40004c9c:	85 30 c0 01 	srl  %g3, %g1, %g2
40004ca0:	83 28 e0 02 	sll  %g3, 2, %g1
40004ca4:	86 00 e0 01 	inc  %g3
40004ca8:	80 a0 e0 80 	cmp  %g3, 0x80
40004cac:	12 bf ff ee 	bne  40004c64 <gen_tf+0x44>
40004cb0:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
40004cb4:	b8 10 20 00 	clr  %i4
40004cb8:	b6 10 20 01 	mov  1, %i3
40004cbc:	ba 10 20 01 	mov  1, %i5
40004cc0:	a2 07 ba 00 	add  %fp, -1536, %l1
40004cc4:	a0 07 bc 00 	add  %fp, -1024, %l0
40004cc8:	f6 24 00 1c 	st  %i3, [ %l0 + %i4 ]
40004ccc:	fa 24 40 1c 	st  %i5, [ %l1 + %i4 ]
40004cd0:	94 10 20 00 	clr  %o2
40004cd4:	96 10 2d 01 	mov  0xd01, %o3
40004cd8:	91 37 60 1c 	srl  %i5, 0x1c, %o0
40004cdc:	93 2f 60 04 	sll  %i5, 4, %o1
40004ce0:	92 82 40 1d 	addcc  %o1, %i5, %o1
40004ce4:	40 00 09 d9 	call  40007448 <__umoddi3>
40004ce8:	90 42 20 00 	addx  %o0, 0, %o0
40004cec:	94 10 20 00 	clr  %o2
40004cf0:	ba 10 00 09 	mov  %o1, %i5
40004cf4:	92 56 e4 97 	umul  %i3, 0x497, %o1
40004cf8:	91 40 00 00 	rd  %y, %o0
40004cfc:	40 00 09 d3 	call  40007448 <__umoddi3>
40004d00:	96 10 2d 01 	mov  0xd01, %o3
40004d04:	b8 07 20 04 	add  %i4, 4, %i4
40004d08:	80 a7 22 00 	cmp  %i4, 0x200
40004d0c:	12 bf ff ef 	bne  40004cc8 <gen_tf+0xa8>
40004d10:	b6 10 00 09 	mov  %o1, %i3
40004d14:	82 10 20 00 	clr  %g1
40004d18:	c4 06 80 01 	ld  [ %i2 + %g1 ], %g2
40004d1c:	85 28 a0 02 	sll  %g2, 2, %g2
40004d20:	84 07 80 02 	add  %fp, %g2, %g2
40004d24:	c6 00 ba 00 	ld  [ %g2 + -1536 ], %g3
40004d28:	c6 26 00 01 	st  %g3, [ %i0 + %g1 ]
40004d2c:	c4 00 bc 00 	ld  [ %g2 + -1024 ], %g2
40004d30:	c4 26 40 01 	st  %g2, [ %i1 + %g1 ]
40004d34:	82 00 60 04 	add  %g1, 4, %g1
40004d38:	80 a0 62 00 	cmp  %g1, 0x200
40004d3c:	32 bf ff f8 	bne,a   40004d1c <gen_tf+0xfc>
40004d40:	c4 06 80 01 	ld  [ %i2 + %g1 ], %g2
40004d44:	81 c7 e0 08 	ret 
40004d48:	81 e8 00 00 	restore 
40004d4c:	83 28 e0 02 	sll  %g3, 2, %g1
40004d50:	88 10 00 1d 	mov  %i5, %g4
40004d54:	86 00 e0 01 	inc  %g3
40004d58:	80 a0 e0 80 	cmp  %g3, 0x80
40004d5c:	12 bf ff c2 	bne  40004c64 <gen_tf+0x44>
40004d60:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
40004d64:	10 bf ff d5 	b  40004cb8 <gen_tf+0x98>
40004d68:	b8 10 20 00 	clr  %i4
40004d6c:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40004d70:	95 a0 1a 48 	fdtoi  %f8, %f10
40004d74:	d5 27 b9 fc 	st  %f10, [ %fp + -1540 ]
40004d78:	fa 07 b9 fc 	ld  [ %fp + -1540 ], %i5
40004d7c:	10 bf ff b6 	b  40004c54 <gen_tf+0x34>
40004d80:	ba 1f 40 01 	xor  %i5, %g1, %i5

40004d84 <ntt_256>:
40004d84:	9d e3 bb a0 	save  %sp, -1120, %sp
40004d88:	82 10 20 00 	clr  %g1
40004d8c:	84 10 00 18 	mov  %i0, %g2
40004d90:	b8 07 bc 00 	add  %fp, -1024, %i4
40004d94:	ba 07 be 00 	add  %fp, -512, %i5
40004d98:	c8 00 80 00 	ld  [ %g2 ], %g4
40004d9c:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40004da0:	c8 27 00 01 	st  %g4, [ %i4 + %g1 ]
40004da4:	c6 27 40 01 	st  %g3, [ %i5 + %g1 ]
40004da8:	82 00 60 04 	add  %g1, 4, %g1
40004dac:	80 a0 62 00 	cmp  %g1, 0x200
40004db0:	12 bf ff fa 	bne  40004d98 <ntt_256+0x14>
40004db4:	84 00 a0 08 	add  %g2, 8, %g2
40004db8:	90 10 00 1c 	mov  %i4, %o0
40004dbc:	7f ff ff 43 	call  40004ac8 <ct_ntt>
40004dc0:	92 10 00 19 	mov  %i1, %o1
40004dc4:	90 10 00 1d 	mov  %i5, %o0
40004dc8:	7f ff ff 40 	call  40004ac8 <ct_ntt>
40004dcc:	92 10 00 19 	mov  %i1, %o1
40004dd0:	82 10 20 00 	clr  %g1
40004dd4:	c4 07 00 01 	ld  [ %i4 + %g1 ], %g2
40004dd8:	c4 26 00 01 	st  %g2, [ %i0 + %g1 ]
40004ddc:	c6 07 40 01 	ld  [ %i5 + %g1 ], %g3
40004de0:	84 06 00 01 	add  %i0, %g1, %g2
40004de4:	82 00 60 04 	add  %g1, 4, %g1
40004de8:	80 a0 62 00 	cmp  %g1, 0x200
40004dec:	12 bf ff fa 	bne  40004dd4 <ntt_256+0x50>
40004df0:	c6 20 a2 00 	st  %g3, [ %g2 + 0x200 ]
40004df4:	81 c7 e0 08 	ret 
40004df8:	81 e8 00 00 	restore 

40004dfc <__ieee754_log2>:
40004dfc:	9d e3 bf 90 	save  %sp, -112, %sp
40004e00:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40004e04:	2f 00 00 32 	sethi  %hi(0xc800), %l7
40004e08:	40 00 18 7e 	call  4000b000 <__sparc_get_pc_thunk.l7>
40004e0c:	ae 05 e2 a0 	add  %l7, 0x2a0, %l7	! caa0 <__DYNAMIC+0xcaa0>
40004e10:	09 00 03 ff 	sethi  %hi(0xffc00), %g4
40004e14:	88 11 23 ff 	or  %g4, 0x3ff, %g4	! fffff <__DYNAMIC+0xfffff>
40004e18:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40004e1c:	80 a6 00 04 	cmp  %i0, %g4
40004e20:	14 80 00 1e 	bg  40004e98 <__ieee754_log2+0x9c>
40004e24:	84 10 00 18 	mov  %i0, %g2
40004e28:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40004e2c:	84 2e 00 02 	andn  %i0, %g2, %g2
40004e30:	80 90 80 19 	orcc  %g2, %i1, %g0
40004e34:	32 80 00 0a 	bne,a   40004e5c <__ieee754_log2+0x60>
40004e38:	80 a6 20 00 	cmp  %i0, 0
40004e3c:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
40004e40:	03 00 00 00 	sethi  %hi(0), %g1
40004e44:	82 18 7f 68 	xor  %g1, -152, %g1
40004e48:	82 05 c0 01 	add  %l7, %g1, %g1
40004e4c:	c1 18 40 00 	ldd  [ %g1 ], %f0
40004e50:	81 a0 09 c8 	fdivd  %f0, %f8, %f0
40004e54:	81 c7 e0 08 	ret 
40004e58:	81 e8 00 00 	restore 
40004e5c:	16 80 00 06 	bge  40004e74 <__ieee754_log2+0x78>
40004e60:	03 00 00 00 	sethi  %hi(0), %g1
40004e64:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
40004e68:	81 a2 09 c8 	fdivd  %f8, %f8, %f0
40004e6c:	81 c7 e0 08 	ret 
40004e70:	81 e8 00 00 	restore 
40004e74:	82 18 7f 70 	xor  %g1, -144, %g1
40004e78:	82 05 c0 01 	add  %l7, %g1, %g1
40004e7c:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004e80:	82 10 3f ca 	mov  -54, %g1
40004e84:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
40004e88:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40004e8c:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
40004e90:	10 80 00 03 	b  40004e9c <__ieee754_log2+0xa0>
40004e94:	84 10 00 1c 	mov  %i4, %g2
40004e98:	82 10 20 00 	clr  %g1
40004e9c:	07 1f fb ff 	sethi  %hi(0x7feffc00), %g3
40004ea0:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fefffff <ajit_global_sw_trap_handlers+0x3feedd6f>
40004ea4:	80 a0 80 03 	cmp  %g2, %g3
40004ea8:	04 80 00 05 	ble  40004ebc <__ieee754_log2+0xc0>
40004eac:	09 00 04 00 	sethi  %hi(0x100000), %g4
40004eb0:	81 a2 08 48 	faddd  %f8, %f8, %f0
40004eb4:	81 c7 e0 08 	ret 
40004eb8:	81 e8 00 00 	restore 
40004ebc:	bb 38 a0 14 	sra  %g2, 0x14, %i5
40004ec0:	07 00 03 ff 	sethi  %hi(0xffc00), %g3
40004ec4:	ba 07 7c 01 	add  %i5, -1023, %i5
40004ec8:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40004ecc:	ba 00 40 1d 	add  %g1, %i5, %i5
40004ed0:	84 08 80 03 	and  %g2, %g3, %g2
40004ed4:	03 00 02 57 	sethi  %hi(0x95c00), %g1
40004ed8:	82 10 63 64 	or  %g1, 0x364, %g1	! 95f64 <__DYNAMIC+0x95f64>
40004edc:	82 00 80 01 	add  %g2, %g1, %g1
40004ee0:	82 08 40 04 	and  %g1, %g4, %g1
40004ee4:	09 0f fc 00 	sethi  %hi(0x3ff00000), %g4
40004ee8:	88 18 40 04 	xor  %g1, %g4, %g4
40004eec:	88 11 00 02 	or  %g4, %g2, %g4
40004ef0:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
40004ef4:	89 38 60 14 	sra  %g1, 0x14, %g4
40004ef8:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
40004efc:	88 07 40 04 	add  %i5, %g4, %g4
40004f00:	03 00 00 00 	sethi  %hi(0), %g1
40004f04:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
40004f08:	82 18 7f 00 	xor  %g1, -256, %g1
40004f0c:	d5 07 bf f4 	ld  [ %fp + -12 ], %f10
40004f10:	82 05 c0 01 	add  %l7, %g1, %g1
40004f14:	81 a0 19 0a 	fitod  %f10, %f0
40004f18:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004f1c:	82 00 a0 02 	add  %g2, 2, %g1
40004f20:	86 08 40 03 	and  %g1, %g3, %g3
40004f24:	80 a0 e0 02 	cmp  %g3, 2
40004f28:	14 80 00 1c 	bg  40004f98 <__ieee754_log2+0x19c>
40004f2c:	91 a2 08 ca 	fsubd  %f8, %f10, %f8
40004f30:	03 00 00 00 	sethi  %hi(0), %g1
40004f34:	82 18 7e 90 	xor  %g1, -368, %g1
40004f38:	82 05 c0 01 	add  %l7, %g1, %g1
40004f3c:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004f40:	81 aa 0a 4a 	fcmpd  %f8, %f10
40004f44:	01 00 00 00 	nop 
40004f48:	13 bf ff c3 	fbe  40004e54 <__ieee754_log2+0x58>
40004f4c:	03 00 00 00 	sethi  %hi(0), %g1
40004f50:	82 18 7f 78 	xor  %g1, -136, %g1
40004f54:	82 05 c0 01 	add  %l7, %g1, %g1
40004f58:	99 a2 09 48 	fmuld  %f8, %f8, %f12
40004f5c:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004f60:	03 00 00 00 	sethi  %hi(0), %g1
40004f64:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
40004f68:	82 18 7e 80 	xor  %g1, -384, %g1
40004f6c:	82 05 c0 01 	add  %l7, %g1, %g1
40004f70:	dd 18 40 00 	ldd  [ %g1 ], %f14
40004f74:	95 a3 88 ca 	fsubd  %f14, %f10, %f10
40004f78:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
40004f7c:	03 00 00 00 	sethi  %hi(0), %g1
40004f80:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40004f84:	82 18 7e d8 	xor  %g1, -296, %g1
40004f88:	82 05 c0 01 	add  %l7, %g1, %g1
40004f8c:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004f90:	10 80 00 4e 	b  400050c8 <__ieee754_log2+0x2cc>
40004f94:	91 a2 09 ca 	fdivd  %f8, %f10, %f8
40004f98:	03 00 00 00 	sethi  %hi(0), %g1
40004f9c:	82 18 7e e0 	xor  %g1, -288, %g1
40004fa0:	82 05 c0 01 	add  %l7, %g1, %g1
40004fa4:	d9 18 40 00 	ldd  [ %g1 ], %f12
40004fa8:	03 00 00 00 	sethi  %hi(0), %g1
40004fac:	82 18 7f 80 	xor  %g1, -128, %g1
40004fb0:	82 05 c0 01 	add  %l7, %g1, %g1
40004fb4:	e1 18 40 00 	ldd  [ %g1 ], %f16
40004fb8:	03 00 00 00 	sethi  %hi(0), %g1
40004fbc:	82 18 7f 88 	xor  %g1, -120, %g1
40004fc0:	82 05 c0 01 	add  %l7, %g1, %g1
40004fc4:	e5 18 40 00 	ldd  [ %g1 ], %f18
40004fc8:	03 00 00 00 	sethi  %hi(0), %g1
40004fcc:	82 18 7f 90 	xor  %g1, -112, %g1
40004fd0:	82 05 c0 01 	add  %l7, %g1, %g1
40004fd4:	99 a2 08 4c 	faddd  %f8, %f12, %f12
40004fd8:	99 a2 09 cc 	fdivd  %f8, %f12, %f12
40004fdc:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40004fe0:	95 a3 89 4e 	fmuld  %f14, %f14, %f10
40004fe4:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40004fe8:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40004fec:	e5 18 40 00 	ldd  [ %g1 ], %f18
40004ff0:	03 00 00 00 	sethi  %hi(0), %g1
40004ff4:	82 18 7f 98 	xor  %g1, -104, %g1
40004ff8:	82 05 c0 01 	add  %l7, %g1, %g1
40004ffc:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40005000:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40005004:	e5 18 40 00 	ldd  [ %g1 ], %f18
40005008:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
4000500c:	03 00 00 00 	sethi  %hi(0), %g1
40005010:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40005014:	82 18 7f a0 	xor  %g1, -96, %g1
40005018:	82 05 c0 01 	add  %l7, %g1, %g1
4000501c:	9d a3 89 50 	fmuld  %f14, %f16, %f14
40005020:	e1 18 40 00 	ldd  [ %g1 ], %f16
40005024:	03 00 00 00 	sethi  %hi(0), %g1
40005028:	82 18 7f a8 	xor  %g1, -88, %g1
4000502c:	82 05 c0 01 	add  %l7, %g1, %g1
40005030:	e5 18 40 00 	ldd  [ %g1 ], %f18
40005034:	03 00 00 00 	sethi  %hi(0), %g1
40005038:	82 18 7f b0 	xor  %g1, -80, %g1
4000503c:	82 05 c0 01 	add  %l7, %g1, %g1
40005040:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40005044:	07 3f fe 7a 	sethi  %hi(0xfff9e800), %g3
40005048:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4000504c:	86 10 e3 86 	or  %g3, 0x386, %g3
40005050:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
40005054:	86 00 80 03 	add  %g2, %g3, %g3
40005058:	e5 18 40 00 	ldd  [ %g1 ], %f18
4000505c:	03 00 01 ae 	sethi  %hi(0x6b800), %g1
40005060:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40005064:	82 10 60 51 	or  %g1, 0x51, %g1
40005068:	95 a2 89 50 	fmuld  %f10, %f16, %f10
4000506c:	84 20 40 02 	sub  %g1, %g2, %g2
40005070:	80 90 80 03 	orcc  %g2, %g3, %g0
40005074:	04 80 00 0d 	ble  400050a8 <__ieee754_log2+0x2ac>
40005078:	95 a3 88 4a 	faddd  %f14, %f10, %f10
4000507c:	03 00 00 00 	sethi  %hi(0), %g1
40005080:	82 18 7e 80 	xor  %g1, -384, %g1
40005084:	82 05 c0 01 	add  %l7, %g1, %g1
40005088:	e1 18 40 00 	ldd  [ %g1 ], %f16
4000508c:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
40005090:	a1 a4 09 48 	fmuld  %f16, %f8, %f16
40005094:	95 a4 08 4a 	faddd  %f16, %f10, %f10
40005098:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
4000509c:	a1 a4 08 cc 	fsubd  %f16, %f12, %f16
400050a0:	10 80 00 05 	b  400050b4 <__ieee754_log2+0x2b8>
400050a4:	91 a4 08 c8 	fsubd  %f16, %f8, %f8
400050a8:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
400050ac:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
400050b0:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
400050b4:	03 00 00 00 	sethi  %hi(0), %g1
400050b8:	82 18 7e d8 	xor  %g1, -296, %g1
400050bc:	82 05 c0 01 	add  %l7, %g1, %g1
400050c0:	dd 18 40 00 	ldd  [ %g1 ], %f14
400050c4:	91 a2 09 ce 	fdivd  %f8, %f14, %f8
400050c8:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
400050cc:	81 c7 e0 08 	ret 
400050d0:	81 e8 00 00 	restore 
400050d4:	80 8a 60 01 	btst  1, %o1
400050d8:	02 80 00 08 	be  400050f8 <__ieee754_log2+0x2fc>
400050dc:	80 8a 60 02 	btst  2, %o1
400050e0:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
400050e4:	92 22 60 01 	dec  %o1
400050e8:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400050ec:	94 22 a0 01 	dec  %o2
400050f0:	02 80 00 1a 	be  40005158 <__GI_memmove+0x3c>
400050f4:	90 22 20 01 	dec  %o0
400050f8:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
400050fc:	92 22 60 02 	sub  %o1, 2, %o1
40005100:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40005104:	94 22 a0 02 	sub  %o2, 2, %o2
40005108:	10 80 00 14 	b  40005158 <__GI_memmove+0x3c>
4000510c:	90 22 20 02 	sub  %o0, 2, %o0

40005110 <bcopy>:
40005110:	96 10 00 08 	mov  %o0, %o3
40005114:	90 10 00 09 	mov  %o1, %o0
40005118:	92 10 00 0b 	mov  %o3, %o1

4000511c <__GI_memmove>:
4000511c:	80 a2 00 09 	cmp  %o0, %o1
40005120:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
40005124:	08 80 01 79 	bleu  40005708 <__GI_memcpy+0x8>
40005128:	98 22 00 09 	sub  %o0, %o1, %o4
4000512c:	96 02 40 0a 	add  %o1, %o2, %o3
40005130:	80 a2 c0 08 	cmp  %o3, %o0
40005134:	08 80 01 76 	bleu  4000570c <__GI_memcpy+0xc>
40005138:	9a 8b 20 03 	andcc  %o4, 3, %o5
4000513c:	92 02 40 0a 	add  %o1, %o2, %o1
40005140:	90 02 00 0a 	add  %o0, %o2, %o0
40005144:	12 80 00 f9 	bne  40005528 <__GI_memmove+0x40c>
40005148:	80 a2 a0 0f 	cmp  %o2, 0xf
4000514c:	08 80 00 eb 	bleu  400054f8 <__GI_memmove+0x3dc>
40005150:	80 8a 60 03 	btst  3, %o1
40005154:	12 bf ff e0 	bne  400050d4 <__ieee754_log2+0x2d8>
40005158:	80 8a 60 04 	btst  4, %o1
4000515c:	02 80 00 07 	be  40005178 <__GI_memmove+0x5c>
40005160:	82 10 00 0a 	mov  %o2, %g1
40005164:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40005168:	82 20 60 04 	sub  %g1, 4, %g1
4000516c:	d8 22 3f fc 	st  %o4, [ %o0 + -4 ]
40005170:	92 22 60 04 	sub  %o1, 4, %o1
40005174:	90 22 20 04 	sub  %o0, 4, %o0
40005178:	8c 88 7f 80 	andcc  %g1, -128, %g6
4000517c:	02 80 00 37 	be  40005258 <__GI_memmove+0x13c>
40005180:	80 8a 20 04 	btst  4, %o0
40005184:	02 80 00 84 	be  40005394 <__GI_memmove+0x278>
40005188:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
4000518c:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40005190:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005194:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005198:	d4 22 3f e0 	st  %o2, [ %o0 + -32 ]
4000519c:	d6 22 3f e4 	st  %o3, [ %o0 + -28 ]
400051a0:	d8 22 3f e8 	st  %o4, [ %o0 + -24 ]
400051a4:	da 22 3f ec 	st  %o5, [ %o0 + -20 ]
400051a8:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
400051ac:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
400051b0:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
400051b4:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
400051b8:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
400051bc:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
400051c0:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
400051c4:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
400051c8:	d4 22 3f c0 	st  %o2, [ %o0 + -64 ]
400051cc:	d6 22 3f c4 	st  %o3, [ %o0 + -60 ]
400051d0:	d8 22 3f c8 	st  %o4, [ %o0 + -56 ]
400051d4:	da 22 3f cc 	st  %o5, [ %o0 + -52 ]
400051d8:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
400051dc:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
400051e0:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
400051e4:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
400051e8:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
400051ec:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
400051f0:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
400051f4:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
400051f8:	d4 22 3f a0 	st  %o2, [ %o0 + -96 ]
400051fc:	d6 22 3f a4 	st  %o3, [ %o0 + -92 ]
40005200:	d8 22 3f a8 	st  %o4, [ %o0 + -88 ]
40005204:	da 22 3f ac 	st  %o5, [ %o0 + -84 ]
40005208:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
4000520c:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
40005210:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40005214:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
40005218:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
4000521c:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
40005220:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40005224:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005228:	d4 22 3f 80 	st  %o2, [ %o0 + -128 ]
4000522c:	d6 22 3f 84 	st  %o3, [ %o0 + -124 ]
40005230:	d8 22 3f 88 	st  %o4, [ %o0 + -120 ]
40005234:	da 22 3f 8c 	st  %o5, [ %o0 + -116 ]
40005238:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
4000523c:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
40005240:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40005244:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40005248:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
4000524c:	92 22 60 80 	sub  %o1, 0x80, %o1
40005250:	12 bf ff ce 	bne  40005188 <__GI_memmove+0x6c>
40005254:	90 22 20 80 	sub  %o0, 0x80, %o0
40005258:	8c 88 60 70 	andcc  %g1, 0x70, %g6
4000525c:	02 80 00 34 	be  4000532c <__GI_memmove+0x210>
40005260:	80 88 60 08 	btst  8, %g1
40005264:	99 31 a0 01 	srl  %g6, 1, %o4
40005268:	84 10 00 0f 	mov  %o7, %g2
4000526c:	98 01 80 0c 	add  %g6, %o4, %o4
40005270:	40 00 05 3d 	call  40006764 <__GI_memcpy+0x1064>
40005274:	92 22 40 06 	sub  %o1, %g6, %o1
40005278:	9e 10 00 02 	mov  %g2, %o7
4000527c:	81 c3 60 bc 	jmp  %o5 + 0xbc
40005280:	90 22 00 06 	sub  %o0, %g6, %o0
40005284:	c4 1a 60 60 	ldd  [ %o1 + 0x60 ], %g2
40005288:	c8 1a 60 68 	ldd  [ %o1 + 0x68 ], %g4
4000528c:	c4 22 20 60 	st  %g2, [ %o0 + 0x60 ]
40005290:	c6 22 20 64 	st  %g3, [ %o0 + 0x64 ]
40005294:	c8 22 20 68 	st  %g4, [ %o0 + 0x68 ]
40005298:	ca 22 20 6c 	st  %g5, [ %o0 + 0x6c ]
4000529c:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
400052a0:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
400052a4:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
400052a8:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
400052ac:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
400052b0:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
400052b4:	c4 1a 60 40 	ldd  [ %o1 + 0x40 ], %g2
400052b8:	c8 1a 60 48 	ldd  [ %o1 + 0x48 ], %g4
400052bc:	c4 22 20 40 	st  %g2, [ %o0 + 0x40 ]
400052c0:	c6 22 20 44 	st  %g3, [ %o0 + 0x44 ]
400052c4:	c8 22 20 48 	st  %g4, [ %o0 + 0x48 ]
400052c8:	ca 22 20 4c 	st  %g5, [ %o0 + 0x4c ]
400052cc:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
400052d0:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
400052d4:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
400052d8:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
400052dc:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
400052e0:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
400052e4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400052e8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400052ec:	c4 22 20 20 	st  %g2, [ %o0 + 0x20 ]
400052f0:	c6 22 20 24 	st  %g3, [ %o0 + 0x24 ]
400052f4:	c8 22 20 28 	st  %g4, [ %o0 + 0x28 ]
400052f8:	ca 22 20 2c 	st  %g5, [ %o0 + 0x2c ]
400052fc:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005300:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005304:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
40005308:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
4000530c:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
40005310:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40005314:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005318:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000531c:	c4 22 20 00 	st  %g2, [ %o0 ]
40005320:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40005324:	c8 22 20 08 	st  %g4, [ %o0 + 8 ]
40005328:	ca 22 20 0c 	st  %g5, [ %o0 + 0xc ]
4000532c:	02 80 00 07 	be  40005348 <__GI_memmove+0x22c>
40005330:	80 88 60 04 	btst  4, %g1
40005334:	c4 1a 7f f8 	ldd  [ %o1 + -8 ], %g2
40005338:	90 22 20 08 	sub  %o0, 8, %o0
4000533c:	92 22 60 08 	sub  %o1, 8, %o1
40005340:	c4 22 00 00 	st  %g2, [ %o0 ]
40005344:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40005348:	02 80 00 06 	be  40005360 <__GI_memmove+0x244>
4000534c:	80 88 60 02 	btst  2, %g1
40005350:	c4 02 7f fc 	ld  [ %o1 + -4 ], %g2
40005354:	92 22 60 04 	sub  %o1, 4, %o1
40005358:	c4 22 3f fc 	st  %g2, [ %o0 + -4 ]
4000535c:	90 22 20 04 	sub  %o0, 4, %o0
40005360:	02 80 00 06 	be  40005378 <__GI_memmove+0x25c>
40005364:	80 88 60 01 	btst  1, %g1
40005368:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
4000536c:	92 22 60 02 	sub  %o1, 2, %o1
40005370:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40005374:	90 22 20 02 	sub  %o0, 2, %o0
40005378:	02 80 00 04 	be  40005388 <__GI_memmove+0x26c>
4000537c:	01 00 00 00 	nop 
40005380:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40005384:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005388:	81 c3 e0 08 	retl 
4000538c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005390:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40005394:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40005398:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
4000539c:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
400053a0:	d4 3a 3f e0 	std  %o2, [ %o0 + -32 ]
400053a4:	d8 3a 3f e8 	std  %o4, [ %o0 + -24 ]
400053a8:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
400053ac:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
400053b0:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
400053b4:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
400053b8:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
400053bc:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
400053c0:	d4 3a 3f c0 	std  %o2, [ %o0 + -64 ]
400053c4:	d8 3a 3f c8 	std  %o4, [ %o0 + -56 ]
400053c8:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
400053cc:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
400053d0:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
400053d4:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
400053d8:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
400053dc:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
400053e0:	d4 3a 3f a0 	std  %o2, [ %o0 + -96 ]
400053e4:	d8 3a 3f a8 	std  %o4, [ %o0 + -88 ]
400053e8:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
400053ec:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
400053f0:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
400053f4:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
400053f8:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
400053fc:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005400:	d4 3a 3f 80 	std  %o2, [ %o0 + -128 ]
40005404:	d8 3a 3f 88 	std  %o4, [ %o0 + -120 ]
40005408:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
4000540c:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40005410:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005414:	92 22 60 80 	sub  %o1, 0x80, %o1
40005418:	12 bf ff de 	bne  40005390 <__GI_memmove+0x274>
4000541c:	90 22 20 80 	sub  %o0, 0x80, %o0
40005420:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005424:	02 bf ff c2 	be  4000532c <__GI_memmove+0x210>
40005428:	80 88 60 08 	btst  8, %g1
4000542c:	99 31 a0 01 	srl  %g6, 1, %o4
40005430:	84 10 00 0f 	mov  %o7, %g2
40005434:	98 01 80 0c 	add  %g6, %o4, %o4
40005438:	40 00 04 cb 	call  40006764 <__GI_memcpy+0x1064>
4000543c:	92 22 40 06 	sub  %o1, %g6, %o1
40005440:	9e 10 00 02 	mov  %g2, %o7
40005444:	81 c3 7e f4 	jmp  %o5 + -268
40005448:	90 22 00 06 	sub  %o0, %g6, %o0
4000544c:	96 0a a0 0e 	and  %o2, 0xe, %o3
40005450:	84 10 00 0f 	mov  %o7, %g2
40005454:	99 2a e0 03 	sll  %o3, 3, %o4
40005458:	90 22 00 0b 	sub  %o0, %o3, %o0
4000545c:	40 00 04 c2 	call  40006764 <__GI_memcpy+0x1064>
40005460:	92 22 40 0b 	sub  %o1, %o3, %o1
40005464:	9e 10 00 02 	mov  %g2, %o7
40005468:	81 c3 60 84 	jmp  %o5 + 0x84
4000546c:	80 8a a0 01 	btst  1, %o2
40005470:	c4 0a 60 0c 	ldub  [ %o1 + 0xc ], %g2
40005474:	c6 0a 60 0d 	ldub  [ %o1 + 0xd ], %g3
40005478:	c4 2a 20 0c 	stb  %g2, [ %o0 + 0xc ]
4000547c:	c6 2a 20 0d 	stb  %g3, [ %o0 + 0xd ]
40005480:	c4 0a 60 0a 	ldub  [ %o1 + 0xa ], %g2
40005484:	c6 0a 60 0b 	ldub  [ %o1 + 0xb ], %g3
40005488:	c4 2a 20 0a 	stb  %g2, [ %o0 + 0xa ]
4000548c:	c6 2a 20 0b 	stb  %g3, [ %o0 + 0xb ]
40005490:	c4 0a 60 08 	ldub  [ %o1 + 8 ], %g2
40005494:	c6 0a 60 09 	ldub  [ %o1 + 9 ], %g3
40005498:	c4 2a 20 08 	stb  %g2, [ %o0 + 8 ]
4000549c:	c6 2a 20 09 	stb  %g3, [ %o0 + 9 ]
400054a0:	c4 0a 60 06 	ldub  [ %o1 + 6 ], %g2
400054a4:	c6 0a 60 07 	ldub  [ %o1 + 7 ], %g3
400054a8:	c4 2a 20 06 	stb  %g2, [ %o0 + 6 ]
400054ac:	c6 2a 20 07 	stb  %g3, [ %o0 + 7 ]
400054b0:	c4 0a 60 04 	ldub  [ %o1 + 4 ], %g2
400054b4:	c6 0a 60 05 	ldub  [ %o1 + 5 ], %g3
400054b8:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
400054bc:	c6 2a 20 05 	stb  %g3, [ %o0 + 5 ]
400054c0:	c4 0a 60 02 	ldub  [ %o1 + 2 ], %g2
400054c4:	c6 0a 60 03 	ldub  [ %o1 + 3 ], %g3
400054c8:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
400054cc:	c6 2a 20 03 	stb  %g3, [ %o0 + 3 ]
400054d0:	c4 0a 60 00 	ldub  [ %o1 ], %g2
400054d4:	c6 0a 60 01 	ldub  [ %o1 + 1 ], %g3
400054d8:	c4 2a 20 00 	stb  %g2, [ %o0 ]
400054dc:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
400054e0:	02 80 00 04 	be  400054f0 <__GI_memmove+0x3d4>
400054e4:	01 00 00 00 	nop 
400054e8:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
400054ec:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400054f0:	81 c3 e0 08 	retl 
400054f4:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400054f8:	12 bf ff d5 	bne  4000544c <__GI_memmove+0x330>
400054fc:	80 8a a0 08 	btst  8, %o2
40005500:	02 80 00 08 	be  40005520 <__GI_memmove+0x404>
40005504:	80 8a a0 04 	btst  4, %o2
40005508:	c4 02 7f f8 	ld  [ %o1 + -8 ], %g2
4000550c:	c6 02 7f fc 	ld  [ %o1 + -4 ], %g3
40005510:	92 22 60 08 	sub  %o1, 8, %o1
40005514:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
40005518:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
4000551c:	90 22 20 08 	sub  %o0, 8, %o0
40005520:	10 bf ff 8a 	b  40005348 <__GI_memmove+0x22c>
40005524:	82 10 00 0a 	mov  %o2, %g1
40005528:	80 a2 a0 0f 	cmp  %o2, 0xf
4000552c:	08 bf ff c8 	bleu  4000544c <__GI_memmove+0x330>
40005530:	80 8a 20 03 	btst  3, %o0
40005534:	02 80 00 11 	be  40005578 <__GI_memmove+0x45c>
40005538:	80 8a 20 01 	btst  1, %o0
4000553c:	02 80 00 08 	be  4000555c <__GI_memmove+0x440>
40005540:	80 8a 20 02 	btst  2, %o0
40005544:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40005548:	92 22 60 01 	dec  %o1
4000554c:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40005550:	90 22 20 01 	dec  %o0
40005554:	02 80 00 09 	be  40005578 <__GI_memmove+0x45c>
40005558:	94 22 a0 01 	dec  %o2
4000555c:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40005560:	92 22 60 02 	sub  %o1, 2, %o1
40005564:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40005568:	90 22 20 02 	sub  %o0, 2, %o0
4000556c:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005570:	94 22 a0 02 	sub  %o2, 2, %o2
40005574:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005578:	84 0a 60 03 	and  %o1, 3, %g2
4000557c:	92 0a 7f fc 	and  %o1, -4, %o1
40005580:	86 0a a0 0c 	and  %o2, 0xc, %g3
40005584:	92 02 60 04 	add  %o1, 4, %o1
40005588:	80 a0 e0 04 	cmp  %g3, 4
4000558c:	89 28 a0 03 	sll  %g2, 3, %g4
40005590:	84 10 20 20 	mov  0x20, %g2
40005594:	02 80 00 18 	be  400055f4 <__GI_memmove+0x4d8>
40005598:	8c 20 80 04 	sub  %g2, %g4, %g6
4000559c:	0a 80 00 10 	bcs  400055dc <__GI_memmove+0x4c0>
400055a0:	80 a0 e0 08 	cmp  %g3, 8
400055a4:	02 80 00 08 	be  400055c4 <__GI_memmove+0x4a8>
400055a8:	87 32 a0 02 	srl  %o2, 2, %g3
400055ac:	d6 02 7f fc 	ld  [ %o1 + -4 ], %o3
400055b0:	90 02 3f f8 	add  %o0, -8, %o0
400055b4:	d8 02 7f f8 	ld  [ %o1 + -8 ], %o4
400055b8:	92 02 7f f0 	add  %o1, -16, %o1
400055bc:	10 80 00 1e 	b  40005634 <__GI_memmove+0x518>
400055c0:	86 00 e0 01 	inc  %g3
400055c4:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
400055c8:	90 02 3f fc 	add  %o0, -4, %o0
400055cc:	c2 02 7f f8 	ld  [ %o1 + -8 ], %g1
400055d0:	92 02 7f f4 	add  %o1, -12, %o1
400055d4:	10 80 00 1d 	b  40005648 <__GI_memmove+0x52c>
400055d8:	86 00 e0 02 	add  %g3, 2, %g3
400055dc:	da 02 7f fc 	ld  [ %o1 + -4 ], %o5
400055e0:	90 02 3f f4 	add  %o0, -12, %o0
400055e4:	d6 02 7f f8 	ld  [ %o1 + -8 ], %o3
400055e8:	92 02 7f ec 	add  %o1, -20, %o1
400055ec:	10 80 00 0d 	b  40005620 <__GI_memmove+0x504>
400055f0:	87 32 a0 02 	srl  %o2, 2, %g3
400055f4:	c2 02 7f fc 	ld  [ %o1 + -4 ], %g1
400055f8:	87 32 a0 02 	srl  %o2, 2, %g3
400055fc:	da 02 7f f8 	ld  [ %o1 + -8 ], %o5
40005600:	92 02 7f e8 	add  %o1, -24, %o1
40005604:	90 02 3f f0 	add  %o0, -16, %o0
40005608:	86 00 ff ff 	add  %g3, -1, %g3
4000560c:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
40005610:	85 2b 40 04 	sll  %o5, %g4, %g2
40005614:	8b 30 40 06 	srl  %g1, %g6, %g5
40005618:	84 10 80 05 	or  %g2, %g5, %g2
4000561c:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005620:	d8 02 60 08 	ld  [ %o1 + 8 ], %o4
40005624:	85 2a c0 04 	sll  %o3, %g4, %g2
40005628:	8b 33 40 06 	srl  %o5, %g6, %g5
4000562c:	84 10 80 05 	or  %g2, %g5, %g2
40005630:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
40005634:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40005638:	85 2b 00 04 	sll  %o4, %g4, %g2
4000563c:	8b 32 c0 06 	srl  %o3, %g6, %g5
40005640:	84 10 80 05 	or  %g2, %g5, %g2
40005644:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005648:	da 02 40 00 	ld  [ %o1 ], %o5
4000564c:	85 28 40 04 	sll  %g1, %g4, %g2
40005650:	8b 33 00 06 	srl  %o4, %g6, %g5
40005654:	86 80 ff fc 	addcc  %g3, -4, %g3
40005658:	84 10 80 05 	or  %g2, %g5, %g2
4000565c:	92 02 7f f0 	add  %o1, -16, %o1
40005660:	c4 22 00 00 	st  %g2, [ %o0 ]
40005664:	90 02 3f f0 	add  %o0, -16, %o0
40005668:	32 bf ff ea 	bne,a   40005610 <__GI_memmove+0x4f4>
4000566c:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
40005670:	85 2b 40 04 	sll  %o5, %g4, %g2
40005674:	8b 30 40 06 	srl  %g1, %g6, %g5
40005678:	87 31 20 03 	srl  %g4, 3, %g3
4000567c:	84 10 80 05 	or  %g2, %g5, %g2
40005680:	92 02 40 03 	add  %o1, %g3, %o1
40005684:	80 8a a0 02 	btst  2, %o2
40005688:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
4000568c:	02 80 00 08 	be  400056ac <__GI_memmove+0x590>
40005690:	80 8a a0 01 	btst  1, %o2
40005694:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005698:	92 02 7f fe 	add  %o1, -2, %o1
4000569c:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
400056a0:	90 02 3f fe 	add  %o0, -2, %o0
400056a4:	ca 0a 60 10 	ldub  [ %o1 + 0x10 ], %g5
400056a8:	ca 2a 20 0c 	stb  %g5, [ %o0 + 0xc ]
400056ac:	02 80 00 04 	be  400056bc <__GI_memmove+0x5a0>
400056b0:	01 00 00 00 	nop 
400056b4:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
400056b8:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
400056bc:	81 c3 e0 08 	retl 
400056c0:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400056c4:	80 8a 60 01 	btst  1, %o1
400056c8:	02 80 00 08 	be  400056e8 <__GI_memmove+0x5cc>
400056cc:	80 8a 60 02 	btst  2, %o1
400056d0:	c4 0a 40 00 	ldub  [ %o1 ], %g2
400056d4:	92 02 60 01 	inc  %o1
400056d8:	c4 2a 00 00 	stb  %g2, [ %o0 ]
400056dc:	94 22 a0 01 	dec  %o2
400056e0:	12 80 00 10 	bne  40005720 <__GI_memcpy+0x20>
400056e4:	90 02 20 01 	inc  %o0
400056e8:	c4 12 40 00 	lduh  [ %o1 ], %g2
400056ec:	92 02 60 02 	add  %o1, 2, %o1
400056f0:	c4 32 00 00 	sth  %g2, [ %o0 ]
400056f4:	94 22 a0 02 	sub  %o2, 2, %o2
400056f8:	10 80 00 0a 	b  40005720 <__GI_memcpy+0x20>
400056fc:	90 02 20 02 	add  %o0, 2, %o0

40005700 <__GI_memcpy>:
40005700:	98 22 00 09 	sub  %o0, %o1, %o4
40005704:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
40005708:	9a 8b 20 03 	andcc  %o4, 3, %o5
4000570c:	12 80 00 f4 	bne  40005adc <__GI_memcpy+0x3dc>
40005710:	80 a2 a0 0f 	cmp  %o2, 0xf
40005714:	08 80 04 08 	bleu  40006734 <__GI_memcpy+0x1034>
40005718:	80 8a 60 03 	btst  3, %o1
4000571c:	12 bf ff ea 	bne  400056c4 <__GI_memmove+0x5a8>
40005720:	80 8a 60 04 	btst  4, %o1
40005724:	02 80 00 07 	be  40005740 <__GI_memcpy+0x40>
40005728:	82 10 00 0a 	mov  %o2, %g1
4000572c:	d8 02 40 00 	ld  [ %o1 ], %o4
40005730:	82 20 60 04 	sub  %g1, 4, %g1
40005734:	d8 22 00 00 	st  %o4, [ %o0 ]
40005738:	92 02 60 04 	add  %o1, 4, %o1
4000573c:	90 02 20 04 	add  %o0, 4, %o0
40005740:	8c 88 7f 80 	andcc  %g1, -128, %g6
40005744:	02 80 00 37 	be  40005820 <__GI_memcpy+0x120>
40005748:	80 8a 20 04 	btst  4, %o0
4000574c:	02 80 00 84 	be  4000595c <__GI_memcpy+0x25c>
40005750:	d4 1a 60 00 	ldd  [ %o1 ], %o2
40005754:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
40005758:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000575c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005760:	d4 22 20 00 	st  %o2, [ %o0 ]
40005764:	d6 22 20 04 	st  %o3, [ %o0 + 4 ]
40005768:	d8 22 20 08 	st  %o4, [ %o0 + 8 ]
4000576c:	da 22 20 0c 	st  %o5, [ %o0 + 0xc ]
40005770:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
40005774:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
40005778:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
4000577c:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40005780:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
40005784:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005788:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000578c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005790:	d4 22 20 20 	st  %o2, [ %o0 + 0x20 ]
40005794:	d6 22 20 24 	st  %o3, [ %o0 + 0x24 ]
40005798:	d8 22 20 28 	st  %o4, [ %o0 + 0x28 ]
4000579c:	da 22 20 2c 	st  %o5, [ %o0 + 0x2c ]
400057a0:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
400057a4:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
400057a8:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
400057ac:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
400057b0:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
400057b4:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
400057b8:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
400057bc:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
400057c0:	d4 22 20 40 	st  %o2, [ %o0 + 0x40 ]
400057c4:	d6 22 20 44 	st  %o3, [ %o0 + 0x44 ]
400057c8:	d8 22 20 48 	st  %o4, [ %o0 + 0x48 ]
400057cc:	da 22 20 4c 	st  %o5, [ %o0 + 0x4c ]
400057d0:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
400057d4:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
400057d8:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
400057dc:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
400057e0:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
400057e4:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
400057e8:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
400057ec:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
400057f0:	d4 22 20 60 	st  %o2, [ %o0 + 0x60 ]
400057f4:	d6 22 20 64 	st  %o3, [ %o0 + 0x64 ]
400057f8:	d8 22 20 68 	st  %o4, [ %o0 + 0x68 ]
400057fc:	da 22 20 6c 	st  %o5, [ %o0 + 0x6c ]
40005800:	c4 22 20 70 	st  %g2, [ %o0 + 0x70 ]
40005804:	c6 22 20 74 	st  %g3, [ %o0 + 0x74 ]
40005808:	c8 22 20 78 	st  %g4, [ %o0 + 0x78 ]
4000580c:	ca 22 20 7c 	st  %g5, [ %o0 + 0x7c ]
40005810:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005814:	92 02 60 80 	add  %o1, 0x80, %o1
40005818:	12 bf ff ce 	bne  40005750 <__GI_memcpy+0x50>
4000581c:	90 02 20 80 	add  %o0, 0x80, %o0
40005820:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005824:	02 80 00 34 	be  400058f4 <__GI_memcpy+0x1f4>
40005828:	80 88 60 08 	btst  8, %g1
4000582c:	99 31 a0 01 	srl  %g6, 1, %o4
40005830:	84 10 00 0f 	mov  %o7, %g2
40005834:	98 01 80 0c 	add  %g6, %o4, %o4
40005838:	92 02 40 06 	add  %o1, %g6, %o1
4000583c:	40 00 03 ca 	call  40006764 <__GI_memcpy+0x1064>
40005840:	90 02 00 06 	add  %o0, %g6, %o0
40005844:	81 c3 60 b8 	jmp  %o5 + 0xb8
40005848:	9e 10 00 02 	mov  %g2, %o7
4000584c:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40005850:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005854:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
40005858:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
4000585c:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40005860:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40005864:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
40005868:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
4000586c:	c4 22 3f a0 	st  %g2, [ %o0 + -96 ]
40005870:	c6 22 3f a4 	st  %g3, [ %o0 + -92 ]
40005874:	c8 22 3f a8 	st  %g4, [ %o0 + -88 ]
40005878:	ca 22 3f ac 	st  %g5, [ %o0 + -84 ]
4000587c:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005880:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40005884:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
40005888:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
4000588c:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40005890:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
40005894:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
40005898:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
4000589c:	c4 22 3f c0 	st  %g2, [ %o0 + -64 ]
400058a0:	c6 22 3f c4 	st  %g3, [ %o0 + -60 ]
400058a4:	c8 22 3f c8 	st  %g4, [ %o0 + -56 ]
400058a8:	ca 22 3f cc 	st  %g5, [ %o0 + -52 ]
400058ac:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
400058b0:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
400058b4:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
400058b8:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
400058bc:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
400058c0:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
400058c4:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
400058c8:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
400058cc:	c4 22 3f e0 	st  %g2, [ %o0 + -32 ]
400058d0:	c6 22 3f e4 	st  %g3, [ %o0 + -28 ]
400058d4:	c8 22 3f e8 	st  %g4, [ %o0 + -24 ]
400058d8:	ca 22 3f ec 	st  %g5, [ %o0 + -20 ]
400058dc:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
400058e0:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
400058e4:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
400058e8:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
400058ec:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
400058f0:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
400058f4:	02 80 00 07 	be  40005910 <__GI_memcpy+0x210>
400058f8:	80 88 60 04 	btst  4, %g1
400058fc:	c4 1a 40 00 	ldd  [ %o1 ], %g2
40005900:	90 02 20 08 	add  %o0, 8, %o0
40005904:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
40005908:	92 02 60 08 	add  %o1, 8, %o1
4000590c:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
40005910:	02 80 00 06 	be  40005928 <__GI_memcpy+0x228>
40005914:	80 88 60 02 	btst  2, %g1
40005918:	c4 02 40 00 	ld  [ %o1 ], %g2
4000591c:	92 02 60 04 	add  %o1, 4, %o1
40005920:	c4 22 00 00 	st  %g2, [ %o0 ]
40005924:	90 02 20 04 	add  %o0, 4, %o0
40005928:	02 80 00 06 	be  40005940 <__GI_memcpy+0x240>
4000592c:	80 88 60 01 	btst  1, %g1
40005930:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005934:	92 02 60 02 	add  %o1, 2, %o1
40005938:	c4 32 00 00 	sth  %g2, [ %o0 ]
4000593c:	90 02 20 02 	add  %o0, 2, %o0
40005940:	02 80 00 04 	be  40005950 <__GI_memcpy+0x250>
40005944:	01 00 00 00 	nop 
40005948:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000594c:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005950:	81 c3 e0 08 	retl 
40005954:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005958:	d4 1a 60 00 	ldd  [ %o1 ], %o2
4000595c:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
40005960:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005964:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005968:	d4 3a 20 00 	std  %o2, [ %o0 ]
4000596c:	d8 3a 20 08 	std  %o4, [ %o0 + 8 ]
40005970:	c4 3a 20 10 	std  %g2, [ %o0 + 0x10 ]
40005974:	c8 3a 20 18 	std  %g4, [ %o0 + 0x18 ]
40005978:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
4000597c:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005980:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005984:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005988:	d4 3a 20 20 	std  %o2, [ %o0 + 0x20 ]
4000598c:	d8 3a 20 28 	std  %o4, [ %o0 + 0x28 ]
40005990:	c4 3a 20 30 	std  %g2, [ %o0 + 0x30 ]
40005994:	c8 3a 20 38 	std  %g4, [ %o0 + 0x38 ]
40005998:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
4000599c:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
400059a0:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
400059a4:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
400059a8:	d4 3a 20 40 	std  %o2, [ %o0 + 0x40 ]
400059ac:	d8 3a 20 48 	std  %o4, [ %o0 + 0x48 ]
400059b0:	c4 3a 20 50 	std  %g2, [ %o0 + 0x50 ]
400059b4:	c8 3a 20 58 	std  %g4, [ %o0 + 0x58 ]
400059b8:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
400059bc:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
400059c0:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
400059c4:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
400059c8:	d4 3a 20 60 	std  %o2, [ %o0 + 0x60 ]
400059cc:	d8 3a 20 68 	std  %o4, [ %o0 + 0x68 ]
400059d0:	c4 3a 20 70 	std  %g2, [ %o0 + 0x70 ]
400059d4:	c8 3a 20 78 	std  %g4, [ %o0 + 0x78 ]
400059d8:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
400059dc:	92 02 60 80 	add  %o1, 0x80, %o1
400059e0:	12 bf ff de 	bne  40005958 <__GI_memcpy+0x258>
400059e4:	90 02 20 80 	add  %o0, 0x80, %o0
400059e8:	8c 88 60 70 	andcc  %g1, 0x70, %g6
400059ec:	02 80 00 24 	be  40005a7c <__GI_memcpy+0x37c>
400059f0:	80 88 60 08 	btst  8, %g1
400059f4:	84 10 00 0f 	mov  %o7, %g2
400059f8:	40 00 03 5d 	call  4000676c <__GI_memcpy+0x106c>
400059fc:	92 02 40 06 	add  %o1, %g6, %o1
40005a00:	9e 10 00 02 	mov  %g2, %o7
40005a04:	81 c3 60 84 	jmp  %o5 + 0x84
40005a08:	90 02 00 06 	add  %o0, %g6, %o0
40005a0c:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40005a10:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005a14:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40005a18:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40005a1c:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
40005a20:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
40005a24:	c4 3a 3f a0 	std  %g2, [ %o0 + -96 ]
40005a28:	c8 3a 3f a8 	std  %g4, [ %o0 + -88 ]
40005a2c:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005a30:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40005a34:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40005a38:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
40005a3c:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
40005a40:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
40005a44:	c4 3a 3f c0 	std  %g2, [ %o0 + -64 ]
40005a48:	c8 3a 3f c8 	std  %g4, [ %o0 + -56 ]
40005a4c:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005a50:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005a54:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40005a58:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40005a5c:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
40005a60:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
40005a64:	c4 3a 3f e0 	std  %g2, [ %o0 + -32 ]
40005a68:	c8 3a 3f e8 	std  %g4, [ %o0 + -24 ]
40005a6c:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005a70:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005a74:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40005a78:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40005a7c:	02 80 00 06 	be  40005a94 <__GI_memcpy+0x394>
40005a80:	80 88 60 04 	btst  4, %g1
40005a84:	c4 1a 40 00 	ldd  [ %o1 ], %g2
40005a88:	90 02 20 08 	add  %o0, 8, %o0
40005a8c:	c4 3a 3f f8 	std  %g2, [ %o0 + -8 ]
40005a90:	92 02 60 08 	add  %o1, 8, %o1
40005a94:	02 80 00 06 	be  40005aac <__GI_memcpy+0x3ac>
40005a98:	80 88 60 02 	btst  2, %g1
40005a9c:	c4 02 40 00 	ld  [ %o1 ], %g2
40005aa0:	92 02 60 04 	add  %o1, 4, %o1
40005aa4:	c4 22 00 00 	st  %g2, [ %o0 ]
40005aa8:	90 02 20 04 	add  %o0, 4, %o0
40005aac:	02 80 00 06 	be  40005ac4 <__GI_memcpy+0x3c4>
40005ab0:	80 88 60 01 	btst  1, %g1
40005ab4:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005ab8:	92 02 60 02 	add  %o1, 2, %o1
40005abc:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005ac0:	90 02 20 02 	add  %o0, 2, %o0
40005ac4:	02 80 00 04 	be  40005ad4 <__GI_memcpy+0x3d4>
40005ac8:	01 00 00 00 	nop 
40005acc:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005ad0:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005ad4:	81 c3 e0 08 	retl 
40005ad8:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005adc:	80 a2 a0 06 	cmp  %o2, 6
40005ae0:	08 80 02 ea 	bleu  40006688 <__GI_memcpy+0xf88>
40005ae4:	80 a2 a1 00 	cmp  %o2, 0x100
40005ae8:	1a 80 00 65 	bcc  40005c7c <__GI_memcpy+0x57c>
40005aec:	80 8a 20 03 	btst  3, %o0
40005af0:	02 80 00 11 	be  40005b34 <__GI_memcpy+0x434>
40005af4:	80 8a 20 01 	btst  1, %o0
40005af8:	02 80 00 08 	be  40005b18 <__GI_memcpy+0x418>
40005afc:	80 8a 20 02 	btst  2, %o0
40005b00:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005b04:	92 02 60 01 	inc  %o1
40005b08:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005b0c:	94 22 a0 01 	dec  %o2
40005b10:	12 80 00 09 	bne  40005b34 <__GI_memcpy+0x434>
40005b14:	90 02 20 01 	inc  %o0
40005b18:	c6 0a 40 00 	ldub  [ %o1 ], %g3
40005b1c:	92 02 60 02 	add  %o1, 2, %o1
40005b20:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005b24:	94 22 a0 02 	sub  %o2, 2, %o2
40005b28:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
40005b2c:	90 02 20 02 	add  %o0, 2, %o0
40005b30:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
40005b34:	84 0a 60 03 	and  %o1, 3, %g2
40005b38:	86 0a a0 0c 	and  %o2, 0xc, %g3
40005b3c:	92 0a 7f fc 	and  %o1, -4, %o1
40005b40:	80 a0 e0 04 	cmp  %g3, 4
40005b44:	89 28 a0 03 	sll  %g2, 3, %g4
40005b48:	84 10 20 20 	mov  0x20, %g2
40005b4c:	02 80 00 17 	be  40005ba8 <__GI_memcpy+0x4a8>
40005b50:	8c 20 80 04 	sub  %g2, %g4, %g6
40005b54:	0a 80 00 0f 	bcs  40005b90 <__GI_memcpy+0x490>
40005b58:	80 a0 e0 08 	cmp  %g3, 8
40005b5c:	02 80 00 07 	be  40005b78 <__GI_memcpy+0x478>
40005b60:	87 32 a0 02 	srl  %o2, 2, %g3
40005b64:	d6 02 40 00 	ld  [ %o1 ], %o3
40005b68:	90 02 3f f8 	add  %o0, -8, %o0
40005b6c:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40005b70:	10 80 00 1f 	b  40005bec <__GI_memcpy+0x4ec>
40005b74:	86 00 e0 01 	inc  %g3
40005b78:	d8 02 40 00 	ld  [ %o1 ], %o4
40005b7c:	90 02 3f f4 	add  %o0, -12, %o0
40005b80:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
40005b84:	86 00 e0 02 	add  %g3, 2, %g3
40005b88:	10 80 00 1e 	b  40005c00 <__GI_memcpy+0x500>
40005b8c:	92 02 7f fc 	add  %o1, -4, %o1
40005b90:	c2 02 40 00 	ld  [ %o1 ], %g1
40005b94:	90 02 3f fc 	add  %o0, -4, %o0
40005b98:	d6 02 60 04 	ld  [ %o1 + 4 ], %o3
40005b9c:	87 32 a0 02 	srl  %o2, 2, %g3
40005ba0:	10 80 00 0e 	b  40005bd8 <__GI_memcpy+0x4d8>
40005ba4:	92 02 60 04 	add  %o1, 4, %o1
40005ba8:	da 02 40 00 	ld  [ %o1 ], %o5
40005bac:	80 a2 a0 07 	cmp  %o2, 7
40005bb0:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40005bb4:	87 32 a0 02 	srl  %o2, 2, %g3
40005bb8:	08 80 00 1c 	bleu  40005c28 <__GI_memcpy+0x528>
40005bbc:	92 02 60 08 	add  %o1, 8, %o1
40005bc0:	d6 02 40 00 	ld  [ %o1 ], %o3
40005bc4:	86 00 ff ff 	add  %g3, -1, %g3
40005bc8:	85 2b 40 04 	sll  %o5, %g4, %g2
40005bcc:	8b 30 40 06 	srl  %g1, %g6, %g5
40005bd0:	84 10 80 05 	or  %g2, %g5, %g2
40005bd4:	c4 22 00 00 	st  %g2, [ %o0 ]
40005bd8:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40005bdc:	85 28 40 04 	sll  %g1, %g4, %g2
40005be0:	8b 32 c0 06 	srl  %o3, %g6, %g5
40005be4:	84 10 80 05 	or  %g2, %g5, %g2
40005be8:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005bec:	da 02 60 08 	ld  [ %o1 + 8 ], %o5
40005bf0:	85 2a c0 04 	sll  %o3, %g4, %g2
40005bf4:	8b 33 00 06 	srl  %o4, %g6, %g5
40005bf8:	84 10 80 05 	or  %g2, %g5, %g2
40005bfc:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
40005c00:	c2 02 60 0c 	ld  [ %o1 + 0xc ], %g1
40005c04:	85 2b 00 04 	sll  %o4, %g4, %g2
40005c08:	8b 33 40 06 	srl  %o5, %g6, %g5
40005c0c:	86 80 ff fc 	addcc  %g3, -4, %g3
40005c10:	84 10 80 05 	or  %g2, %g5, %g2
40005c14:	92 02 60 10 	add  %o1, 0x10, %o1
40005c18:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005c1c:	90 02 20 10 	add  %o0, 0x10, %o0
40005c20:	32 bf ff ea 	bne,a   40005bc8 <__GI_memcpy+0x4c8>
40005c24:	d6 02 40 00 	ld  [ %o1 ], %o3
40005c28:	85 2b 40 04 	sll  %o5, %g4, %g2
40005c2c:	8b 30 40 06 	srl  %g1, %g6, %g5
40005c30:	87 31 a0 03 	srl  %g6, 3, %g3
40005c34:	84 10 80 05 	or  %g2, %g5, %g2
40005c38:	92 22 40 03 	sub  %o1, %g3, %o1
40005c3c:	80 8a a0 02 	btst  2, %o2
40005c40:	c4 22 00 00 	st  %g2, [ %o0 ]
40005c44:	02 80 00 08 	be  40005c64 <__GI_memcpy+0x564>
40005c48:	80 8a a0 01 	btst  1, %o2
40005c4c:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005c50:	92 02 60 02 	add  %o1, 2, %o1
40005c54:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40005c58:	90 02 20 02 	add  %o0, 2, %o0
40005c5c:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40005c60:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
40005c64:	02 80 00 04 	be  40005c74 <__GI_memcpy+0x574>
40005c68:	01 00 00 00 	nop 
40005c6c:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005c70:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40005c74:	81 c3 e0 08 	retl 
40005c78:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005c7c:	80 8a 60 03 	btst  3, %o1
40005c80:	02 80 00 11 	be  40005cc4 <__GI_memcpy+0x5c4>
40005c84:	80 8a 60 01 	btst  1, %o1
40005c88:	02 80 00 08 	be  40005ca8 <__GI_memcpy+0x5a8>
40005c8c:	80 8a 60 02 	btst  2, %o1
40005c90:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005c94:	92 02 60 01 	inc  %o1
40005c98:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005c9c:	94 22 a0 01 	dec  %o2
40005ca0:	12 80 00 09 	bne  40005cc4 <__GI_memcpy+0x5c4>
40005ca4:	90 02 20 01 	inc  %o0
40005ca8:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005cac:	92 02 60 02 	add  %o1, 2, %o1
40005cb0:	87 30 a0 08 	srl  %g2, 8, %g3
40005cb4:	94 22 a0 02 	sub  %o2, 2, %o2
40005cb8:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005cbc:	90 02 20 02 	add  %o0, 2, %o0
40005cc0:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005cc4:	80 8a 60 04 	btst  4, %o1
40005cc8:	12 80 00 0d 	bne  40005cfc <__GI_memcpy+0x5fc>
40005ccc:	80 a3 60 01 	cmp  %o5, 1
40005cd0:	d8 02 40 00 	ld  [ %o1 ], %o4
40005cd4:	85 33 20 18 	srl  %o4, 0x18, %g2
40005cd8:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005cdc:	87 33 20 10 	srl  %o4, 0x10, %g3
40005ce0:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
40005ce4:	85 33 20 08 	srl  %o4, 8, %g2
40005ce8:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40005cec:	94 22 a0 04 	sub  %o2, 4, %o2
40005cf0:	d8 2a 20 03 	stb  %o4, [ %o0 + 3 ]
40005cf4:	92 02 60 04 	add  %o1, 4, %o1
40005cf8:	90 02 20 04 	add  %o0, 4, %o0
40005cfc:	02 80 00 da 	be  40006064 <__GI_memcpy+0x964>
40005d00:	80 a3 60 02 	cmp  %o5, 2
40005d04:	02 80 00 6e 	be  40005ebc <__GI_memcpy+0x7bc>
40005d08:	94 22 a0 04 	sub  %o2, 4, %o2
40005d0c:	c4 02 40 00 	ld  [ %o1 ], %g2
40005d10:	92 02 60 04 	add  %o1, 4, %o1
40005d14:	87 30 a0 18 	srl  %g2, 0x18, %g3
40005d18:	8a 0a 20 07 	and  %o0, 7, %g5
40005d1c:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005d20:	80 a1 60 07 	cmp  %g5, 7
40005d24:	83 28 a0 08 	sll  %g2, 8, %g1
40005d28:	90 02 20 04 	add  %o0, 4, %o0
40005d2c:	02 80 01 3b 	be  40006218 <__GI_memcpy+0xb18>
40005d30:	96 0a bf c0 	and  %o2, -64, %o3
40005d34:	d8 02 3f f9 	ld  [ %o0 + -7 ], %o4
40005d38:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005d3c:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005d40:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005d44:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005d48:	85 28 a0 08 	sll  %g2, 8, %g2
40005d4c:	9a 13 40 01 	or  %o5, %g1, %o5
40005d50:	83 28 e0 08 	sll  %g3, 8, %g1
40005d54:	84 11 80 02 	or  %g6, %g2, %g2
40005d58:	87 31 20 18 	srl  %g4, 0x18, %g3
40005d5c:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005d60:	89 29 20 08 	sll  %g4, 8, %g4
40005d64:	86 10 c0 01 	or  %g3, %g1, %g3
40005d68:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
40005d6c:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
40005d70:	83 29 60 08 	sll  %g5, 8, %g1
40005d74:	98 11 80 04 	or  %g6, %g4, %o4
40005d78:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005d7c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005d80:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005d84:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005d88:	85 28 a0 08 	sll  %g2, 8, %g2
40005d8c:	9a 13 40 01 	or  %o5, %g1, %o5
40005d90:	83 28 e0 08 	sll  %g3, 8, %g1
40005d94:	84 11 80 02 	or  %g6, %g2, %g2
40005d98:	87 31 20 18 	srl  %g4, 0x18, %g3
40005d9c:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005da0:	89 29 20 08 	sll  %g4, 8, %g4
40005da4:	86 10 c0 01 	or  %g3, %g1, %g3
40005da8:	d8 3a 20 09 	std  %o4, [ %o0 + 9 ]
40005dac:	c4 3a 20 11 	std  %g2, [ %o0 + 0x11 ]
40005db0:	83 29 60 08 	sll  %g5, 8, %g1
40005db4:	98 11 80 04 	or  %g6, %g4, %o4
40005db8:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005dbc:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005dc0:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005dc4:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005dc8:	85 28 a0 08 	sll  %g2, 8, %g2
40005dcc:	9a 13 40 01 	or  %o5, %g1, %o5
40005dd0:	83 28 e0 08 	sll  %g3, 8, %g1
40005dd4:	84 11 80 02 	or  %g6, %g2, %g2
40005dd8:	87 31 20 18 	srl  %g4, 0x18, %g3
40005ddc:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005de0:	89 29 20 08 	sll  %g4, 8, %g4
40005de4:	86 10 c0 01 	or  %g3, %g1, %g3
40005de8:	d8 3a 20 19 	std  %o4, [ %o0 + 0x19 ]
40005dec:	c4 3a 20 21 	std  %g2, [ %o0 + 0x21 ]
40005df0:	83 29 60 08 	sll  %g5, 8, %g1
40005df4:	98 11 80 04 	or  %g6, %g4, %o4
40005df8:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005dfc:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005e00:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005e04:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005e08:	85 28 a0 08 	sll  %g2, 8, %g2
40005e0c:	9a 13 40 01 	or  %o5, %g1, %o5
40005e10:	83 28 e0 08 	sll  %g3, 8, %g1
40005e14:	84 11 80 02 	or  %g6, %g2, %g2
40005e18:	87 31 20 18 	srl  %g4, 0x18, %g3
40005e1c:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005e20:	89 29 20 08 	sll  %g4, 8, %g4
40005e24:	86 10 c0 01 	or  %g3, %g1, %g3
40005e28:	d8 3a 20 29 	std  %o4, [ %o0 + 0x29 ]
40005e2c:	c4 3a 20 31 	std  %g2, [ %o0 + 0x31 ]
40005e30:	83 29 60 08 	sll  %g5, 8, %g1
40005e34:	98 11 80 04 	or  %g6, %g4, %o4
40005e38:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005e3c:	92 02 60 40 	add  %o1, 0x40, %o1
40005e40:	12 bf ff be 	bne  40005d38 <__GI_memcpy+0x638>
40005e44:	90 02 20 40 	add  %o0, 0x40, %o0
40005e48:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005e4c:	22 80 00 17 	be,a   40005ea8 <__GI_memcpy+0x7a8>
40005e50:	85 30 60 10 	srl  %g1, 0x10, %g2
40005e54:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005e58:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005e5c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005e60:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005e64:	85 28 a0 08 	sll  %g2, 8, %g2
40005e68:	9a 13 40 01 	or  %o5, %g1, %o5
40005e6c:	83 28 e0 08 	sll  %g3, 8, %g1
40005e70:	84 11 80 02 	or  %g6, %g2, %g2
40005e74:	87 31 20 18 	srl  %g4, 0x18, %g3
40005e78:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005e7c:	89 29 20 08 	sll  %g4, 8, %g4
40005e80:	86 10 c0 01 	or  %g3, %g1, %g3
40005e84:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
40005e88:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
40005e8c:	83 29 60 08 	sll  %g5, 8, %g1
40005e90:	98 11 80 04 	or  %g6, %g4, %o4
40005e94:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005e98:	92 02 60 10 	add  %o1, 0x10, %o1
40005e9c:	12 bf ff ee 	bne  40005e54 <__GI_memcpy+0x754>
40005ea0:	90 02 20 10 	add  %o0, 0x10, %o0
40005ea4:	85 30 60 10 	srl  %g1, 0x10, %g2
40005ea8:	d8 22 3f f9 	st  %o4, [ %o0 + -7 ]
40005eac:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
40005eb0:	89 30 60 08 	srl  %g1, 8, %g4
40005eb4:	10 80 01 f5 	b  40006688 <__GI_memcpy+0xf88>
40005eb8:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40005ebc:	c4 02 40 00 	ld  [ %o1 ], %g2
40005ec0:	92 02 60 04 	add  %o1, 4, %o1
40005ec4:	87 30 a0 10 	srl  %g2, 0x10, %g3
40005ec8:	8a 0a 20 07 	and  %o0, 7, %g5
40005ecc:	c6 32 00 00 	sth  %g3, [ %o0 ]
40005ed0:	80 a1 60 06 	cmp  %g5, 6
40005ed4:	83 28 a0 10 	sll  %g2, 0x10, %g1
40005ed8:	90 02 20 04 	add  %o0, 4, %o0
40005edc:	02 80 01 8e 	be  40006514 <__GI_memcpy+0xe14>
40005ee0:	96 0a bf c0 	and  %o2, -64, %o3
40005ee4:	d8 02 3f fa 	ld  [ %o0 + -6 ], %o4
40005ee8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005eec:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005ef0:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005ef4:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005ef8:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005efc:	9a 13 40 01 	or  %o5, %g1, %o5
40005f00:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005f04:	84 11 80 02 	or  %g6, %g2, %g2
40005f08:	87 31 20 10 	srl  %g4, 0x10, %g3
40005f0c:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005f10:	89 29 20 10 	sll  %g4, 0x10, %g4
40005f14:	86 10 c0 01 	or  %g3, %g1, %g3
40005f18:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
40005f1c:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
40005f20:	83 29 60 10 	sll  %g5, 0x10, %g1
40005f24:	98 11 80 04 	or  %g6, %g4, %o4
40005f28:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005f2c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005f30:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005f34:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005f38:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005f3c:	9a 13 40 01 	or  %o5, %g1, %o5
40005f40:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005f44:	84 11 80 02 	or  %g6, %g2, %g2
40005f48:	87 31 20 10 	srl  %g4, 0x10, %g3
40005f4c:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005f50:	89 29 20 10 	sll  %g4, 0x10, %g4
40005f54:	86 10 c0 01 	or  %g3, %g1, %g3
40005f58:	d8 3a 20 0a 	std  %o4, [ %o0 + 0xa ]
40005f5c:	c4 3a 20 12 	std  %g2, [ %o0 + 0x12 ]
40005f60:	83 29 60 10 	sll  %g5, 0x10, %g1
40005f64:	98 11 80 04 	or  %g6, %g4, %o4
40005f68:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005f6c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005f70:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005f74:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005f78:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005f7c:	9a 13 40 01 	or  %o5, %g1, %o5
40005f80:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005f84:	84 11 80 02 	or  %g6, %g2, %g2
40005f88:	87 31 20 10 	srl  %g4, 0x10, %g3
40005f8c:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005f90:	89 29 20 10 	sll  %g4, 0x10, %g4
40005f94:	86 10 c0 01 	or  %g3, %g1, %g3
40005f98:	d8 3a 20 1a 	std  %o4, [ %o0 + 0x1a ]
40005f9c:	c4 3a 20 22 	std  %g2, [ %o0 + 0x22 ]
40005fa0:	83 29 60 10 	sll  %g5, 0x10, %g1
40005fa4:	98 11 80 04 	or  %g6, %g4, %o4
40005fa8:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005fac:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005fb0:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005fb4:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005fb8:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005fbc:	9a 13 40 01 	or  %o5, %g1, %o5
40005fc0:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005fc4:	84 11 80 02 	or  %g6, %g2, %g2
40005fc8:	87 31 20 10 	srl  %g4, 0x10, %g3
40005fcc:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005fd0:	89 29 20 10 	sll  %g4, 0x10, %g4
40005fd4:	86 10 c0 01 	or  %g3, %g1, %g3
40005fd8:	d8 3a 20 2a 	std  %o4, [ %o0 + 0x2a ]
40005fdc:	c4 3a 20 32 	std  %g2, [ %o0 + 0x32 ]
40005fe0:	83 29 60 10 	sll  %g5, 0x10, %g1
40005fe4:	98 11 80 04 	or  %g6, %g4, %o4
40005fe8:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005fec:	92 02 60 40 	add  %o1, 0x40, %o1
40005ff0:	12 bf ff be 	bne  40005ee8 <__GI_memcpy+0x7e8>
40005ff4:	90 02 20 40 	add  %o0, 0x40, %o0
40005ff8:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005ffc:	22 80 00 17 	be,a   40006058 <__GI_memcpy+0x958>
40006000:	85 30 60 10 	srl  %g1, 0x10, %g2
40006004:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006008:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000600c:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40006010:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40006014:	85 28 a0 10 	sll  %g2, 0x10, %g2
40006018:	9a 13 40 01 	or  %o5, %g1, %o5
4000601c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006020:	84 11 80 02 	or  %g6, %g2, %g2
40006024:	87 31 20 10 	srl  %g4, 0x10, %g3
40006028:	8d 31 60 10 	srl  %g5, 0x10, %g6
4000602c:	89 29 20 10 	sll  %g4, 0x10, %g4
40006030:	86 10 c0 01 	or  %g3, %g1, %g3
40006034:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
40006038:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
4000603c:	83 29 60 10 	sll  %g5, 0x10, %g1
40006040:	98 11 80 04 	or  %g6, %g4, %o4
40006044:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006048:	92 02 60 10 	add  %o1, 0x10, %o1
4000604c:	12 bf ff ee 	bne  40006004 <__GI_memcpy+0x904>
40006050:	90 02 20 10 	add  %o0, 0x10, %o0
40006054:	85 30 60 10 	srl  %g1, 0x10, %g2
40006058:	d8 22 3f fa 	st  %o4, [ %o0 + -6 ]
4000605c:	10 80 01 8b 	b  40006688 <__GI_memcpy+0xf88>
40006060:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40006064:	c4 02 40 00 	ld  [ %o1 ], %g2
40006068:	94 22 a0 04 	sub  %o2, 4, %o2
4000606c:	87 30 a0 18 	srl  %g2, 0x18, %g3
40006070:	8a 0a 20 07 	and  %o0, 7, %g5
40006074:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40006078:	80 a1 60 05 	cmp  %g5, 5
4000607c:	89 30 a0 08 	srl  %g2, 8, %g4
40006080:	83 28 a0 18 	sll  %g2, 0x18, %g1
40006084:	c8 32 20 01 	sth  %g4, [ %o0 + 1 ]
40006088:	92 02 60 04 	add  %o1, 4, %o1
4000608c:	02 80 00 c3 	be  40006398 <__GI_memcpy+0xc98>
40006090:	96 0a bf c0 	and  %o2, -64, %o3
40006094:	d8 02 3f ff 	ld  [ %o0 + -1 ], %o4
40006098:	90 02 20 04 	add  %o0, 4, %o0
4000609c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400060a0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400060a4:	9b 30 a0 08 	srl  %g2, 8, %o5
400060a8:	8d 30 e0 08 	srl  %g3, 8, %g6
400060ac:	85 28 a0 18 	sll  %g2, 0x18, %g2
400060b0:	9a 13 40 01 	or  %o5, %g1, %o5
400060b4:	83 28 e0 18 	sll  %g3, 0x18, %g1
400060b8:	84 11 80 02 	or  %g6, %g2, %g2
400060bc:	87 31 20 08 	srl  %g4, 8, %g3
400060c0:	8d 31 60 08 	srl  %g5, 8, %g6
400060c4:	89 29 20 18 	sll  %g4, 0x18, %g4
400060c8:	86 10 c0 01 	or  %g3, %g1, %g3
400060cc:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
400060d0:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400060d4:	83 29 60 18 	sll  %g5, 0x18, %g1
400060d8:	98 11 80 04 	or  %g6, %g4, %o4
400060dc:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400060e0:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400060e4:	9b 30 a0 08 	srl  %g2, 8, %o5
400060e8:	8d 30 e0 08 	srl  %g3, 8, %g6
400060ec:	85 28 a0 18 	sll  %g2, 0x18, %g2
400060f0:	9a 13 40 01 	or  %o5, %g1, %o5
400060f4:	83 28 e0 18 	sll  %g3, 0x18, %g1
400060f8:	84 11 80 02 	or  %g6, %g2, %g2
400060fc:	87 31 20 08 	srl  %g4, 8, %g3
40006100:	8d 31 60 08 	srl  %g5, 8, %g6
40006104:	89 29 20 18 	sll  %g4, 0x18, %g4
40006108:	86 10 c0 01 	or  %g3, %g1, %g3
4000610c:	d8 3a 20 0b 	std  %o4, [ %o0 + 0xb ]
40006110:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
40006114:	83 29 60 18 	sll  %g5, 0x18, %g1
40006118:	98 11 80 04 	or  %g6, %g4, %o4
4000611c:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40006120:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006124:	9b 30 a0 08 	srl  %g2, 8, %o5
40006128:	8d 30 e0 08 	srl  %g3, 8, %g6
4000612c:	85 28 a0 18 	sll  %g2, 0x18, %g2
40006130:	9a 13 40 01 	or  %o5, %g1, %o5
40006134:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006138:	84 11 80 02 	or  %g6, %g2, %g2
4000613c:	87 31 20 08 	srl  %g4, 8, %g3
40006140:	8d 31 60 08 	srl  %g5, 8, %g6
40006144:	89 29 20 18 	sll  %g4, 0x18, %g4
40006148:	86 10 c0 01 	or  %g3, %g1, %g3
4000614c:	d8 3a 20 1b 	std  %o4, [ %o0 + 0x1b ]
40006150:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40006154:	83 29 60 18 	sll  %g5, 0x18, %g1
40006158:	98 11 80 04 	or  %g6, %g4, %o4
4000615c:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006160:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006164:	9b 30 a0 08 	srl  %g2, 8, %o5
40006168:	8d 30 e0 08 	srl  %g3, 8, %g6
4000616c:	85 28 a0 18 	sll  %g2, 0x18, %g2
40006170:	9a 13 40 01 	or  %o5, %g1, %o5
40006174:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006178:	84 11 80 02 	or  %g6, %g2, %g2
4000617c:	87 31 20 08 	srl  %g4, 8, %g3
40006180:	8d 31 60 08 	srl  %g5, 8, %g6
40006184:	89 29 20 18 	sll  %g4, 0x18, %g4
40006188:	86 10 c0 01 	or  %g3, %g1, %g3
4000618c:	d8 3a 20 2b 	std  %o4, [ %o0 + 0x2b ]
40006190:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40006194:	83 29 60 18 	sll  %g5, 0x18, %g1
40006198:	98 11 80 04 	or  %g6, %g4, %o4
4000619c:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400061a0:	92 02 60 40 	add  %o1, 0x40, %o1
400061a4:	12 bf ff be 	bne  4000609c <__GI_memcpy+0x99c>
400061a8:	90 02 20 40 	add  %o0, 0x40, %o0
400061ac:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400061b0:	22 80 00 17 	be,a   4000620c <__GI_memcpy+0xb0c>
400061b4:	85 30 60 18 	srl  %g1, 0x18, %g2
400061b8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400061bc:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400061c0:	9b 30 a0 08 	srl  %g2, 8, %o5
400061c4:	8d 30 e0 08 	srl  %g3, 8, %g6
400061c8:	85 28 a0 18 	sll  %g2, 0x18, %g2
400061cc:	9a 13 40 01 	or  %o5, %g1, %o5
400061d0:	83 28 e0 18 	sll  %g3, 0x18, %g1
400061d4:	84 11 80 02 	or  %g6, %g2, %g2
400061d8:	87 31 20 08 	srl  %g4, 8, %g3
400061dc:	8d 31 60 08 	srl  %g5, 8, %g6
400061e0:	89 29 20 18 	sll  %g4, 0x18, %g4
400061e4:	86 10 c0 01 	or  %g3, %g1, %g3
400061e8:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
400061ec:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400061f0:	83 29 60 18 	sll  %g5, 0x18, %g1
400061f4:	98 11 80 04 	or  %g6, %g4, %o4
400061f8:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400061fc:	92 02 60 10 	add  %o1, 0x10, %o1
40006200:	12 bf ff ee 	bne  400061b8 <__GI_memcpy+0xab8>
40006204:	90 02 20 10 	add  %o0, 0x10, %o0
40006208:	85 30 60 18 	srl  %g1, 0x18, %g2
4000620c:	d8 22 3f fb 	st  %o4, [ %o0 + -5 ]
40006210:	10 80 01 1e 	b  40006688 <__GI_memcpy+0xf88>
40006214:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40006218:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000621c:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006220:	99 30 a0 18 	srl  %g2, 0x18, %o4
40006224:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006228:	8d 28 a0 08 	sll  %g2, 8, %g6
4000622c:	84 13 00 01 	or  %o4, %g1, %g2
40006230:	83 28 e0 08 	sll  %g3, 8, %g1
40006234:	86 13 40 06 	or  %o5, %g6, %g3
40006238:	99 31 20 18 	srl  %g4, 0x18, %o4
4000623c:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006240:	8d 29 20 08 	sll  %g4, 8, %g6
40006244:	88 13 00 01 	or  %o4, %g1, %g4
40006248:	83 29 60 08 	sll  %g5, 8, %g1
4000624c:	8a 13 40 06 	or  %o5, %g6, %g5
40006250:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40006254:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40006258:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000625c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40006260:	99 30 a0 18 	srl  %g2, 0x18, %o4
40006264:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006268:	8d 28 a0 08 	sll  %g2, 8, %g6
4000626c:	84 13 00 01 	or  %o4, %g1, %g2
40006270:	83 28 e0 08 	sll  %g3, 8, %g1
40006274:	86 13 40 06 	or  %o5, %g6, %g3
40006278:	99 31 20 18 	srl  %g4, 0x18, %o4
4000627c:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006280:	8d 29 20 08 	sll  %g4, 8, %g6
40006284:	88 13 00 01 	or  %o4, %g1, %g4
40006288:	83 29 60 08 	sll  %g5, 8, %g1
4000628c:	8a 13 40 06 	or  %o5, %g6, %g5
40006290:	c4 3a 20 0d 	std  %g2, [ %o0 + 0xd ]
40006294:	c8 3a 20 15 	std  %g4, [ %o0 + 0x15 ]
40006298:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000629c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400062a0:	99 30 a0 18 	srl  %g2, 0x18, %o4
400062a4:	9b 30 e0 18 	srl  %g3, 0x18, %o5
400062a8:	8d 28 a0 08 	sll  %g2, 8, %g6
400062ac:	84 13 00 01 	or  %o4, %g1, %g2
400062b0:	83 28 e0 08 	sll  %g3, 8, %g1
400062b4:	86 13 40 06 	or  %o5, %g6, %g3
400062b8:	99 31 20 18 	srl  %g4, 0x18, %o4
400062bc:	9b 31 60 18 	srl  %g5, 0x18, %o5
400062c0:	8d 29 20 08 	sll  %g4, 8, %g6
400062c4:	88 13 00 01 	or  %o4, %g1, %g4
400062c8:	83 29 60 08 	sll  %g5, 8, %g1
400062cc:	8a 13 40 06 	or  %o5, %g6, %g5
400062d0:	c4 3a 20 1d 	std  %g2, [ %o0 + 0x1d ]
400062d4:	c8 3a 20 25 	std  %g4, [ %o0 + 0x25 ]
400062d8:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
400062dc:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
400062e0:	99 30 a0 18 	srl  %g2, 0x18, %o4
400062e4:	9b 30 e0 18 	srl  %g3, 0x18, %o5
400062e8:	8d 28 a0 08 	sll  %g2, 8, %g6
400062ec:	84 13 00 01 	or  %o4, %g1, %g2
400062f0:	83 28 e0 08 	sll  %g3, 8, %g1
400062f4:	86 13 40 06 	or  %o5, %g6, %g3
400062f8:	99 31 20 18 	srl  %g4, 0x18, %o4
400062fc:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006300:	8d 29 20 08 	sll  %g4, 8, %g6
40006304:	88 13 00 01 	or  %o4, %g1, %g4
40006308:	83 29 60 08 	sll  %g5, 8, %g1
4000630c:	8a 13 40 06 	or  %o5, %g6, %g5
40006310:	c4 3a 20 2d 	std  %g2, [ %o0 + 0x2d ]
40006314:	c8 3a 20 35 	std  %g4, [ %o0 + 0x35 ]
40006318:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000631c:	92 02 60 40 	add  %o1, 0x40, %o1
40006320:	12 bf ff be 	bne  40006218 <__GI_memcpy+0xb18>
40006324:	90 02 20 40 	add  %o0, 0x40, %o0
40006328:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000632c:	22 80 00 17 	be,a   40006388 <__GI_memcpy+0xc88>
40006330:	85 30 60 10 	srl  %g1, 0x10, %g2
40006334:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006338:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000633c:	99 30 a0 18 	srl  %g2, 0x18, %o4
40006340:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006344:	8d 28 a0 08 	sll  %g2, 8, %g6
40006348:	84 13 00 01 	or  %o4, %g1, %g2
4000634c:	83 28 e0 08 	sll  %g3, 8, %g1
40006350:	86 13 40 06 	or  %o5, %g6, %g3
40006354:	99 31 20 18 	srl  %g4, 0x18, %o4
40006358:	9b 31 60 18 	srl  %g5, 0x18, %o5
4000635c:	8d 29 20 08 	sll  %g4, 8, %g6
40006360:	88 13 00 01 	or  %o4, %g1, %g4
40006364:	83 29 60 08 	sll  %g5, 8, %g1
40006368:	8a 13 40 06 	or  %o5, %g6, %g5
4000636c:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40006370:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40006374:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006378:	92 02 60 10 	add  %o1, 0x10, %o1
4000637c:	12 bf ff ee 	bne  40006334 <__GI_memcpy+0xc34>
40006380:	90 02 20 10 	add  %o0, 0x10, %o0
40006384:	85 30 60 10 	srl  %g1, 0x10, %g2
40006388:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
4000638c:	89 30 60 08 	srl  %g1, 8, %g4
40006390:	10 80 00 be 	b  40006688 <__GI_memcpy+0xf88>
40006394:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40006398:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000639c:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400063a0:	99 30 a0 08 	srl  %g2, 8, %o4
400063a4:	9b 30 e0 08 	srl  %g3, 8, %o5
400063a8:	8d 28 a0 18 	sll  %g2, 0x18, %g6
400063ac:	84 13 00 01 	or  %o4, %g1, %g2
400063b0:	83 28 e0 18 	sll  %g3, 0x18, %g1
400063b4:	86 13 40 06 	or  %o5, %g6, %g3
400063b8:	99 31 20 08 	srl  %g4, 8, %o4
400063bc:	9b 31 60 08 	srl  %g5, 8, %o5
400063c0:	8d 29 20 18 	sll  %g4, 0x18, %g6
400063c4:	88 13 00 01 	or  %o4, %g1, %g4
400063c8:	83 29 60 18 	sll  %g5, 0x18, %g1
400063cc:	8a 13 40 06 	or  %o5, %g6, %g5
400063d0:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400063d4:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
400063d8:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400063dc:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400063e0:	99 30 a0 08 	srl  %g2, 8, %o4
400063e4:	9b 30 e0 08 	srl  %g3, 8, %o5
400063e8:	8d 28 a0 18 	sll  %g2, 0x18, %g6
400063ec:	84 13 00 01 	or  %o4, %g1, %g2
400063f0:	83 28 e0 18 	sll  %g3, 0x18, %g1
400063f4:	86 13 40 06 	or  %o5, %g6, %g3
400063f8:	99 31 20 08 	srl  %g4, 8, %o4
400063fc:	9b 31 60 08 	srl  %g5, 8, %o5
40006400:	8d 29 20 18 	sll  %g4, 0x18, %g6
40006404:	88 13 00 01 	or  %o4, %g1, %g4
40006408:	83 29 60 18 	sll  %g5, 0x18, %g1
4000640c:	8a 13 40 06 	or  %o5, %g6, %g5
40006410:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
40006414:	c8 3a 20 1b 	std  %g4, [ %o0 + 0x1b ]
40006418:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000641c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006420:	99 30 a0 08 	srl  %g2, 8, %o4
40006424:	9b 30 e0 08 	srl  %g3, 8, %o5
40006428:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000642c:	84 13 00 01 	or  %o4, %g1, %g2
40006430:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006434:	86 13 40 06 	or  %o5, %g6, %g3
40006438:	99 31 20 08 	srl  %g4, 8, %o4
4000643c:	9b 31 60 08 	srl  %g5, 8, %o5
40006440:	8d 29 20 18 	sll  %g4, 0x18, %g6
40006444:	88 13 00 01 	or  %o4, %g1, %g4
40006448:	83 29 60 18 	sll  %g5, 0x18, %g1
4000644c:	8a 13 40 06 	or  %o5, %g6, %g5
40006450:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40006454:	c8 3a 20 2b 	std  %g4, [ %o0 + 0x2b ]
40006458:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000645c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006460:	99 30 a0 08 	srl  %g2, 8, %o4
40006464:	9b 30 e0 08 	srl  %g3, 8, %o5
40006468:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000646c:	84 13 00 01 	or  %o4, %g1, %g2
40006470:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006474:	86 13 40 06 	or  %o5, %g6, %g3
40006478:	99 31 20 08 	srl  %g4, 8, %o4
4000647c:	9b 31 60 08 	srl  %g5, 8, %o5
40006480:	8d 29 20 18 	sll  %g4, 0x18, %g6
40006484:	88 13 00 01 	or  %o4, %g1, %g4
40006488:	83 29 60 18 	sll  %g5, 0x18, %g1
4000648c:	8a 13 40 06 	or  %o5, %g6, %g5
40006490:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40006494:	c8 3a 20 3b 	std  %g4, [ %o0 + 0x3b ]
40006498:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000649c:	92 02 60 40 	add  %o1, 0x40, %o1
400064a0:	12 bf ff be 	bne  40006398 <__GI_memcpy+0xc98>
400064a4:	90 02 20 40 	add  %o0, 0x40, %o0
400064a8:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400064ac:	22 80 00 17 	be,a   40006508 <__GI_memcpy+0xe08>
400064b0:	85 30 60 18 	srl  %g1, 0x18, %g2
400064b4:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400064b8:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400064bc:	99 30 a0 08 	srl  %g2, 8, %o4
400064c0:	9b 30 e0 08 	srl  %g3, 8, %o5
400064c4:	8d 28 a0 18 	sll  %g2, 0x18, %g6
400064c8:	84 13 00 01 	or  %o4, %g1, %g2
400064cc:	83 28 e0 18 	sll  %g3, 0x18, %g1
400064d0:	86 13 40 06 	or  %o5, %g6, %g3
400064d4:	99 31 20 08 	srl  %g4, 8, %o4
400064d8:	9b 31 60 08 	srl  %g5, 8, %o5
400064dc:	8d 29 20 18 	sll  %g4, 0x18, %g6
400064e0:	88 13 00 01 	or  %o4, %g1, %g4
400064e4:	83 29 60 18 	sll  %g5, 0x18, %g1
400064e8:	8a 13 40 06 	or  %o5, %g6, %g5
400064ec:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400064f0:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
400064f4:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400064f8:	92 02 60 10 	add  %o1, 0x10, %o1
400064fc:	12 bf ff ee 	bne  400064b4 <__GI_memcpy+0xdb4>
40006500:	90 02 20 10 	add  %o0, 0x10, %o0
40006504:	85 30 60 18 	srl  %g1, 0x18, %g2
40006508:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
4000650c:	10 80 00 5f 	b  40006688 <__GI_memcpy+0xf88>
40006510:	90 02 20 04 	add  %o0, 4, %o0
40006514:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006518:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000651c:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006520:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006524:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006528:	84 13 00 01 	or  %o4, %g1, %g2
4000652c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006530:	86 13 40 06 	or  %o5, %g6, %g3
40006534:	99 31 20 10 	srl  %g4, 0x10, %o4
40006538:	9b 31 60 10 	srl  %g5, 0x10, %o5
4000653c:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006540:	88 13 00 01 	or  %o4, %g1, %g4
40006544:	83 29 60 10 	sll  %g5, 0x10, %g1
40006548:	8a 13 40 06 	or  %o5, %g6, %g5
4000654c:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
40006550:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
40006554:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40006558:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000655c:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006560:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006564:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006568:	84 13 00 01 	or  %o4, %g1, %g2
4000656c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006570:	86 13 40 06 	or  %o5, %g6, %g3
40006574:	99 31 20 10 	srl  %g4, 0x10, %o4
40006578:	9b 31 60 10 	srl  %g5, 0x10, %o5
4000657c:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006580:	88 13 00 01 	or  %o4, %g1, %g4
40006584:	83 29 60 10 	sll  %g5, 0x10, %g1
40006588:	8a 13 40 06 	or  %o5, %g6, %g5
4000658c:	c4 3a 20 0e 	std  %g2, [ %o0 + 0xe ]
40006590:	c8 3a 20 16 	std  %g4, [ %o0 + 0x16 ]
40006594:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40006598:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
4000659c:	99 30 a0 10 	srl  %g2, 0x10, %o4
400065a0:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400065a4:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400065a8:	84 13 00 01 	or  %o4, %g1, %g2
400065ac:	83 28 e0 10 	sll  %g3, 0x10, %g1
400065b0:	86 13 40 06 	or  %o5, %g6, %g3
400065b4:	99 31 20 10 	srl  %g4, 0x10, %o4
400065b8:	9b 31 60 10 	srl  %g5, 0x10, %o5
400065bc:	8d 29 20 10 	sll  %g4, 0x10, %g6
400065c0:	88 13 00 01 	or  %o4, %g1, %g4
400065c4:	83 29 60 10 	sll  %g5, 0x10, %g1
400065c8:	8a 13 40 06 	or  %o5, %g6, %g5
400065cc:	c4 3a 20 1e 	std  %g2, [ %o0 + 0x1e ]
400065d0:	c8 3a 20 26 	std  %g4, [ %o0 + 0x26 ]
400065d4:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
400065d8:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
400065dc:	99 30 a0 10 	srl  %g2, 0x10, %o4
400065e0:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400065e4:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400065e8:	84 13 00 01 	or  %o4, %g1, %g2
400065ec:	83 28 e0 10 	sll  %g3, 0x10, %g1
400065f0:	86 13 40 06 	or  %o5, %g6, %g3
400065f4:	99 31 20 10 	srl  %g4, 0x10, %o4
400065f8:	9b 31 60 10 	srl  %g5, 0x10, %o5
400065fc:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006600:	88 13 00 01 	or  %o4, %g1, %g4
40006604:	83 29 60 10 	sll  %g5, 0x10, %g1
40006608:	8a 13 40 06 	or  %o5, %g6, %g5
4000660c:	c4 3a 20 2e 	std  %g2, [ %o0 + 0x2e ]
40006610:	c8 3a 20 36 	std  %g4, [ %o0 + 0x36 ]
40006614:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40006618:	92 02 60 40 	add  %o1, 0x40, %o1
4000661c:	12 bf ff be 	bne  40006514 <__GI_memcpy+0xe14>
40006620:	90 02 20 40 	add  %o0, 0x40, %o0
40006624:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40006628:	22 80 00 17 	be,a   40006684 <__GI_memcpy+0xf84>
4000662c:	85 30 60 10 	srl  %g1, 0x10, %g2
40006630:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006634:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006638:	99 30 a0 10 	srl  %g2, 0x10, %o4
4000663c:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006640:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006644:	84 13 00 01 	or  %o4, %g1, %g2
40006648:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000664c:	86 13 40 06 	or  %o5, %g6, %g3
40006650:	99 31 20 10 	srl  %g4, 0x10, %o4
40006654:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006658:	8d 29 20 10 	sll  %g4, 0x10, %g6
4000665c:	88 13 00 01 	or  %o4, %g1, %g4
40006660:	83 29 60 10 	sll  %g5, 0x10, %g1
40006664:	8a 13 40 06 	or  %o5, %g6, %g5
40006668:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
4000666c:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
40006670:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006674:	92 02 60 10 	add  %o1, 0x10, %o1
40006678:	12 bf ff ee 	bne  40006630 <__GI_memcpy+0xf30>
4000667c:	90 02 20 10 	add  %o0, 0x10, %o0
40006680:	85 30 60 10 	srl  %g1, 0x10, %g2
40006684:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40006688:	96 0a a0 0e 	and  %o2, 0xe, %o3
4000668c:	84 10 00 0f 	mov  %o7, %g2
40006690:	99 2a e0 03 	sll  %o3, 3, %o4
40006694:	90 02 00 0b 	add  %o0, %o3, %o0
40006698:	40 00 00 33 	call  40006764 <__GI_memcpy+0x1064>
4000669c:	92 02 40 0b 	add  %o1, %o3, %o1
400066a0:	9e 10 00 02 	mov  %g2, %o7
400066a4:	81 c3 60 84 	jmp  %o5 + 0x84
400066a8:	80 8a a0 01 	btst  1, %o2
400066ac:	c4 0a 7f f2 	ldub  [ %o1 + -14 ], %g2
400066b0:	c6 0a 7f f3 	ldub  [ %o1 + -13 ], %g3
400066b4:	c4 2a 3f f2 	stb  %g2, [ %o0 + -14 ]
400066b8:	c6 2a 3f f3 	stb  %g3, [ %o0 + -13 ]
400066bc:	c4 0a 7f f4 	ldub  [ %o1 + -12 ], %g2
400066c0:	c6 0a 7f f5 	ldub  [ %o1 + -11 ], %g3
400066c4:	c4 2a 3f f4 	stb  %g2, [ %o0 + -12 ]
400066c8:	c6 2a 3f f5 	stb  %g3, [ %o0 + -11 ]
400066cc:	c4 0a 7f f6 	ldub  [ %o1 + -10 ], %g2
400066d0:	c6 0a 7f f7 	ldub  [ %o1 + -9 ], %g3
400066d4:	c4 2a 3f f6 	stb  %g2, [ %o0 + -10 ]
400066d8:	c6 2a 3f f7 	stb  %g3, [ %o0 + -9 ]
400066dc:	c4 0a 7f f8 	ldub  [ %o1 + -8 ], %g2
400066e0:	c6 0a 7f f9 	ldub  [ %o1 + -7 ], %g3
400066e4:	c4 2a 3f f8 	stb  %g2, [ %o0 + -8 ]
400066e8:	c6 2a 3f f9 	stb  %g3, [ %o0 + -7 ]
400066ec:	c4 0a 7f fa 	ldub  [ %o1 + -6 ], %g2
400066f0:	c6 0a 7f fb 	ldub  [ %o1 + -5 ], %g3
400066f4:	c4 2a 3f fa 	stb  %g2, [ %o0 + -6 ]
400066f8:	c6 2a 3f fb 	stb  %g3, [ %o0 + -5 ]
400066fc:	c4 0a 7f fc 	ldub  [ %o1 + -4 ], %g2
40006700:	c6 0a 7f fd 	ldub  [ %o1 + -3 ], %g3
40006704:	c4 2a 3f fc 	stb  %g2, [ %o0 + -4 ]
40006708:	c6 2a 3f fd 	stb  %g3, [ %o0 + -3 ]
4000670c:	c4 0a 7f fe 	ldub  [ %o1 + -2 ], %g2
40006710:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
40006714:	c4 2a 3f fe 	stb  %g2, [ %o0 + -2 ]
40006718:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
4000671c:	02 80 00 04 	be  4000672c <__GI_memcpy+0x102c>
40006720:	01 00 00 00 	nop 
40006724:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40006728:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000672c:	81 c3 e0 08 	retl 
40006730:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40006734:	12 bf ff d5 	bne  40006688 <__GI_memcpy+0xf88>
40006738:	80 8a a0 08 	btst  8, %o2
4000673c:	02 80 00 08 	be  4000675c <__GI_memcpy+0x105c>
40006740:	80 8a a0 04 	btst  4, %o2
40006744:	c4 02 60 00 	ld  [ %o1 ], %g2
40006748:	c6 02 60 04 	ld  [ %o1 + 4 ], %g3
4000674c:	92 02 60 08 	add  %o1, 8, %o1
40006750:	c4 22 20 00 	st  %g2, [ %o0 ]
40006754:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40006758:	90 02 20 08 	add  %o0, 8, %o0
4000675c:	10 bf fc 6d 	b  40005910 <__GI_memcpy+0x210>
40006760:	82 10 00 0a 	mov  %o2, %g1
40006764:	81 c3 e0 08 	retl 
40006768:	9a 23 c0 0c 	sub  %o7, %o4, %o5
4000676c:	81 c3 e0 08 	retl 
40006770:	9a 23 c0 06 	sub  %o7, %g6, %o5

40006774 <__fixdfdi>:
40006774:	9d e3 bf 98 	save  %sp, -104, %sp
40006778:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
4000677c:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
40006780:	40 00 12 20 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006784:	ae 05 e1 28 	add  %l7, 0x128, %l7	! b128 <__DYNAMIC+0xb128>
40006788:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
4000678c:	03 00 00 00 	sethi  %hi(0), %g1
40006790:	82 18 7e 90 	xor  %g1, -368, %g1
40006794:	82 05 c0 01 	add  %l7, %g1, %g1
40006798:	d5 18 40 00 	ldd  [ %g1 ], %f10
4000679c:	81 aa 0a ca 	fcmped  %f8, %f10
400067a0:	01 00 00 00 	nop 
400067a4:	09 80 00 04 	fbl  400067b4 <__fixdfdi+0x40>
400067a8:	95 a0 00 a8 	fnegs  %f8, %f10
400067ac:	40 00 00 0b 	call  400067d8 <__fixunsdfdi>
400067b0:	81 e8 00 00 	restore 
400067b4:	97 a0 00 29 	fmovs  %f9, %f11
400067b8:	d5 3f bf f8 	std  %f10, [ %fp + -8 ]
400067bc:	40 00 00 07 	call  400067d8 <__fixunsdfdi>
400067c0:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
400067c4:	92 a0 00 09 	subcc  %g0, %o1, %o1
400067c8:	90 60 00 08 	subx  %g0, %o0, %o0
400067cc:	b2 10 00 09 	mov  %o1, %i1
400067d0:	81 c7 e0 08 	ret 
400067d4:	91 e8 00 08 	restore  %g0, %o0, %o0

400067d8 <__fixunsdfdi>:
400067d8:	9d e3 bf 90 	save  %sp, -112, %sp
400067dc:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
400067e0:	40 00 12 08 	call  4000b000 <__sparc_get_pc_thunk.l7>
400067e4:	ae 05 e0 c8 	add  %l7, 0xc8, %l7	! b0c8 <__DYNAMIC+0xb0c8>
400067e8:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
400067ec:	03 00 00 00 	sethi  %hi(0), %g1
400067f0:	82 18 7f b8 	xor  %g1, -72, %g1
400067f4:	82 05 c0 01 	add  %l7, %g1, %g1
400067f8:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
400067fc:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006800:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
40006804:	03 00 00 00 	sethi  %hi(0), %g1
40006808:	82 18 7f 60 	xor  %g1, -160, %g1
4000680c:	82 05 c0 01 	add  %l7, %g1, %g1
40006810:	d1 18 40 00 	ldd  [ %g1 ], %f8
40006814:	81 aa 8a c8 	fcmped  %f10, %f8
40006818:	01 00 00 00 	nop 
4000681c:	37 80 00 06 	fbge,a   40006834 <__fixunsdfdi+0x5c>
40006820:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
40006824:	91 a0 1a 4a 	fdtoi  %f10, %f8
40006828:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
4000682c:	10 80 00 07 	b  40006848 <__fixunsdfdi+0x70>
40006830:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006834:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40006838:	91 a0 1a 4a 	fdtoi  %f10, %f8
4000683c:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
40006840:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40006844:	82 18 40 02 	xor  %g1, %g2, %g1
40006848:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
4000684c:	80 a0 60 00 	cmp  %g1, 0
40006850:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
40006854:	16 80 00 07 	bge  40006870 <__fixunsdfdi+0x98>
40006858:	95 a0 19 08 	fitod  %f8, %f10
4000685c:	05 00 00 00 	sethi  %hi(0), %g2
40006860:	84 18 bf c0 	xor  %g2, -64, %g2
40006864:	84 05 c0 02 	add  %l7, %g2, %g2
40006868:	dd 18 80 00 	ldd  [ %g2 ], %f14
4000686c:	95 a2 88 4e 	faddd  %f10, %f14, %f10
40006870:	05 00 00 00 	sethi  %hi(0), %g2
40006874:	84 18 bf c0 	xor  %g2, -64, %g2
40006878:	84 05 c0 02 	add  %l7, %g2, %g2
4000687c:	d1 18 80 00 	ldd  [ %g2 ], %f8
40006880:	05 00 00 00 	sethi  %hi(0), %g2
40006884:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40006888:	84 18 bf 60 	xor  %g2, -160, %g2
4000688c:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
40006890:	84 05 c0 02 	add  %l7, %g2, %g2
40006894:	d9 18 80 00 	ldd  [ %g2 ], %f12
40006898:	81 aa 0a cc 	fcmped  %f8, %f12
4000689c:	01 00 00 00 	nop 
400068a0:	37 80 00 06 	fbge,a   400068b8 <__fixunsdfdi+0xe0>
400068a4:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
400068a8:	95 a0 1a 48 	fdtoi  %f8, %f10
400068ac:	d5 27 bf f4 	st  %f10, [ %fp + -12 ]
400068b0:	10 80 00 07 	b  400068cc <__fixunsdfdi+0xf4>
400068b4:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
400068b8:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400068bc:	91 a0 1a 4c 	fdtoi  %f12, %f8
400068c0:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
400068c4:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
400068c8:	b8 1f 00 02 	xor  %i4, %g2, %i4
400068cc:	ba 10 00 1c 	mov  %i4, %i5
400068d0:	86 10 20 00 	clr  %g3
400068d4:	b8 10 20 00 	clr  %i4
400068d8:	86 17 40 03 	or  %i5, %g3, %g3
400068dc:	84 17 00 01 	or  %i4, %g1, %g2
400068e0:	b2 10 00 03 	mov  %g3, %i1
400068e4:	81 c7 e0 08 	ret 
400068e8:	91 e8 00 02 	restore  %g0, %g2, %o0

400068ec <__floatdidf>:
400068ec:	9d e3 bf 98 	save  %sp, -104, %sp
400068f0:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
400068f4:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
400068f8:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
400068fc:	2f 00 00 2b 	sethi  %hi(0xac00), %l7
40006900:	40 00 11 c0 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006904:	ae 05 e3 a8 	add  %l7, 0x3a8, %l7	! afa8 <__DYNAMIC+0xafa8>
40006908:	81 a0 19 08 	fitod  %f8, %f0
4000690c:	03 00 00 00 	sethi  %hi(0), %g1
40006910:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
40006914:	82 18 7f c0 	xor  %g1, -64, %g1
40006918:	82 05 c0 01 	add  %l7, %g1, %g1
4000691c:	91 a0 19 0c 	fitod  %f12, %f8
40006920:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006924:	80 a6 60 00 	cmp  %i1, 0
40006928:	16 80 00 03 	bge  40006934 <__floatdidf+0x48>
4000692c:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
40006930:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40006934:	81 a0 08 48 	faddd  %f0, %f8, %f0
40006938:	81 c7 e0 08 	ret 
4000693c:	81 e8 00 00 	restore 

40006940 <__floatundidf>:
40006940:	9d e3 bf 98 	save  %sp, -104, %sp
40006944:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
40006948:	2f 00 00 2b 	sethi  %hi(0xac00), %l7
4000694c:	40 00 11 ad 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006950:	ae 05 e3 5c 	add  %l7, 0x35c, %l7	! af5c <__DYNAMIC+0xaf5c>
40006954:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
40006958:	80 a6 20 00 	cmp  %i0, 0
4000695c:	16 80 00 07 	bge  40006978 <__floatundidf+0x38>
40006960:	81 a0 19 08 	fitod  %f8, %f0
40006964:	03 00 00 00 	sethi  %hi(0), %g1
40006968:	82 18 7f c0 	xor  %g1, -64, %g1
4000696c:	82 05 c0 01 	add  %l7, %g1, %g1
40006970:	d1 18 40 00 	ldd  [ %g1 ], %f8
40006974:	81 a0 08 48 	faddd  %f0, %f8, %f0
40006978:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
4000697c:	03 00 00 00 	sethi  %hi(0), %g1
40006980:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
40006984:	82 18 7f c0 	xor  %g1, -64, %g1
40006988:	91 a0 19 0c 	fitod  %f12, %f8
4000698c:	82 05 c0 01 	add  %l7, %g1, %g1
40006990:	80 a6 60 00 	cmp  %i1, 0
40006994:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006998:	16 80 00 03 	bge  400069a4 <__floatundidf+0x64>
4000699c:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
400069a0:	91 a2 08 4a 	faddd  %f8, %f10, %f8
400069a4:	81 a0 08 48 	faddd  %f0, %f8, %f0
400069a8:	81 c7 e0 08 	ret 
400069ac:	81 e8 00 00 	restore 

400069b0 <__divdi3>:
400069b0:	9d e3 bf a0 	save  %sp, -96, %sp
400069b4:	2f 00 00 2b 	sethi  %hi(0xac00), %l7
400069b8:	40 00 11 92 	call  4000b000 <__sparc_get_pc_thunk.l7>
400069bc:	ae 05 e2 f0 	add  %l7, 0x2f0, %l7	! aef0 <__DYNAMIC+0xaef0>
400069c0:	ba 10 00 18 	mov  %i0, %i5
400069c4:	b8 10 00 19 	mov  %i1, %i4
400069c8:	82 10 00 1a 	mov  %i2, %g1
400069cc:	84 10 00 1b 	mov  %i3, %g2
400069d0:	80 a6 20 00 	cmp  %i0, 0
400069d4:	16 80 00 07 	bge  400069f0 <__divdi3+0x40>
400069d8:	a0 10 20 00 	clr  %l0
400069dc:	b2 a0 00 19 	subcc  %g0, %i1, %i1
400069e0:	a0 10 3f ff 	mov  -1, %l0
400069e4:	b0 60 00 18 	subx  %g0, %i0, %i0
400069e8:	b8 10 00 19 	mov  %i1, %i4
400069ec:	ba 10 00 18 	mov  %i0, %i5
400069f0:	80 a0 60 00 	cmp  %g1, 0
400069f4:	16 80 00 08 	bge  40006a14 <__divdi3+0x64>
400069f8:	01 00 00 00 	nop 
400069fc:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
40006a00:	a0 38 00 10 	xnor  %g0, %l0, %l0
40006a04:	b4 60 00 1a 	subx  %g0, %i2, %i2
40006a08:	84 10 00 1b 	mov  %i3, %g2
40006a0c:	82 10 00 1a 	mov  %i2, %g1
40006a10:	80 a0 60 00 	cmp  %g1, 0
40006a14:	12 80 00 50 	bne  40006b54 <__divdi3+0x1a4>
40006a18:	90 10 00 02 	mov  %g2, %o0
40006a1c:	80 a0 80 1d 	cmp  %g2, %i5
40006a20:	08 80 00 1a 	bleu  40006a88 <__divdi3+0xd8>
40006a24:	80 a0 a0 00 	cmp  %g2, 0
40006a28:	88 10 00 1c 	mov  %i4, %g4
40006a2c:	82 10 20 20 	mov  0x20, %g1
40006a30:	80 a7 40 02 	cmp  %i5, %g2
40006a34:	0a 80 00 0c 	bcs  40006a64 <__divdi3+0xb4>
40006a38:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006a3c:	ba 27 40 02 	sub  %i5, %g2, %i5
40006a40:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006a44:	82 a0 60 01 	deccc  %g1
40006a48:	12 bf ff fb 	bne  40006a34 <__divdi3+0x84>
40006a4c:	80 a7 40 02 	cmp  %i5, %g2
40006a50:	0a 80 00 0b 	bcs  40006a7c <__divdi3+0xcc>
40006a54:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006a58:	10 80 00 09 	b  40006a7c <__divdi3+0xcc>
40006a5c:	ba 27 40 02 	sub  %i5, %g2, %i5
40006a60:	ba 27 40 02 	sub  %i5, %g2, %i5
40006a64:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006a68:	1a bf ff f8 	bcc  40006a48 <__divdi3+0x98>
40006a6c:	82 a0 60 01 	deccc  %g1
40006a70:	12 bf ff fc 	bne  40006a60 <__divdi3+0xb0>
40006a74:	88 81 00 04 	addcc  %g4, %g4, %g4
40006a78:	ba 27 40 02 	sub  %i5, %g2, %i5
40006a7c:	88 39 20 00 	xnor  %g4, 0, %g4
40006a80:	10 80 00 ab 	b  40006d2c <__divdi3+0x37c>
40006a84:	ba 10 20 00 	clr  %i5
40006a88:	32 80 00 06 	bne,a   40006aa0 <__divdi3+0xf0>
40006a8c:	84 10 20 00 	clr  %g2
40006a90:	90 10 20 01 	mov  1, %o0
40006a94:	40 00 03 29 	call  40007738 <.udiv>
40006a98:	92 10 20 00 	clr  %o1
40006a9c:	84 10 20 00 	clr  %g2
40006aa0:	88 10 00 1c 	mov  %i4, %g4
40006aa4:	82 10 20 20 	mov  0x20, %g1
40006aa8:	80 a0 80 08 	cmp  %g2, %o0
40006aac:	0a 80 00 0c 	bcs  40006adc <__divdi3+0x12c>
40006ab0:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006ab4:	84 20 80 08 	sub  %g2, %o0, %g2
40006ab8:	84 40 80 02 	addx  %g2, %g2, %g2
40006abc:	82 a0 60 01 	deccc  %g1
40006ac0:	12 bf ff fb 	bne  40006aac <__divdi3+0xfc>
40006ac4:	80 a0 80 08 	cmp  %g2, %o0
40006ac8:	0a 80 00 0b 	bcs  40006af4 <__divdi3+0x144>
40006acc:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006ad0:	10 80 00 09 	b  40006af4 <__divdi3+0x144>
40006ad4:	84 20 80 08 	sub  %g2, %o0, %g2
40006ad8:	84 20 80 08 	sub  %g2, %o0, %g2
40006adc:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006ae0:	1a bf ff f8 	bcc  40006ac0 <__divdi3+0x110>
40006ae4:	82 a0 60 01 	deccc  %g1
40006ae8:	12 bf ff fc 	bne  40006ad8 <__divdi3+0x128>
40006aec:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006af0:	84 20 80 08 	sub  %g2, %o0, %g2
40006af4:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006af8:	82 10 20 20 	mov  0x20, %g1
40006afc:	80 a0 80 08 	cmp  %g2, %o0
40006b00:	0a 80 00 0c 	bcs  40006b30 <__divdi3+0x180>
40006b04:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006b08:	84 20 80 08 	sub  %g2, %o0, %g2
40006b0c:	84 40 80 02 	addx  %g2, %g2, %g2
40006b10:	82 a0 60 01 	deccc  %g1
40006b14:	12 bf ff fb 	bne  40006b00 <__divdi3+0x150>
40006b18:	80 a0 80 08 	cmp  %g2, %o0
40006b1c:	0a 80 00 0b 	bcs  40006b48 <__divdi3+0x198>
40006b20:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006b24:	10 80 00 09 	b  40006b48 <__divdi3+0x198>
40006b28:	84 20 80 08 	sub  %g2, %o0, %g2
40006b2c:	84 20 80 08 	sub  %g2, %o0, %g2
40006b30:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006b34:	1a bf ff f8 	bcc  40006b14 <__divdi3+0x164>
40006b38:	82 a0 60 01 	deccc  %g1
40006b3c:	12 bf ff fc 	bne  40006b2c <__divdi3+0x17c>
40006b40:	88 81 00 04 	addcc  %g4, %g4, %g4
40006b44:	84 20 80 08 	sub  %g2, %o0, %g2
40006b48:	88 39 20 00 	xnor  %g4, 0, %g4
40006b4c:	10 80 00 79 	b  40006d30 <__divdi3+0x380>
40006b50:	84 10 00 1d 	mov  %i5, %g2
40006b54:	80 a0 40 1d 	cmp  %g1, %i5
40006b58:	38 80 00 72 	bgu,a   40006d20 <__divdi3+0x370>
40006b5c:	ba 10 20 00 	clr  %i5
40006b60:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40006b64:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffff <__DYNAMIC+0xffff>
40006b68:	80 a0 40 03 	cmp  %g1, %g3
40006b6c:	38 80 00 07 	bgu,a   40006b88 <__divdi3+0x1d8>
40006b70:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
40006b74:	80 a0 60 ff 	cmp  %g1, 0xff
40006b78:	18 80 00 09 	bgu  40006b9c <__divdi3+0x1ec>
40006b7c:	86 10 20 08 	mov  8, %g3
40006b80:	10 80 00 07 	b  40006b9c <__divdi3+0x1ec>
40006b84:	86 10 20 00 	clr  %g3
40006b88:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006b8c:	80 a0 c0 01 	cmp  %g3, %g1
40006b90:	86 60 20 00 	subx  %g0, 0, %g3
40006b94:	86 08 e0 08 	and  %g3, 8, %g3
40006b98:	86 00 e0 10 	add  %g3, 0x10, %g3
40006b9c:	b7 30 40 03 	srl  %g1, %g3, %i3
40006ba0:	09 00 00 00 	sethi  %hi(0), %g4
40006ba4:	b4 10 20 20 	mov  0x20, %i2
40006ba8:	88 19 3c 50 	xor  %g4, -944, %g4
40006bac:	88 05 c0 04 	add  %l7, %g4, %g4
40006bb0:	c8 09 00 1b 	ldub  [ %g4 + %i3 ], %g4
40006bb4:	86 01 00 03 	add  %g4, %g3, %g3
40006bb8:	b4 a6 80 03 	subcc  %i2, %g3, %i2
40006bbc:	32 80 00 0a 	bne,a   40006be4 <__divdi3+0x234>
40006bc0:	83 28 40 1a 	sll  %g1, %i2, %g1
40006bc4:	80 a7 00 02 	cmp  %i4, %g2
40006bc8:	3a 80 00 05 	bcc,a   40006bdc <__divdi3+0x22c>
40006bcc:	ba 10 20 00 	clr  %i5
40006bd0:	80 a0 40 1d 	cmp  %g1, %i5
40006bd4:	1a 80 00 53 	bcc  40006d20 <__divdi3+0x370>
40006bd8:	ba 10 20 00 	clr  %i5
40006bdc:	10 80 00 54 	b  40006d2c <__divdi3+0x37c>
40006be0:	88 10 20 01 	mov  1, %g4
40006be4:	89 30 80 03 	srl  %g2, %g3, %g4
40006be8:	88 10 40 04 	or  %g1, %g4, %g4
40006bec:	b7 37 40 03 	srl  %i5, %g3, %i3
40006bf0:	85 28 80 1a 	sll  %g2, %i2, %g2
40006bf4:	87 37 00 03 	srl  %i4, %g3, %g3
40006bf8:	bb 2f 40 1a 	sll  %i5, %i2, %i5
40006bfc:	ba 17 40 03 	or  %i5, %g3, %i5
40006c00:	82 10 20 20 	mov  0x20, %g1
40006c04:	80 a6 c0 04 	cmp  %i3, %g4
40006c08:	0a 80 00 0c 	bcs  40006c38 <__divdi3+0x288>
40006c0c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006c10:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006c14:	b6 46 c0 1b 	addx  %i3, %i3, %i3
40006c18:	82 a0 60 01 	deccc  %g1
40006c1c:	12 bf ff fb 	bne  40006c08 <__divdi3+0x258>
40006c20:	80 a6 c0 04 	cmp  %i3, %g4
40006c24:	0a 80 00 0b 	bcs  40006c50 <__divdi3+0x2a0>
40006c28:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006c2c:	10 80 00 09 	b  40006c50 <__divdi3+0x2a0>
40006c30:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006c34:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006c38:	b6 c6 c0 1b 	addxcc  %i3, %i3, %i3
40006c3c:	1a bf ff f8 	bcc  40006c1c <__divdi3+0x26c>
40006c40:	82 a0 60 01 	deccc  %g1
40006c44:	12 bf ff fc 	bne  40006c34 <__divdi3+0x284>
40006c48:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006c4c:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006c50:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006c54:	81 80 00 1d 	mov  %i5, %y
40006c58:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
40006c5c:	9a 0f 40 0d 	and  %i5, %o5, %o5
40006c60:	82 88 20 00 	andcc  %g0, 0, %g1
40006c64:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c68:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c6c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c70:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c74:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c78:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c7c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c80:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c84:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c88:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c8c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c90:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c94:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c98:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006c9c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ca0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ca4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ca8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cac:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cb0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cb4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cb8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cbc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cc0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cc4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cc8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ccc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cd0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cd4:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cd8:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006cdc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ce0:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006ce4:	83 20 60 00 	mulscc  %g1, 0, %g1
40006ce8:	84 00 40 0d 	add  %g1, %o5, %g2
40006cec:	87 40 00 00 	rd  %y, %g3
40006cf0:	80 a0 80 1b 	cmp  %g2, %i3
40006cf4:	18 80 00 09 	bgu  40006d18 <__divdi3+0x368>
40006cf8:	88 10 00 1d 	mov  %i5, %g4
40006cfc:	b9 2f 00 1a 	sll  %i4, %i2, %i4
40006d00:	80 a7 00 03 	cmp  %i4, %g3
40006d04:	3a 80 00 0a 	bcc,a   40006d2c <__divdi3+0x37c>
40006d08:	ba 10 20 00 	clr  %i5
40006d0c:	80 a0 80 1b 	cmp  %g2, %i3
40006d10:	32 80 00 07 	bne,a   40006d2c <__divdi3+0x37c>
40006d14:	ba 10 20 00 	clr  %i5
40006d18:	10 80 00 04 	b  40006d28 <__divdi3+0x378>
40006d1c:	88 07 7f ff 	add  %i5, -1, %g4
40006d20:	10 80 00 03 	b  40006d2c <__divdi3+0x37c>
40006d24:	88 10 20 00 	clr  %g4
40006d28:	ba 10 20 00 	clr  %i5
40006d2c:	84 10 00 1d 	mov  %i5, %g2
40006d30:	80 a4 20 00 	cmp  %l0, 0
40006d34:	02 80 00 04 	be  40006d44 <__divdi3+0x394>
40006d38:	86 10 00 04 	mov  %g4, %g3
40006d3c:	86 a0 00 04 	subcc  %g0, %g4, %g3
40006d40:	84 60 00 1d 	subx  %g0, %i5, %g2
40006d44:	b0 10 00 02 	mov  %g2, %i0
40006d48:	b2 10 00 03 	mov  %g3, %i1
40006d4c:	81 c7 e0 08 	ret 
40006d50:	81 e8 00 00 	restore 

40006d54 <__moddi3>:
40006d54:	9d e3 bf a0 	save  %sp, -96, %sp
40006d58:	2f 00 00 2a 	sethi  %hi(0xa800), %l7
40006d5c:	40 00 10 a9 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006d60:	ae 05 e3 4c 	add  %l7, 0x34c, %l7	! ab4c <__DYNAMIC+0xab4c>
40006d64:	ba 10 00 18 	mov  %i0, %i5
40006d68:	b8 10 00 19 	mov  %i1, %i4
40006d6c:	82 10 00 1a 	mov  %i2, %g1
40006d70:	84 10 00 1b 	mov  %i3, %g2
40006d74:	80 a6 20 00 	cmp  %i0, 0
40006d78:	16 80 00 07 	bge  40006d94 <__moddi3+0x40>
40006d7c:	a0 10 20 00 	clr  %l0
40006d80:	b2 a0 00 19 	subcc  %g0, %i1, %i1
40006d84:	a0 10 3f ff 	mov  -1, %l0
40006d88:	b0 60 00 18 	subx  %g0, %i0, %i0
40006d8c:	b8 10 00 19 	mov  %i1, %i4
40006d90:	ba 10 00 18 	mov  %i0, %i5
40006d94:	80 a0 60 00 	cmp  %g1, 0
40006d98:	16 80 00 07 	bge  40006db4 <__moddi3+0x60>
40006d9c:	90 10 00 02 	mov  %g2, %o0
40006da0:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
40006da4:	b4 60 00 1a 	subx  %g0, %i2, %i2
40006da8:	84 10 00 1b 	mov  %i3, %g2
40006dac:	82 10 00 1a 	mov  %i2, %g1
40006db0:	90 10 00 02 	mov  %g2, %o0
40006db4:	b4 10 00 1c 	mov  %i4, %i2
40006db8:	80 a0 60 00 	cmp  %g1, 0
40006dbc:	12 80 00 50 	bne  40006efc <__moddi3+0x1a8>
40006dc0:	b2 10 00 1d 	mov  %i5, %i1
40006dc4:	80 a0 80 1d 	cmp  %g2, %i5
40006dc8:	08 80 00 19 	bleu  40006e2c <__moddi3+0xd8>
40006dcc:	80 a0 a0 00 	cmp  %g2, 0
40006dd0:	82 10 20 20 	mov  0x20, %g1
40006dd4:	80 a7 40 02 	cmp  %i5, %g2
40006dd8:	0a 80 00 0c 	bcs  40006e08 <__moddi3+0xb4>
40006ddc:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006de0:	ba 27 40 02 	sub  %i5, %g2, %i5
40006de4:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006de8:	82 a0 60 01 	deccc  %g1
40006dec:	12 bf ff fb 	bne  40006dd8 <__moddi3+0x84>
40006df0:	80 a7 40 02 	cmp  %i5, %g2
40006df4:	0a 80 00 0b 	bcs  40006e20 <__moddi3+0xcc>
40006df8:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006dfc:	10 80 00 09 	b  40006e20 <__moddi3+0xcc>
40006e00:	ba 27 40 02 	sub  %i5, %g2, %i5
40006e04:	ba 27 40 02 	sub  %i5, %g2, %i5
40006e08:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006e0c:	1a bf ff f8 	bcc  40006dec <__moddi3+0x98>
40006e10:	82 a0 60 01 	deccc  %g1
40006e14:	12 bf ff fc 	bne  40006e04 <__moddi3+0xb0>
40006e18:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006e1c:	ba 27 40 02 	sub  %i5, %g2, %i5
40006e20:	b8 3f 20 00 	xnor  %i4, 0, %i4
40006e24:	10 80 00 34 	b  40006ef4 <__moddi3+0x1a0>
40006e28:	84 10 20 00 	clr  %g2
40006e2c:	32 80 00 06 	bne,a   40006e44 <__moddi3+0xf0>
40006e30:	84 10 20 00 	clr  %g2
40006e34:	90 10 20 01 	mov  1, %o0
40006e38:	40 00 02 40 	call  40007738 <.udiv>
40006e3c:	92 10 20 00 	clr  %o1
40006e40:	84 10 20 00 	clr  %g2
40006e44:	82 10 20 20 	mov  0x20, %g1
40006e48:	80 a0 80 08 	cmp  %g2, %o0
40006e4c:	0a 80 00 0c 	bcs  40006e7c <__moddi3+0x128>
40006e50:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006e54:	84 20 80 08 	sub  %g2, %o0, %g2
40006e58:	84 40 80 02 	addx  %g2, %g2, %g2
40006e5c:	82 a0 60 01 	deccc  %g1
40006e60:	12 bf ff fb 	bne  40006e4c <__moddi3+0xf8>
40006e64:	80 a0 80 08 	cmp  %g2, %o0
40006e68:	0a 80 00 0b 	bcs  40006e94 <__moddi3+0x140>
40006e6c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006e70:	10 80 00 09 	b  40006e94 <__moddi3+0x140>
40006e74:	84 20 80 08 	sub  %g2, %o0, %g2
40006e78:	84 20 80 08 	sub  %g2, %o0, %g2
40006e7c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006e80:	1a bf ff f8 	bcc  40006e60 <__moddi3+0x10c>
40006e84:	82 a0 60 01 	deccc  %g1
40006e88:	12 bf ff fc 	bne  40006e78 <__moddi3+0x124>
40006e8c:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006e90:	84 20 80 08 	sub  %g2, %o0, %g2
40006e94:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006e98:	ba 10 00 02 	mov  %g2, %i5
40006e9c:	82 10 20 20 	mov  0x20, %g1
40006ea0:	80 a7 40 08 	cmp  %i5, %o0
40006ea4:	0a 80 00 0c 	bcs  40006ed4 <__moddi3+0x180>
40006ea8:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006eac:	ba 27 40 08 	sub  %i5, %o0, %i5
40006eb0:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006eb4:	82 a0 60 01 	deccc  %g1
40006eb8:	12 bf ff fb 	bne  40006ea4 <__moddi3+0x150>
40006ebc:	80 a7 40 08 	cmp  %i5, %o0
40006ec0:	0a 80 00 0b 	bcs  40006eec <__moddi3+0x198>
40006ec4:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006ec8:	10 80 00 09 	b  40006eec <__moddi3+0x198>
40006ecc:	ba 27 40 08 	sub  %i5, %o0, %i5
40006ed0:	ba 27 40 08 	sub  %i5, %o0, %i5
40006ed4:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006ed8:	1a bf ff f8 	bcc  40006eb8 <__moddi3+0x164>
40006edc:	82 a0 60 01 	deccc  %g1
40006ee0:	12 bf ff fc 	bne  40006ed0 <__moddi3+0x17c>
40006ee4:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006ee8:	ba 27 40 08 	sub  %i5, %o0, %i5
40006eec:	b8 3f 20 00 	xnor  %i4, 0, %i4
40006ef0:	84 10 20 00 	clr  %g2
40006ef4:	10 80 00 7f 	b  400070f0 <__moddi3+0x39c>
40006ef8:	86 10 00 1d 	mov  %i5, %g3
40006efc:	80 a0 40 1d 	cmp  %g1, %i5
40006f00:	28 80 00 05 	bleu,a   40006f14 <__moddi3+0x1c0>
40006f04:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40006f08:	84 10 00 1d 	mov  %i5, %g2
40006f0c:	10 80 00 79 	b  400070f0 <__moddi3+0x39c>
40006f10:	86 10 00 1c 	mov  %i4, %g3
40006f14:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006f18:	80 a0 40 03 	cmp  %g1, %g3
40006f1c:	18 80 00 07 	bgu  40006f38 <__moddi3+0x1e4>
40006f20:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
40006f24:	80 a0 60 ff 	cmp  %g1, 0xff
40006f28:	18 80 00 09 	bgu  40006f4c <__moddi3+0x1f8>
40006f2c:	b6 10 20 08 	mov  8, %i3
40006f30:	10 80 00 07 	b  40006f4c <__moddi3+0x1f8>
40006f34:	b6 10 20 00 	clr  %i3
40006f38:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006f3c:	80 a0 c0 01 	cmp  %g3, %g1
40006f40:	b6 60 20 00 	subx  %g0, 0, %i3
40006f44:	b6 0e e0 08 	and  %i3, 8, %i3
40006f48:	b6 06 e0 10 	add  %i3, 0x10, %i3
40006f4c:	89 30 40 1b 	srl  %g1, %i3, %g4
40006f50:	07 00 00 00 	sethi  %hi(0), %g3
40006f54:	86 18 fc 50 	xor  %g3, -944, %g3
40006f58:	86 05 c0 03 	add  %l7, %g3, %g3
40006f5c:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40006f60:	88 10 20 20 	mov  0x20, %g4
40006f64:	b6 00 c0 1b 	add  %g3, %i3, %i3
40006f68:	88 a1 00 1b 	subcc  %g4, %i3, %g4
40006f6c:	32 80 00 0c 	bne,a   40006f9c <__moddi3+0x248>
40006f70:	83 28 40 04 	sll  %g1, %g4, %g1
40006f74:	80 a7 00 02 	cmp  %i4, %g2
40006f78:	1a 80 00 04 	bcc  40006f88 <__moddi3+0x234>
40006f7c:	80 a0 40 1d 	cmp  %g1, %i5
40006f80:	3a 80 00 05 	bcc,a   40006f94 <__moddi3+0x240>
40006f84:	84 10 00 19 	mov  %i1, %g2
40006f88:	b4 a7 00 02 	subcc  %i4, %g2, %i2
40006f8c:	b2 67 40 01 	subx  %i5, %g1, %i1
40006f90:	84 10 00 19 	mov  %i1, %g2
40006f94:	10 80 00 57 	b  400070f0 <__moddi3+0x39c>
40006f98:	86 10 00 1a 	mov  %i2, %g3
40006f9c:	87 30 80 1b 	srl  %g2, %i3, %g3
40006fa0:	b4 10 40 03 	or  %g1, %g3, %i2
40006fa4:	83 37 00 1b 	srl  %i4, %i3, %g1
40006fa8:	87 37 40 1b 	srl  %i5, %i3, %g3
40006fac:	85 28 80 04 	sll  %g2, %g4, %g2
40006fb0:	bb 2f 40 04 	sll  %i5, %g4, %i5
40006fb4:	b9 2f 00 04 	sll  %i4, %g4, %i4
40006fb8:	ba 17 40 01 	or  %i5, %g1, %i5
40006fbc:	82 10 20 20 	mov  0x20, %g1
40006fc0:	80 a0 c0 1a 	cmp  %g3, %i2
40006fc4:	0a 80 00 0c 	bcs  40006ff4 <__moddi3+0x2a0>
40006fc8:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006fcc:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006fd0:	86 40 c0 03 	addx  %g3, %g3, %g3
40006fd4:	82 a0 60 01 	deccc  %g1
40006fd8:	12 bf ff fb 	bne  40006fc4 <__moddi3+0x270>
40006fdc:	80 a0 c0 1a 	cmp  %g3, %i2
40006fe0:	0a 80 00 0b 	bcs  4000700c <__moddi3+0x2b8>
40006fe4:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006fe8:	10 80 00 09 	b  4000700c <__moddi3+0x2b8>
40006fec:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006ff0:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006ff4:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006ff8:	1a bf ff f8 	bcc  40006fd8 <__moddi3+0x284>
40006ffc:	82 a0 60 01 	deccc  %g1
40007000:	12 bf ff fc 	bne  40006ff0 <__moddi3+0x29c>
40007004:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40007008:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000700c:	ba 3f 60 00 	xnor  %i5, 0, %i5
40007010:	81 80 00 1d 	mov  %i5, %y
40007014:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
40007018:	9a 0f 40 0d 	and  %i5, %o5, %o5
4000701c:	82 88 20 00 	andcc  %g0, 0, %g1
40007020:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007024:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007028:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000702c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007030:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007034:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007038:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000703c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007040:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007044:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007048:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000704c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007050:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007054:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007058:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000705c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007060:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007064:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007068:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000706c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007070:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007074:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007078:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000707c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007080:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007084:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007088:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000708c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007090:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007094:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007098:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000709c:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070a0:	83 20 60 00 	mulscc  %g1, 0, %g1
400070a4:	ba 00 40 0d 	add  %g1, %o5, %i5
400070a8:	b3 40 00 00 	rd  %y, %i1
400070ac:	82 10 00 1d 	mov  %i5, %g1
400070b0:	80 a7 40 03 	cmp  %i5, %g3
400070b4:	18 80 00 07 	bgu  400070d0 <__moddi3+0x37c>
400070b8:	b0 10 00 19 	mov  %i1, %i0
400070bc:	80 a7 00 19 	cmp  %i4, %i1
400070c0:	1a 80 00 06 	bcc  400070d8 <__moddi3+0x384>
400070c4:	80 a7 40 03 	cmp  %i5, %g3
400070c8:	12 80 00 04 	bne  400070d8 <__moddi3+0x384>
400070cc:	01 00 00 00 	nop 
400070d0:	b0 a6 40 02 	subcc  %i1, %g2, %i0
400070d4:	82 67 40 1a 	subx  %i5, %i2, %g1
400070d8:	84 a7 00 18 	subcc  %i4, %i0, %g2
400070dc:	b8 60 c0 01 	subx  %g3, %g1, %i4
400070e0:	83 30 80 04 	srl  %g2, %g4, %g1
400070e4:	b7 2f 00 1b 	sll  %i4, %i3, %i3
400070e8:	85 37 00 04 	srl  %i4, %g4, %g2
400070ec:	86 10 40 1b 	or  %g1, %i3, %g3
400070f0:	80 a4 20 00 	cmp  %l0, 0
400070f4:	02 80 00 04 	be  40007104 <__moddi3+0x3b0>
400070f8:	01 00 00 00 	nop 
400070fc:	86 a0 00 03 	subcc  %g0, %g3, %g3
40007100:	84 60 00 02 	subx  %g0, %g2, %g2
40007104:	b0 10 00 02 	mov  %g2, %i0
40007108:	b2 10 00 03 	mov  %g3, %i1
4000710c:	81 c7 e0 08 	ret 
40007110:	81 e8 00 00 	restore 

40007114 <__udivdi3>:
40007114:	9d e3 bf a0 	save  %sp, -96, %sp
40007118:	2f 00 00 29 	sethi  %hi(0xa400), %l7
4000711c:	40 00 0f b9 	call  4000b000 <__sparc_get_pc_thunk.l7>
40007120:	ae 05 e3 8c 	add  %l7, 0x38c, %l7	! a78c <__DYNAMIC+0xa78c>
40007124:	80 a6 a0 00 	cmp  %i2, 0
40007128:	12 80 00 50 	bne  40007268 <__udivdi3+0x154>
4000712c:	84 10 00 1b 	mov  %i3, %g2
40007130:	80 a6 c0 18 	cmp  %i3, %i0
40007134:	08 80 00 1a 	bleu  4000719c <__udivdi3+0x88>
40007138:	80 a6 e0 00 	cmp  %i3, 0
4000713c:	84 10 00 19 	mov  %i1, %g2
40007140:	82 10 20 20 	mov  0x20, %g1
40007144:	80 a6 00 1b 	cmp  %i0, %i3
40007148:	0a 80 00 0c 	bcs  40007178 <__udivdi3+0x64>
4000714c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007150:	b0 26 00 1b 	sub  %i0, %i3, %i0
40007154:	b0 46 00 18 	addx  %i0, %i0, %i0
40007158:	82 a0 60 01 	deccc  %g1
4000715c:	12 bf ff fb 	bne  40007148 <__udivdi3+0x34>
40007160:	80 a6 00 1b 	cmp  %i0, %i3
40007164:	0a 80 00 0b 	bcs  40007190 <__udivdi3+0x7c>
40007168:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000716c:	10 80 00 09 	b  40007190 <__udivdi3+0x7c>
40007170:	b0 26 00 1b 	sub  %i0, %i3, %i0
40007174:	b0 26 00 1b 	sub  %i0, %i3, %i0
40007178:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000717c:	1a bf ff f8 	bcc  4000715c <__udivdi3+0x48>
40007180:	82 a0 60 01 	deccc  %g1
40007184:	12 bf ff fc 	bne  40007174 <__udivdi3+0x60>
40007188:	84 80 80 02 	addcc  %g2, %g2, %g2
4000718c:	b0 26 00 1b 	sub  %i0, %i3, %i0
40007190:	84 38 a0 00 	xnor  %g2, 0, %g2
40007194:	10 80 00 aa 	b  4000743c <__udivdi3+0x328>
40007198:	b0 10 20 00 	clr  %i0
4000719c:	12 80 00 05 	bne  400071b0 <__udivdi3+0x9c>
400071a0:	90 10 20 01 	mov  1, %o0
400071a4:	40 00 01 65 	call  40007738 <.udiv>
400071a8:	92 10 20 00 	clr  %o1
400071ac:	b6 10 00 08 	mov  %o0, %i3
400071b0:	84 10 20 00 	clr  %g2
400071b4:	82 10 20 20 	mov  0x20, %g1
400071b8:	80 a0 80 1b 	cmp  %g2, %i3
400071bc:	0a 80 00 0c 	bcs  400071ec <__udivdi3+0xd8>
400071c0:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
400071c4:	84 20 80 1b 	sub  %g2, %i3, %g2
400071c8:	84 40 80 02 	addx  %g2, %g2, %g2
400071cc:	82 a0 60 01 	deccc  %g1
400071d0:	12 bf ff fb 	bne  400071bc <__udivdi3+0xa8>
400071d4:	80 a0 80 1b 	cmp  %g2, %i3
400071d8:	0a 80 00 0b 	bcs  40007204 <__udivdi3+0xf0>
400071dc:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
400071e0:	10 80 00 09 	b  40007204 <__udivdi3+0xf0>
400071e4:	84 20 80 1b 	sub  %g2, %i3, %g2
400071e8:	84 20 80 1b 	sub  %g2, %i3, %g2
400071ec:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400071f0:	1a bf ff f8 	bcc  400071d0 <__udivdi3+0xbc>
400071f4:	82 a0 60 01 	deccc  %g1
400071f8:	12 bf ff fc 	bne  400071e8 <__udivdi3+0xd4>
400071fc:	b0 86 00 18 	addcc  %i0, %i0, %i0
40007200:	84 20 80 1b 	sub  %g2, %i3, %g2
40007204:	b0 3e 20 00 	xnor  %i0, 0, %i0
40007208:	86 10 00 02 	mov  %g2, %g3
4000720c:	84 10 00 19 	mov  %i1, %g2
40007210:	82 10 20 20 	mov  0x20, %g1
40007214:	80 a0 c0 1b 	cmp  %g3, %i3
40007218:	0a 80 00 0c 	bcs  40007248 <__udivdi3+0x134>
4000721c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007220:	86 20 c0 1b 	sub  %g3, %i3, %g3
40007224:	86 40 c0 03 	addx  %g3, %g3, %g3
40007228:	82 a0 60 01 	deccc  %g1
4000722c:	12 bf ff fb 	bne  40007218 <__udivdi3+0x104>
40007230:	80 a0 c0 1b 	cmp  %g3, %i3
40007234:	0a 80 00 0b 	bcs  40007260 <__udivdi3+0x14c>
40007238:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000723c:	10 80 00 09 	b  40007260 <__udivdi3+0x14c>
40007240:	86 20 c0 1b 	sub  %g3, %i3, %g3
40007244:	86 20 c0 1b 	sub  %g3, %i3, %g3
40007248:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
4000724c:	1a bf ff f8 	bcc  4000722c <__udivdi3+0x118>
40007250:	82 a0 60 01 	deccc  %g1
40007254:	12 bf ff fc 	bne  40007244 <__udivdi3+0x130>
40007258:	84 80 80 02 	addcc  %g2, %g2, %g2
4000725c:	86 20 c0 1b 	sub  %g3, %i3, %g3
40007260:	84 38 a0 00 	xnor  %g2, 0, %g2
40007264:	30 80 00 76 	b,a   4000743c <__udivdi3+0x328>
40007268:	80 a6 80 18 	cmp  %i2, %i0
4000726c:	18 80 00 70 	bgu  4000742c <__udivdi3+0x318>
40007270:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40007274:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40007278:	80 a6 80 01 	cmp  %i2, %g1
4000727c:	38 80 00 07 	bgu,a   40007298 <__udivdi3+0x184>
40007280:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40007284:	80 a6 a0 ff 	cmp  %i2, 0xff
40007288:	18 80 00 09 	bgu  400072ac <__udivdi3+0x198>
4000728c:	82 10 20 08 	mov  8, %g1
40007290:	10 80 00 07 	b  400072ac <__udivdi3+0x198>
40007294:	82 10 20 00 	clr  %g1
40007298:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000729c:	80 a0 40 1a 	cmp  %g1, %i2
400072a0:	82 60 20 00 	subx  %g0, 0, %g1
400072a4:	82 08 60 08 	and  %g1, 8, %g1
400072a8:	82 00 60 10 	add  %g1, 0x10, %g1
400072ac:	89 36 80 01 	srl  %i2, %g1, %g4
400072b0:	07 00 00 00 	sethi  %hi(0), %g3
400072b4:	86 18 fc 50 	xor  %g3, -944, %g3
400072b8:	86 05 c0 03 	add  %l7, %g3, %g3
400072bc:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
400072c0:	88 10 20 20 	mov  0x20, %g4
400072c4:	82 00 c0 01 	add  %g3, %g1, %g1
400072c8:	88 a1 00 01 	subcc  %g4, %g1, %g4
400072cc:	32 80 00 0a 	bne,a   400072f4 <__udivdi3+0x1e0>
400072d0:	87 30 80 01 	srl  %g2, %g1, %g3
400072d4:	80 a6 40 02 	cmp  %i1, %g2
400072d8:	3a 80 00 05 	bcc,a   400072ec <__udivdi3+0x1d8>
400072dc:	b0 10 20 00 	clr  %i0
400072e0:	80 a6 80 18 	cmp  %i2, %i0
400072e4:	1a 80 00 53 	bcc  40007430 <__udivdi3+0x31c>
400072e8:	b0 10 20 00 	clr  %i0
400072ec:	10 80 00 54 	b  4000743c <__udivdi3+0x328>
400072f0:	84 10 20 01 	mov  1, %g2
400072f4:	bb 28 80 04 	sll  %g2, %g4, %i5
400072f8:	b5 2e 80 04 	sll  %i2, %g4, %i2
400072fc:	b4 16 80 03 	or  %i2, %g3, %i2
40007300:	87 36 00 01 	srl  %i0, %g1, %g3
40007304:	83 36 40 01 	srl  %i1, %g1, %g1
40007308:	b1 2e 00 04 	sll  %i0, %g4, %i0
4000730c:	b0 16 00 01 	or  %i0, %g1, %i0
40007310:	82 10 20 20 	mov  0x20, %g1
40007314:	80 a0 c0 1a 	cmp  %g3, %i2
40007318:	0a 80 00 0c 	bcs  40007348 <__udivdi3+0x234>
4000731c:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40007320:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007324:	86 40 c0 03 	addx  %g3, %g3, %g3
40007328:	82 a0 60 01 	deccc  %g1
4000732c:	12 bf ff fb 	bne  40007318 <__udivdi3+0x204>
40007330:	80 a0 c0 1a 	cmp  %g3, %i2
40007334:	0a 80 00 0b 	bcs  40007360 <__udivdi3+0x24c>
40007338:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000733c:	10 80 00 09 	b  40007360 <__udivdi3+0x24c>
40007340:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007344:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007348:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
4000734c:	1a bf ff f8 	bcc  4000732c <__udivdi3+0x218>
40007350:	82 a0 60 01 	deccc  %g1
40007354:	12 bf ff fc 	bne  40007344 <__udivdi3+0x230>
40007358:	b0 86 00 18 	addcc  %i0, %i0, %i0
4000735c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007360:	b0 3e 20 00 	xnor  %i0, 0, %i0
40007364:	81 80 00 18 	mov  %i0, %y
40007368:	9b 3f 60 1f 	sra  %i5, 0x1f, %o5
4000736c:	9a 0e 00 0d 	and  %i0, %o5, %o5
40007370:	82 88 20 00 	andcc  %g0, 0, %g1
40007374:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007378:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000737c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007380:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007384:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007388:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000738c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007390:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007394:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007398:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000739c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073a0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073a4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073a8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073ac:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073b0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073b4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073b8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073bc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073c0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073c4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073c8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073cc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073d0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073d4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073d8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073dc:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073e0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073e4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073e8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073ec:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073f0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400073f4:	83 20 60 00 	mulscc  %g1, 0, %g1
400073f8:	ba 00 40 0d 	add  %g1, %o5, %i5
400073fc:	b9 40 00 00 	rd  %y, %i4
40007400:	80 a7 40 03 	cmp  %i5, %g3
40007404:	18 80 00 08 	bgu  40007424 <__udivdi3+0x310>
40007408:	84 10 00 18 	mov  %i0, %g2
4000740c:	b3 2e 40 04 	sll  %i1, %g4, %i1
40007410:	80 a6 40 1c 	cmp  %i1, %i4
40007414:	1a 80 00 09 	bcc  40007438 <__udivdi3+0x324>
40007418:	80 a7 40 03 	cmp  %i5, %g3
4000741c:	32 80 00 08 	bne,a   4000743c <__udivdi3+0x328>
40007420:	b0 10 20 00 	clr  %i0
40007424:	10 80 00 05 	b  40007438 <__udivdi3+0x324>
40007428:	84 06 3f ff 	add  %i0, -1, %g2
4000742c:	b0 10 20 00 	clr  %i0
40007430:	10 80 00 03 	b  4000743c <__udivdi3+0x328>
40007434:	84 10 20 00 	clr  %g2
40007438:	b0 10 20 00 	clr  %i0
4000743c:	b2 10 00 02 	mov  %g2, %i1
40007440:	81 c7 e0 08 	ret 
40007444:	81 e8 00 00 	restore 

40007448 <__umoddi3>:
40007448:	9d e3 bf a0 	save  %sp, -96, %sp
4000744c:	2f 00 00 29 	sethi  %hi(0xa400), %l7
40007450:	40 00 0e ec 	call  4000b000 <__sparc_get_pc_thunk.l7>
40007454:	ae 05 e0 58 	add  %l7, 0x58, %l7	! a458 <__DYNAMIC+0xa458>
40007458:	b8 10 00 1b 	mov  %i3, %i4
4000745c:	84 10 00 19 	mov  %i1, %g2
40007460:	80 a6 a0 00 	cmp  %i2, 0
40007464:	12 80 00 39 	bne  40007548 <__umoddi3+0x100>
40007468:	86 10 00 18 	mov  %i0, %g3
4000746c:	80 a6 c0 18 	cmp  %i3, %i0
40007470:	18 80 00 1f 	bgu  400074ec <__umoddi3+0xa4>
40007474:	84 10 00 18 	mov  %i0, %g2
40007478:	80 a6 e0 00 	cmp  %i3, 0
4000747c:	32 80 00 07 	bne,a   40007498 <__umoddi3+0x50>
40007480:	84 10 20 00 	clr  %g2
40007484:	90 10 20 01 	mov  1, %o0
40007488:	40 00 00 ac 	call  40007738 <.udiv>
4000748c:	92 10 20 00 	clr  %o1
40007490:	b6 10 00 08 	mov  %o0, %i3
40007494:	84 10 20 00 	clr  %g2
40007498:	82 10 20 20 	mov  0x20, %g1
4000749c:	80 a0 80 1b 	cmp  %g2, %i3
400074a0:	0a 80 00 0c 	bcs  400074d0 <__umoddi3+0x88>
400074a4:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
400074a8:	84 20 80 1b 	sub  %g2, %i3, %g2
400074ac:	84 40 80 02 	addx  %g2, %g2, %g2
400074b0:	82 a0 60 01 	deccc  %g1
400074b4:	12 bf ff fb 	bne  400074a0 <__umoddi3+0x58>
400074b8:	80 a0 80 1b 	cmp  %g2, %i3
400074bc:	0a 80 00 0b 	bcs  400074e8 <__umoddi3+0xa0>
400074c0:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
400074c4:	10 80 00 09 	b  400074e8 <__umoddi3+0xa0>
400074c8:	84 20 80 1b 	sub  %g2, %i3, %g2
400074cc:	84 20 80 1b 	sub  %g2, %i3, %g2
400074d0:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400074d4:	1a bf ff f8 	bcc  400074b4 <__umoddi3+0x6c>
400074d8:	82 a0 60 01 	deccc  %g1
400074dc:	12 bf ff fc 	bne  400074cc <__umoddi3+0x84>
400074e0:	b0 86 00 18 	addcc  %i0, %i0, %i0
400074e4:	84 20 80 1b 	sub  %g2, %i3, %g2
400074e8:	b0 3e 20 00 	xnor  %i0, 0, %i0
400074ec:	82 10 20 20 	mov  0x20, %g1
400074f0:	80 a0 80 1b 	cmp  %g2, %i3
400074f4:	0a 80 00 0c 	bcs  40007524 <__umoddi3+0xdc>
400074f8:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
400074fc:	84 20 80 1b 	sub  %g2, %i3, %g2
40007500:	84 40 80 02 	addx  %g2, %g2, %g2
40007504:	82 a0 60 01 	deccc  %g1
40007508:	12 bf ff fb 	bne  400074f4 <__umoddi3+0xac>
4000750c:	80 a0 80 1b 	cmp  %g2, %i3
40007510:	0a 80 00 0b 	bcs  4000753c <__umoddi3+0xf4>
40007514:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
40007518:	10 80 00 09 	b  4000753c <__umoddi3+0xf4>
4000751c:	84 20 80 1b 	sub  %g2, %i3, %g2
40007520:	84 20 80 1b 	sub  %g2, %i3, %g2
40007524:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007528:	1a bf ff f8 	bcc  40007508 <__umoddi3+0xc0>
4000752c:	82 a0 60 01 	deccc  %g1
40007530:	12 bf ff fc 	bne  40007520 <__umoddi3+0xd8>
40007534:	b2 86 40 19 	addcc  %i1, %i1, %i1
40007538:	84 20 80 1b 	sub  %g2, %i3, %g2
4000753c:	b2 3e 60 00 	xnor  %i1, 0, %i1
40007540:	10 80 00 25 	b  400075d4 <__umoddi3+0x18c>
40007544:	b0 10 20 00 	clr  %i0
40007548:	80 a6 80 18 	cmp  %i2, %i0
4000754c:	18 80 00 79 	bgu  40007730 <__umoddi3+0x2e8>
40007550:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40007554:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40007558:	80 a6 80 01 	cmp  %i2, %g1
4000755c:	38 80 00 07 	bgu,a   40007578 <__umoddi3+0x130>
40007560:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40007564:	80 a6 a0 ff 	cmp  %i2, 0xff
40007568:	18 80 00 09 	bgu  4000758c <__umoddi3+0x144>
4000756c:	82 10 20 08 	mov  8, %g1
40007570:	10 80 00 07 	b  4000758c <__umoddi3+0x144>
40007574:	82 10 20 00 	clr  %g1
40007578:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000757c:	80 a0 40 1a 	cmp  %g1, %i2
40007580:	82 60 20 00 	subx  %g0, 0, %g1
40007584:	82 08 60 08 	and  %g1, 8, %g1
40007588:	82 00 60 10 	add  %g1, 0x10, %g1
4000758c:	89 36 80 01 	srl  %i2, %g1, %g4
40007590:	37 00 00 00 	sethi  %hi(0), %i3
40007594:	b6 1e fc 50 	xor  %i3, -944, %i3
40007598:	b6 05 c0 1b 	add  %l7, %i3, %i3
4000759c:	fa 0e c0 04 	ldub  [ %i3 + %g4 ], %i5
400075a0:	88 10 20 20 	mov  0x20, %g4
400075a4:	ba 07 40 01 	add  %i5, %g1, %i5
400075a8:	88 a1 00 1d 	subcc  %g4, %i5, %g4
400075ac:	32 80 00 0c 	bne,a   400075dc <__umoddi3+0x194>
400075b0:	83 37 00 1d 	srl  %i4, %i5, %g1
400075b4:	80 a6 40 1c 	cmp  %i1, %i4
400075b8:	1a 80 00 04 	bcc  400075c8 <__umoddi3+0x180>
400075bc:	80 a6 80 18 	cmp  %i2, %i0
400075c0:	3a 80 00 05 	bcc,a   400075d4 <__umoddi3+0x18c>
400075c4:	b0 10 00 03 	mov  %g3, %i0
400075c8:	84 a6 40 1c 	subcc  %i1, %i4, %g2
400075cc:	86 66 00 1a 	subx  %i0, %i2, %g3
400075d0:	b0 10 00 03 	mov  %g3, %i0
400075d4:	10 80 00 57 	b  40007730 <__umoddi3+0x2e8>
400075d8:	b2 10 00 02 	mov  %g2, %i1
400075dc:	b5 2e 80 04 	sll  %i2, %g4, %i2
400075e0:	b4 16 80 01 	or  %i2, %g1, %i2
400075e4:	83 36 40 1d 	srl  %i1, %i5, %g1
400075e8:	87 36 00 1d 	srl  %i0, %i5, %g3
400075ec:	85 2e 00 04 	sll  %i0, %g4, %g2
400075f0:	b9 2f 00 04 	sll  %i4, %g4, %i4
400075f4:	84 10 80 01 	or  %g2, %g1, %g2
400075f8:	b3 2e 40 04 	sll  %i1, %g4, %i1
400075fc:	82 10 20 20 	mov  0x20, %g1
40007600:	80 a0 c0 1a 	cmp  %g3, %i2
40007604:	0a 80 00 0c 	bcs  40007634 <__umoddi3+0x1ec>
40007608:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000760c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007610:	86 40 c0 03 	addx  %g3, %g3, %g3
40007614:	82 a0 60 01 	deccc  %g1
40007618:	12 bf ff fb 	bne  40007604 <__umoddi3+0x1bc>
4000761c:	80 a0 c0 1a 	cmp  %g3, %i2
40007620:	0a 80 00 0b 	bcs  4000764c <__umoddi3+0x204>
40007624:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007628:	10 80 00 09 	b  4000764c <__umoddi3+0x204>
4000762c:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007630:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007634:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40007638:	1a bf ff f8 	bcc  40007618 <__umoddi3+0x1d0>
4000763c:	82 a0 60 01 	deccc  %g1
40007640:	12 bf ff fc 	bne  40007630 <__umoddi3+0x1e8>
40007644:	84 80 80 02 	addcc  %g2, %g2, %g2
40007648:	86 20 c0 1a 	sub  %g3, %i2, %g3
4000764c:	84 38 a0 00 	xnor  %g2, 0, %g2
40007650:	81 80 00 02 	mov  %g2, %y
40007654:	9b 3f 20 1f 	sra  %i4, 0x1f, %o5
40007658:	9a 08 80 0d 	and  %g2, %o5, %o5
4000765c:	82 88 20 00 	andcc  %g0, 0, %g1
40007660:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007664:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007668:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000766c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007670:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007674:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007678:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000767c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007680:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007684:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007688:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000768c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007690:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007694:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007698:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000769c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076a0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076a4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076a8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076ac:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076b0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076b4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076b8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076bc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076c0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076c4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076c8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076cc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076d0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076d4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076d8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076dc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400076e0:	83 20 60 00 	mulscc  %g1, 0, %g1
400076e4:	84 00 40 0d 	add  %g1, %o5, %g2
400076e8:	b7 40 00 00 	rd  %y, %i3
400076ec:	82 10 00 02 	mov  %g2, %g1
400076f0:	80 a0 80 03 	cmp  %g2, %g3
400076f4:	18 80 00 07 	bgu  40007710 <__umoddi3+0x2c8>
400076f8:	b0 10 00 1b 	mov  %i3, %i0
400076fc:	80 a6 40 1b 	cmp  %i1, %i3
40007700:	1a 80 00 06 	bcc  40007718 <__umoddi3+0x2d0>
40007704:	80 a0 80 03 	cmp  %g2, %g3
40007708:	12 80 00 04 	bne  40007718 <__umoddi3+0x2d0>
4000770c:	01 00 00 00 	nop 
40007710:	b0 a6 c0 1c 	subcc  %i3, %i4, %i0
40007714:	82 60 80 1a 	subx  %g2, %i2, %g1
40007718:	84 a6 40 18 	subcc  %i1, %i0, %g2
4000771c:	b0 60 c0 01 	subx  %g3, %g1, %i0
40007720:	bb 2e 00 1d 	sll  %i0, %i5, %i5
40007724:	b3 30 80 04 	srl  %g2, %g4, %i1
40007728:	b1 36 00 04 	srl  %i0, %g4, %i0
4000772c:	b2 16 40 1d 	or  %i1, %i5, %i1
40007730:	81 c7 e0 08 	ret 
40007734:	81 e8 00 00 	restore 

40007738 <.udiv>:
40007738:	10 80 00 0b 	b  40007764 <ready_to_divide>
4000773c:	86 10 20 00 	clr  %g3

40007740 <.div>:
40007740:	80 92 40 08 	orcc  %o1, %o0, %g0
40007744:	16 80 00 08 	bge  40007764 <ready_to_divide>
40007748:	86 1a 40 08 	xor  %o1, %o0, %g3
4000774c:	80 92 40 00 	tst  %o1
40007750:	16 80 00 04 	bge  40007760 <.div+0x20>
40007754:	80 92 00 00 	tst  %o0
40007758:	16 80 00 03 	bge  40007764 <ready_to_divide>
4000775c:	92 20 00 09 	neg  %o1
40007760:	90 20 00 08 	neg  %o0

40007764 <ready_to_divide>:
40007764:	9a 92 40 00 	orcc  %o1, %g0, %o5
40007768:	12 80 00 05 	bne  4000777c <ready_to_divide+0x18>
4000776c:	96 10 00 08 	mov  %o0, %o3
40007770:	91 d0 20 02 	ta  2
40007774:	81 c3 e0 08 	retl 
40007778:	90 10 00 00 	mov  %g0, %o0
4000777c:	80 a2 c0 0d 	cmp  %o3, %o5
40007780:	0a 80 00 95 	bcs  400079d4 <got_result>
40007784:	94 10 00 00 	mov  %g0, %o2
40007788:	03 02 00 00 	sethi  %hi(0x8000000), %g1
4000778c:	80 a2 c0 01 	cmp  %o3, %g1
40007790:	0a 80 00 28 	bcs  40007830 <not_really_big>
40007794:	98 10 00 00 	mov  %g0, %o4
40007798:	80 a3 40 01 	cmp  %o5, %g1
4000779c:	1a 80 00 0d 	bcc  400077d0 <not_too_big>
400077a0:	84 10 20 01 	mov  1, %g2
400077a4:	9b 2b 60 04 	sll  %o5, 4, %o5
400077a8:	10 bf ff fc 	b  40007798 <ready_to_divide+0x34>
400077ac:	98 03 20 01 	inc  %o4
400077b0:	9a 83 40 0d 	addcc  %o5, %o5, %o5
400077b4:	1a 80 00 07 	bcc  400077d0 <not_too_big>
400077b8:	84 00 a0 01 	inc  %g2
400077bc:	83 28 60 04 	sll  %g1, 4, %g1
400077c0:	9b 33 60 01 	srl  %o5, 1, %o5
400077c4:	9a 03 40 01 	add  %o5, %g1, %o5
400077c8:	10 80 00 07 	b  400077e4 <do_single_div>
400077cc:	84 20 a0 01 	dec  %g2

400077d0 <not_too_big>:
400077d0:	80 a3 40 0b 	cmp  %o5, %o3
400077d4:	0a bf ff f7 	bcs  400077b0 <ready_to_divide+0x4c>
400077d8:	01 00 00 00 	nop 
400077dc:	02 80 00 02 	be  400077e4 <do_single_div>
400077e0:	01 00 00 00 	nop 

400077e4 <do_single_div>:
400077e4:	84 a0 a0 01 	deccc  %g2
400077e8:	06 80 00 76 	bl  400079c0 <end_regular_divide>
400077ec:	01 00 00 00 	nop 
400077f0:	96 22 c0 0d 	sub  %o3, %o5, %o3
400077f4:	94 10 20 01 	mov  1, %o2
400077f8:	10 80 00 0a 	b  40007820 <end_single_divloop>
400077fc:	01 00 00 00 	nop 

40007800 <single_divloop>:
40007800:	95 2a a0 01 	sll  %o2, 1, %o2
40007804:	06 80 00 05 	bl  40007818 <single_divloop+0x18>
40007808:	9b 33 60 01 	srl  %o5, 1, %o5
4000780c:	96 22 c0 0d 	sub  %o3, %o5, %o3
40007810:	10 80 00 04 	b  40007820 <end_single_divloop>
40007814:	94 02 a0 01 	inc  %o2
40007818:	96 02 c0 0d 	add  %o3, %o5, %o3
4000781c:	94 22 a0 01 	dec  %o2

40007820 <end_single_divloop>:
40007820:	84 a0 a0 01 	deccc  %g2
40007824:	16 bf ff f7 	bge  40007800 <single_divloop>
40007828:	80 92 c0 00 	tst  %o3
4000782c:	30 80 00 65 	b,a   400079c0 <end_regular_divide>

40007830 <not_really_big>:
40007830:	9b 2b 60 04 	sll  %o5, 4, %o5
40007834:	80 a3 40 0b 	cmp  %o5, %o3
40007838:	08 bf ff fe 	bleu  40007830 <not_really_big>
4000783c:	98 83 20 01 	inccc  %o4
40007840:	02 80 00 65 	be  400079d4 <got_result>
40007844:	98 23 20 01 	dec  %o4
40007848:	80 92 c0 00 	tst  %o3

4000784c <divloop>:
4000784c:	95 2a a0 04 	sll  %o2, 4, %o2
40007850:	06 80 00 2f 	bl  4000790c <L1.16>
40007854:	9b 33 60 01 	srl  %o5, 1, %o5
40007858:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000785c:	06 80 00 17 	bl  400078b8 <L2.17>
40007860:	9b 33 60 01 	srl  %o5, 1, %o5
40007864:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007868:	06 80 00 0b 	bl  40007894 <L3.19>
4000786c:	9b 33 60 01 	srl  %o5, 1, %o5
40007870:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007874:	06 80 00 05 	bl  40007888 <L4.23>
40007878:	9b 33 60 01 	srl  %o5, 1, %o5
4000787c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007880:	10 80 00 50 	b  400079c0 <end_regular_divide>
40007884:	94 02 a0 0f 	add  %o2, 0xf, %o2

40007888 <L4.23>:
40007888:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000788c:	10 80 00 4d 	b  400079c0 <end_regular_divide>
40007890:	94 02 a0 0d 	add  %o2, 0xd, %o2

40007894 <L3.19>:
40007894:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007898:	06 80 00 05 	bl  400078ac <L4.21>
4000789c:	9b 33 60 01 	srl  %o5, 1, %o5
400078a0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400078a4:	10 80 00 47 	b  400079c0 <end_regular_divide>
400078a8:	94 02 a0 0b 	add  %o2, 0xb, %o2

400078ac <L4.21>:
400078ac:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400078b0:	10 80 00 44 	b  400079c0 <end_regular_divide>
400078b4:	94 02 a0 09 	add  %o2, 9, %o2

400078b8 <L2.17>:
400078b8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400078bc:	06 80 00 0b 	bl  400078e8 <L3.17>
400078c0:	9b 33 60 01 	srl  %o5, 1, %o5
400078c4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400078c8:	06 80 00 05 	bl  400078dc <L4.19>
400078cc:	9b 33 60 01 	srl  %o5, 1, %o5
400078d0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400078d4:	10 80 00 3b 	b  400079c0 <end_regular_divide>
400078d8:	94 02 a0 07 	add  %o2, 7, %o2

400078dc <L4.19>:
400078dc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400078e0:	10 80 00 38 	b  400079c0 <end_regular_divide>
400078e4:	94 02 a0 05 	add  %o2, 5, %o2

400078e8 <L3.17>:
400078e8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400078ec:	06 80 00 05 	bl  40007900 <L4.17>
400078f0:	9b 33 60 01 	srl  %o5, 1, %o5
400078f4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400078f8:	10 80 00 32 	b  400079c0 <end_regular_divide>
400078fc:	94 02 a0 03 	add  %o2, 3, %o2

40007900 <L4.17>:
40007900:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007904:	10 80 00 2f 	b  400079c0 <end_regular_divide>
40007908:	94 02 a0 01 	inc  %o2

4000790c <L1.16>:
4000790c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007910:	06 80 00 17 	bl  4000796c <L2.15>
40007914:	9b 33 60 01 	srl  %o5, 1, %o5
40007918:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000791c:	06 80 00 0b 	bl  40007948 <L3.15>
40007920:	9b 33 60 01 	srl  %o5, 1, %o5
40007924:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007928:	06 80 00 05 	bl  4000793c <L4.15>
4000792c:	9b 33 60 01 	srl  %o5, 1, %o5
40007930:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007934:	10 80 00 23 	b  400079c0 <end_regular_divide>
40007938:	94 02 bf ff 	add  %o2, -1, %o2

4000793c <L4.15>:
4000793c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007940:	10 80 00 20 	b  400079c0 <end_regular_divide>
40007944:	94 02 bf fd 	add  %o2, -3, %o2

40007948 <L3.15>:
40007948:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000794c:	06 80 00 05 	bl  40007960 <L4.13>
40007950:	9b 33 60 01 	srl  %o5, 1, %o5
40007954:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007958:	10 80 00 1a 	b  400079c0 <end_regular_divide>
4000795c:	94 02 bf fb 	add  %o2, -5, %o2

40007960 <L4.13>:
40007960:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007964:	10 80 00 17 	b  400079c0 <end_regular_divide>
40007968:	94 02 bf f9 	add  %o2, -7, %o2

4000796c <L2.15>:
4000796c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007970:	06 80 00 0b 	bl  4000799c <L3.13>
40007974:	9b 33 60 01 	srl  %o5, 1, %o5
40007978:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000797c:	06 80 00 05 	bl  40007990 <L4.11>
40007980:	9b 33 60 01 	srl  %o5, 1, %o5
40007984:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007988:	10 80 00 0e 	b  400079c0 <end_regular_divide>
4000798c:	94 02 bf f7 	add  %o2, -9, %o2

40007990 <L4.11>:
40007990:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007994:	10 80 00 0b 	b  400079c0 <end_regular_divide>
40007998:	94 02 bf f5 	add  %o2, -11, %o2

4000799c <L3.13>:
4000799c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400079a0:	06 80 00 05 	bl  400079b4 <L4.9>
400079a4:	9b 33 60 01 	srl  %o5, 1, %o5
400079a8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400079ac:	10 80 00 05 	b  400079c0 <end_regular_divide>
400079b0:	94 02 bf f3 	add  %o2, -13, %o2

400079b4 <L4.9>:
400079b4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400079b8:	10 80 00 02 	b  400079c0 <end_regular_divide>
400079bc:	94 02 bf f1 	add  %o2, -15, %o2

400079c0 <end_regular_divide>:
400079c0:	98 a3 20 01 	deccc  %o4
400079c4:	16 bf ff a2 	bge  4000784c <divloop>
400079c8:	80 92 c0 00 	tst  %o3
400079cc:	26 80 00 02 	bl,a   400079d4 <got_result>
400079d0:	94 22 a0 01 	dec  %o2

400079d4 <got_result>:
400079d4:	80 90 c0 00 	tst  %g3
400079d8:	26 80 00 02 	bl,a   400079e0 <got_result+0xc>
400079dc:	94 20 00 0a 	neg  %o2
400079e0:	81 c3 e0 08 	retl 
400079e4:	90 10 00 0a 	mov  %o2, %o0

400079e8 <generic_vectored_isr>:
400079e8:	a9 50 00 00 	rd  %wim, %l4
400079ec:	a9 35 00 10 	srl  %l4, %l0, %l4
400079f0:	80 a5 20 01 	cmp  %l4, 1
400079f4:	12 80 00 13 	bne  40007a40 <continue_with_valid_T>
400079f8:	01 00 00 00 	nop 

400079fc <handle_invalid_T>:
400079fc:	a7 50 00 00 	rd  %wim, %l3
40007a00:	a9 2c e0 07 	sll  %l3, 7, %l4
40007a04:	a7 34 e0 01 	srl  %l3, 1, %l3
40007a08:	a6 14 c0 14 	or  %l3, %l4, %l3
40007a0c:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40007a10:	81 90 00 00 	mov  %g0, %wim
40007a14:	81 e0 00 00 	save 
40007a18:	e0 3b a0 00 	std  %l0, [ %sp ]
40007a1c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40007a20:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40007a24:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007a28:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007a2c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40007a30:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40007a34:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007a38:	81 e8 00 00 	restore 
40007a3c:	81 90 00 13 	mov  %l3, %wim

40007a40 <continue_with_valid_T>:
40007a40:	9c 27 a0 60 	sub  %fp, 0x60, %sp
40007a44:	e0 23 80 00 	st  %l0, [ %sp ]
40007a48:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007a4c:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
40007a50:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
40007a54:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
40007a58:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
40007a5c:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
40007a60:	af 40 00 00 	rd  %y, %l7
40007a64:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
40007a68:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40007a6c:	91 58 00 00 	rd  %tbr, %o0
40007a70:	a7 32 20 04 	srl  %o0, 4, %l3
40007a74:	a6 0c e0 0f 	and  %l3, 0xf, %l3
40007a78:	a6 a4 e0 0f 	subcc  %l3, 0xf, %l3
40007a7c:	02 80 00 05 	be  40007a90 <continue_after_enabling_traps_or_nmi>
40007a80:	01 00 00 00 	nop 
40007a84:	ae 14 20 20 	or  %l0, 0x20, %l7
40007a88:	ae 15 ef 00 	or  %l7, 0xf00, %l7
40007a8c:	81 88 00 17 	mov  %l7, %psr

40007a90 <continue_after_enabling_traps_or_nmi>:
40007a90:	7f ff e4 b6 	call  40000d68 <ajit_generic_interrupt_handler>
40007a94:	01 00 00 00 	nop 

40007a98 <prepare_window_for_rett>:
40007a98:	81 e8 00 00 	restore 
40007a9c:	81 e0 00 00 	save 

40007aa0 <recover_and_leave>:
40007aa0:	9c 03 a0 60 	add  %sp, 0x60, %sp
40007aa4:	ee 03 80 00 	ld  [ %sp ], %l7
40007aa8:	81 88 00 17 	mov  %l7, %psr
40007aac:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
40007ab0:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
40007ab4:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007ab8:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007abc:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
40007ac0:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
40007ac4:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007ac8:	81 80 00 17 	mov  %l7, %y

40007acc <jmpl_and_return>:
40007acc:	81 c4 40 00 	jmp  %l1
40007ad0:	81 cc 80 00 	rett  %l2
40007ad4:	01 00 00 00 	nop 

40007ad8 <generic_vectored_sw_trap>:
40007ad8:	a9 50 00 00 	rd  %wim, %l4
40007adc:	a9 35 00 10 	srl  %l4, %l0, %l4
40007ae0:	80 a5 20 01 	cmp  %l4, 1
40007ae4:	12 80 00 13 	bne  40007b30 <continue_with_valid_T>
40007ae8:	01 00 00 00 	nop 

40007aec <handle_invalid_T>:
40007aec:	a7 50 00 00 	rd  %wim, %l3
40007af0:	a9 2c e0 07 	sll  %l3, 7, %l4
40007af4:	a7 34 e0 01 	srl  %l3, 1, %l3
40007af8:	a6 14 c0 14 	or  %l3, %l4, %l3
40007afc:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40007b00:	81 90 00 00 	mov  %g0, %wim
40007b04:	81 e0 00 00 	save 
40007b08:	e0 3b a0 00 	std  %l0, [ %sp ]
40007b0c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40007b10:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40007b14:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007b18:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007b1c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40007b20:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40007b24:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007b28:	81 e8 00 00 	restore 
40007b2c:	81 90 00 13 	mov  %l3, %wim

40007b30 <continue_with_valid_T>:
40007b30:	9c 27 a0 60 	sub  %fp, 0x60, %sp
40007b34:	e0 23 80 00 	st  %l0, [ %sp ]
40007b38:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007b3c:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
40007b40:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
40007b44:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
40007b48:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
40007b4c:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
40007b50:	af 40 00 00 	rd  %y, %l7
40007b54:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
40007b58:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40007b5c:	ae 14 20 20 	or  %l0, 0x20, %l7
40007b60:	ae 15 ef 00 	or  %l7, 0xf00, %l7
40007b64:	81 88 00 17 	mov  %l7, %psr
40007b68:	91 58 00 00 	rd  %tbr, %o0
40007b6c:	81 e8 00 00 	restore 
40007b70:	90 10 00 18 	mov  %i0, %o0
40007b74:	92 10 00 19 	mov  %i1, %o1
40007b78:	94 10 00 1a 	mov  %i2, %o2
40007b7c:	81 e0 00 00 	save 
40007b80:	92 10 00 18 	mov  %i0, %o1
40007b84:	94 10 00 19 	mov  %i1, %o2
40007b88:	96 10 00 1a 	mov  %i2, %o3
40007b8c:	7f ff e5 04 	call  40000f9c <ajit_generic_sw_trap_handler>
40007b90:	01 00 00 00 	nop 
40007b94:	81 e8 00 00 	restore 
40007b98:	81 e0 00 00 	save 

40007b9c <recover_and_leave>:
40007b9c:	9c 03 a0 60 	add  %sp, 0x60, %sp
40007ba0:	ee 03 80 00 	ld  [ %sp ], %l7
40007ba4:	81 88 00 17 	mov  %l7, %psr
40007ba8:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
40007bac:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
40007bb0:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007bb4:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007bb8:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
40007bbc:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
40007bc0:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007bc4:	81 80 00 17 	mov  %l7, %y

40007bc8 <jmpl_and_return>:
40007bc8:	81 c4 80 00 	jmp  %l2
40007bcc:	81 cc a0 04 	rett  %l2 + 4
40007bd0:	01 00 00 00 	nop 
40007bd4:	00 00 00 00 	unimp  0

40007bd8 <generic_read_asr>:
40007bd8:	81 e8 00 00 	restore 
40007bdc:	80 a2 20 1f 	cmp  %o0, 0x1f
40007be0:	02 80 00 62 	be  40007d68 <read_31>
40007be4:	01 00 00 00 	nop 
40007be8:	80 a2 20 1e 	cmp  %o0, 0x1e
40007bec:	02 80 00 62 	be  40007d74 <read_30>
40007bf0:	01 00 00 00 	nop 
40007bf4:	80 a2 20 1d 	cmp  %o0, 0x1d
40007bf8:	02 80 00 62 	be  40007d80 <read_29>
40007bfc:	01 00 00 00 	nop 
40007c00:	80 a2 20 1c 	cmp  %o0, 0x1c
40007c04:	02 80 00 62 	be  40007d8c <read_28>
40007c08:	01 00 00 00 	nop 
40007c0c:	80 a2 20 1b 	cmp  %o0, 0x1b
40007c10:	02 80 00 62 	be  40007d98 <read_27>
40007c14:	01 00 00 00 	nop 
40007c18:	80 a2 20 1a 	cmp  %o0, 0x1a
40007c1c:	02 80 00 62 	be  40007da4 <read_26>
40007c20:	01 00 00 00 	nop 
40007c24:	80 a2 20 19 	cmp  %o0, 0x19
40007c28:	02 80 00 62 	be  40007db0 <read_25>
40007c2c:	01 00 00 00 	nop 
40007c30:	80 a2 20 18 	cmp  %o0, 0x18
40007c34:	02 80 00 62 	be  40007dbc <read_24>
40007c38:	01 00 00 00 	nop 
40007c3c:	80 a2 20 17 	cmp  %o0, 0x17
40007c40:	02 80 00 62 	be  40007dc8 <read_23>
40007c44:	01 00 00 00 	nop 
40007c48:	80 a2 20 16 	cmp  %o0, 0x16
40007c4c:	02 80 00 62 	be  40007dd4 <read_22>
40007c50:	01 00 00 00 	nop 
40007c54:	80 a2 20 15 	cmp  %o0, 0x15
40007c58:	02 80 00 62 	be  40007de0 <read_21>
40007c5c:	01 00 00 00 	nop 
40007c60:	80 a2 20 14 	cmp  %o0, 0x14
40007c64:	02 80 00 62 	be  40007dec <read_20>
40007c68:	01 00 00 00 	nop 
40007c6c:	80 a2 20 13 	cmp  %o0, 0x13
40007c70:	02 80 00 62 	be  40007df8 <read_19>
40007c74:	01 00 00 00 	nop 
40007c78:	80 a2 20 12 	cmp  %o0, 0x12
40007c7c:	02 80 00 62 	be  40007e04 <read_18>
40007c80:	01 00 00 00 	nop 
40007c84:	80 a2 20 11 	cmp  %o0, 0x11
40007c88:	02 80 00 62 	be  40007e10 <read_17>
40007c8c:	01 00 00 00 	nop 
40007c90:	80 a2 20 10 	cmp  %o0, 0x10
40007c94:	02 80 00 62 	be  40007e1c <read_16>
40007c98:	01 00 00 00 	nop 
40007c9c:	80 a2 20 0f 	cmp  %o0, 0xf
40007ca0:	02 80 00 62 	be  40007e28 <read_15>
40007ca4:	01 00 00 00 	nop 
40007ca8:	80 a2 20 0e 	cmp  %o0, 0xe
40007cac:	02 80 00 62 	be  40007e34 <read_14>
40007cb0:	01 00 00 00 	nop 
40007cb4:	80 a2 20 0d 	cmp  %o0, 0xd
40007cb8:	02 80 00 62 	be  40007e40 <read_13>
40007cbc:	01 00 00 00 	nop 
40007cc0:	80 a2 20 0c 	cmp  %o0, 0xc
40007cc4:	02 80 00 62 	be  40007e4c <read_12>
40007cc8:	01 00 00 00 	nop 
40007ccc:	80 a2 20 0b 	cmp  %o0, 0xb
40007cd0:	02 80 00 62 	be  40007e58 <read_11>
40007cd4:	01 00 00 00 	nop 
40007cd8:	80 a2 20 0a 	cmp  %o0, 0xa
40007cdc:	02 80 00 62 	be  40007e64 <read_10>
40007ce0:	01 00 00 00 	nop 
40007ce4:	80 a2 20 09 	cmp  %o0, 9
40007ce8:	02 80 00 62 	be  40007e70 <read_9>
40007cec:	01 00 00 00 	nop 
40007cf0:	80 a2 20 08 	cmp  %o0, 8
40007cf4:	02 80 00 62 	be  40007e7c <read_8>
40007cf8:	01 00 00 00 	nop 
40007cfc:	80 a2 20 07 	cmp  %o0, 7
40007d00:	02 80 00 62 	be  40007e88 <read_7>
40007d04:	01 00 00 00 	nop 
40007d08:	80 a2 20 06 	cmp  %o0, 6
40007d0c:	02 80 00 62 	be  40007e94 <read_6>
40007d10:	01 00 00 00 	nop 
40007d14:	80 a2 20 05 	cmp  %o0, 5
40007d18:	02 80 00 62 	be  40007ea0 <read_5>
40007d1c:	01 00 00 00 	nop 
40007d20:	80 a2 20 04 	cmp  %o0, 4
40007d24:	02 80 00 62 	be  40007eac <read_4>
40007d28:	01 00 00 00 	nop 
40007d2c:	80 a2 20 03 	cmp  %o0, 3
40007d30:	02 80 00 62 	be  40007eb8 <read_3>
40007d34:	01 00 00 00 	nop 
40007d38:	80 a2 20 02 	cmp  %o0, 2
40007d3c:	02 80 00 62 	be  40007ec4 <read_2>
40007d40:	01 00 00 00 	nop 
40007d44:	80 a2 20 01 	cmp  %o0, 1
40007d48:	02 80 00 62 	be  40007ed0 <read_1>
40007d4c:	01 00 00 00 	nop 
40007d50:	80 a2 20 00 	cmp  %o0, 0
40007d54:	02 80 00 62 	be  40007edc <read_0>
40007d58:	01 00 00 00 	nop 
40007d5c:	90 10 00 00 	mov  %g0, %o0
40007d60:	10 80 00 62 	b  40007ee8 <ret_block>
40007d64:	01 00 00 00 	nop 

40007d68 <read_31>:
40007d68:	91 47 c0 00 	rd  %asr31, %o0
40007d6c:	10 80 00 5f 	b  40007ee8 <ret_block>
40007d70:	01 00 00 00 	nop 

40007d74 <read_30>:
40007d74:	91 47 80 00 	rd  %asr30, %o0
40007d78:	10 80 00 5c 	b  40007ee8 <ret_block>
40007d7c:	01 00 00 00 	nop 

40007d80 <read_29>:
40007d80:	91 47 40 00 	rd  %asr29, %o0
40007d84:	10 80 00 59 	b  40007ee8 <ret_block>
40007d88:	01 00 00 00 	nop 

40007d8c <read_28>:
40007d8c:	91 47 00 00 	rd  %asr28, %o0
40007d90:	10 80 00 56 	b  40007ee8 <ret_block>
40007d94:	01 00 00 00 	nop 

40007d98 <read_27>:
40007d98:	91 46 c0 00 	rd  %asr27, %o0
40007d9c:	10 80 00 53 	b  40007ee8 <ret_block>
40007da0:	01 00 00 00 	nop 

40007da4 <read_26>:
40007da4:	91 46 80 00 	rd  %asr26, %o0
40007da8:	10 80 00 50 	b  40007ee8 <ret_block>
40007dac:	01 00 00 00 	nop 

40007db0 <read_25>:
40007db0:	91 46 40 00 	rd  %asr25, %o0
40007db4:	10 80 00 4d 	b  40007ee8 <ret_block>
40007db8:	01 00 00 00 	nop 

40007dbc <read_24>:
40007dbc:	91 46 00 00 	rd  %asr24, %o0
40007dc0:	10 80 00 4a 	b  40007ee8 <ret_block>
40007dc4:	01 00 00 00 	nop 

40007dc8 <read_23>:
40007dc8:	91 45 c0 00 	rd  %asr23, %o0
40007dcc:	10 80 00 47 	b  40007ee8 <ret_block>
40007dd0:	01 00 00 00 	nop 

40007dd4 <read_22>:
40007dd4:	91 45 80 00 	rd  %asr22, %o0
40007dd8:	10 80 00 44 	b  40007ee8 <ret_block>
40007ddc:	01 00 00 00 	nop 

40007de0 <read_21>:
40007de0:	91 45 40 00 	rd  %asr21, %o0
40007de4:	10 80 00 41 	b  40007ee8 <ret_block>
40007de8:	01 00 00 00 	nop 

40007dec <read_20>:
40007dec:	91 45 00 00 	rd  %asr20, %o0
40007df0:	10 80 00 3e 	b  40007ee8 <ret_block>
40007df4:	01 00 00 00 	nop 

40007df8 <read_19>:
40007df8:	91 44 c0 00 	rd  %asr19, %o0
40007dfc:	10 80 00 3b 	b  40007ee8 <ret_block>
40007e00:	01 00 00 00 	nop 

40007e04 <read_18>:
40007e04:	91 44 80 00 	rd  %asr18, %o0
40007e08:	10 80 00 38 	b  40007ee8 <ret_block>
40007e0c:	01 00 00 00 	nop 

40007e10 <read_17>:
40007e10:	91 44 40 00 	rd  %asr17, %o0
40007e14:	10 80 00 35 	b  40007ee8 <ret_block>
40007e18:	01 00 00 00 	nop 

40007e1c <read_16>:
40007e1c:	91 44 00 00 	rd  %asr16, %o0
40007e20:	10 80 00 32 	b  40007ee8 <ret_block>
40007e24:	01 00 00 00 	nop 

40007e28 <read_15>:
40007e28:	91 43 c0 00 	rd  %asr15, %o0
40007e2c:	10 80 00 2f 	b  40007ee8 <ret_block>
40007e30:	01 00 00 00 	nop 

40007e34 <read_14>:
40007e34:	91 43 80 00 	rd  %asr14, %o0
40007e38:	10 80 00 2c 	b  40007ee8 <ret_block>
40007e3c:	01 00 00 00 	nop 

40007e40 <read_13>:
40007e40:	91 43 40 00 	rd  %asr13, %o0
40007e44:	10 80 00 29 	b  40007ee8 <ret_block>
40007e48:	01 00 00 00 	nop 

40007e4c <read_12>:
40007e4c:	91 43 00 00 	rd  %asr12, %o0
40007e50:	10 80 00 26 	b  40007ee8 <ret_block>
40007e54:	01 00 00 00 	nop 

40007e58 <read_11>:
40007e58:	91 42 c0 00 	rd  %asr11, %o0
40007e5c:	10 80 00 23 	b  40007ee8 <ret_block>
40007e60:	01 00 00 00 	nop 

40007e64 <read_10>:
40007e64:	91 42 80 00 	rd  %asr10, %o0
40007e68:	10 80 00 20 	b  40007ee8 <ret_block>
40007e6c:	01 00 00 00 	nop 

40007e70 <read_9>:
40007e70:	91 42 40 00 	rd  %asr9, %o0
40007e74:	10 80 00 1d 	b  40007ee8 <ret_block>
40007e78:	01 00 00 00 	nop 

40007e7c <read_8>:
40007e7c:	91 42 00 00 	rd  %asr8, %o0
40007e80:	10 80 00 1a 	b  40007ee8 <ret_block>
40007e84:	01 00 00 00 	nop 

40007e88 <read_7>:
40007e88:	91 41 c0 00 	rd  %asr7, %o0
40007e8c:	10 80 00 17 	b  40007ee8 <ret_block>
40007e90:	01 00 00 00 	nop 

40007e94 <read_6>:
40007e94:	91 41 80 00 	rd  %asr6, %o0
40007e98:	10 80 00 14 	b  40007ee8 <ret_block>
40007e9c:	01 00 00 00 	nop 

40007ea0 <read_5>:
40007ea0:	91 41 40 00 	rd  %asr5, %o0
40007ea4:	10 80 00 11 	b  40007ee8 <ret_block>
40007ea8:	01 00 00 00 	nop 

40007eac <read_4>:
40007eac:	91 41 00 00 	rd  %asr4, %o0
40007eb0:	10 80 00 0e 	b  40007ee8 <ret_block>
40007eb4:	01 00 00 00 	nop 

40007eb8 <read_3>:
40007eb8:	91 40 c0 00 	rd  %asr3, %o0
40007ebc:	10 80 00 0b 	b  40007ee8 <ret_block>
40007ec0:	01 00 00 00 	nop 

40007ec4 <read_2>:
40007ec4:	91 40 80 00 	rd  %asr2, %o0
40007ec8:	10 80 00 08 	b  40007ee8 <ret_block>
40007ecc:	01 00 00 00 	nop 

40007ed0 <read_1>:
40007ed0:	91 40 40 00 	rd  %asr1, %o0
40007ed4:	10 80 00 05 	b  40007ee8 <ret_block>
40007ed8:	01 00 00 00 	nop 

40007edc <read_0>:
40007edc:	91 40 00 00 	rd  %y, %o0
40007ee0:	10 80 00 02 	b  40007ee8 <ret_block>
40007ee4:	01 00 00 00 	nop 

40007ee8 <ret_block>:
40007ee8:	81 e0 00 00 	save 
40007eec:	81 c4 80 00 	jmp  %l2
40007ef0:	81 cc a0 04 	rett  %l2 + 4
40007ef4:	01 00 00 00 	nop 

40007ef8 <ajit_sys_read_asr>:
40007ef8:	91 d0 20 10 	ta  0x10
40007efc:	01 00 00 00 	nop 
40007f00:	81 c3 e0 08 	retl 
40007f04:	01 00 00 00 	nop 

40007f08 <ajit_sys_go_to_supervisor_mode>:
40007f08:	91 d0 20 11 	ta  0x11
40007f0c:	01 00 00 00 	nop 
40007f10:	81 c3 e0 08 	retl 
40007f14:	01 00 00 00 	nop 

40007f18 <generic_sys_go_to_supervisor>:
40007f18:	ab 48 00 00 	rd  %psr, %l5
40007f1c:	b1 2e 20 05 	sll  %i0, 5, %i0
40007f20:	b0 16 20 80 	or  %i0, 0x80, %i0
40007f24:	aa 15 40 18 	or  %l5, %i0, %l5
40007f28:	81 88 00 15 	mov  %l5, %psr
40007f2c:	81 c4 80 00 	jmp  %l2
40007f30:	81 e8 00 00 	restore 
40007f34:	01 00 00 00 	nop 
	...

40008000 <page_table_setup>:
40008000:	03 10 00 22 	sethi  %hi(0x40008800), %g1
40008004:	82 10 60 00 	mov  %g1, %g1	! 40008800 <PAGE_TABLE_BASE>
40008008:	88 10 24 00 	mov  0x400, %g4
4000800c:	88 00 40 04 	add  %g1, %g4, %g4
40008010:	89 31 20 04 	srl  %g4, 4, %g4
40008014:	88 11 20 01 	or  %g4, 1, %g4
40008018:	8a 10 28 00 	mov  0x800, %g5
4000801c:	86 01 40 01 	add  %g5, %g1, %g3
40008020:	c8 20 c0 00 	st  %g4, [ %g3 ]
40008024:	88 10 21 00 	mov  0x100, %g4
40008028:	88 00 40 04 	add  %g1, %g4, %g4
4000802c:	89 31 20 04 	srl  %g4, 4, %g4
40008030:	88 11 20 01 	or  %g4, 1, %g4
40008034:	8a 10 25 00 	mov  0x500, %g5
40008038:	86 01 40 01 	add  %g5, %g1, %g3
4000803c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40008040:	88 10 20 00 	clr  %g4
40008044:	88 00 40 04 	add  %g1, %g4, %g4
40008048:	89 31 20 04 	srl  %g4, 4, %g4
4000804c:	88 11 20 01 	or  %g4, 1, %g4
40008050:	8a 10 21 00 	mov  0x100, %g5
40008054:	86 01 40 01 	add  %g5, %g1, %g3
40008058:	c8 20 c0 00 	st  %g4, [ %g3 ]
4000805c:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40008060:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400008a <__DYNAMIC+0x400008a>
40008064:	8a 10 20 00 	clr  %g5
40008068:	86 01 40 01 	add  %g5, %g1, %g3
4000806c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008070:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40008074:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400018a <__DYNAMIC+0x400018a>
40008078:	8a 10 20 04 	mov  4, %g5
4000807c:	86 01 40 01 	add  %g5, %g1, %g3
40008080:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008084:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40008088:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400028a <__DYNAMIC+0x400028a>
4000808c:	8a 10 20 08 	mov  8, %g5
40008090:	86 01 40 01 	add  %g5, %g1, %g3
40008094:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008098:	05 01 00 00 	sethi  %hi(0x4000000), %g2
4000809c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400038a <__DYNAMIC+0x400038a>
400080a0:	8a 10 20 0c 	mov  0xc, %g5
400080a4:	86 01 40 01 	add  %g5, %g1, %g3
400080a8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080ac:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080b0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400048a <__DYNAMIC+0x400048a>
400080b4:	8a 10 20 10 	mov  0x10, %g5
400080b8:	86 01 40 01 	add  %g5, %g1, %g3
400080bc:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080c0:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080c4:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400058a <__DYNAMIC+0x400058a>
400080c8:	8a 10 20 14 	mov  0x14, %g5
400080cc:	86 01 40 01 	add  %g5, %g1, %g3
400080d0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080d4:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080d8:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400068a <__DYNAMIC+0x400068a>
400080dc:	8a 10 20 18 	mov  0x18, %g5
400080e0:	86 01 40 01 	add  %g5, %g1, %g3
400080e4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080e8:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080ec:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400078a <__DYNAMIC+0x400078a>
400080f0:	8a 10 20 1c 	mov  0x1c, %g5
400080f4:	86 01 40 01 	add  %g5, %g1, %g3
400080f8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080fc:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40008100:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400088a <__DYNAMIC+0x400088a>
40008104:	8a 10 20 20 	mov  0x20, %g5
40008108:	86 01 40 01 	add  %g5, %g1, %g3
4000810c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008110:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40008114:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400098a <__DYNAMIC+0x400098a>
40008118:	8a 10 20 24 	mov  0x24, %g5
4000811c:	86 01 40 01 	add  %g5, %g1, %g3
40008120:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008124:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40008128:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000a8a <__DYNAMIC+0x4000a8a>
4000812c:	8a 10 20 28 	mov  0x28, %g5
40008130:	86 01 40 01 	add  %g5, %g1, %g3
40008134:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008138:	05 01 00 02 	sethi  %hi(0x4000800), %g2
4000813c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000b8a <__DYNAMIC+0x4000b8a>
40008140:	8a 10 20 2c 	mov  0x2c, %g5
40008144:	86 01 40 01 	add  %g5, %g1, %g3
40008148:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000814c:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40008150:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 4000c8a <__DYNAMIC+0x4000c8a>
40008154:	8a 10 20 30 	mov  0x30, %g5
40008158:	86 01 40 01 	add  %g5, %g1, %g3
4000815c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008160:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40008164:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 4000d8a <__DYNAMIC+0x4000d8a>
40008168:	8a 10 20 34 	mov  0x34, %g5
4000816c:	86 01 40 01 	add  %g5, %g1, %g3
40008170:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008174:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40008178:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000e8a <__DYNAMIC+0x4000e8a>
4000817c:	8a 10 20 38 	mov  0x38, %g5
40008180:	86 01 40 01 	add  %g5, %g1, %g3
40008184:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008188:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
4000818c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000f8a <__DYNAMIC+0x4000f8a>
40008190:	8a 10 20 3c 	mov  0x3c, %g5
40008194:	86 01 40 01 	add  %g5, %g1, %g3
40008198:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000819c:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081a0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400108a <__DYNAMIC+0x400108a>
400081a4:	8a 10 20 40 	mov  0x40, %g5
400081a8:	86 01 40 01 	add  %g5, %g1, %g3
400081ac:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081b0:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081b4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400118e <__DYNAMIC+0x400118e>
400081b8:	8a 10 20 44 	mov  0x44, %g5
400081bc:	86 01 40 01 	add  %g5, %g1, %g3
400081c0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081c4:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081c8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400128e <__DYNAMIC+0x400128e>
400081cc:	8a 10 20 48 	mov  0x48, %g5
400081d0:	86 01 40 01 	add  %g5, %g1, %g3
400081d4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081d8:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081dc:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400138e <__DYNAMIC+0x400138e>
400081e0:	8a 10 20 4c 	mov  0x4c, %g5
400081e4:	86 01 40 01 	add  %g5, %g1, %g3
400081e8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081ec:	05 01 00 05 	sethi  %hi(0x4001400), %g2
400081f0:	84 10 a0 0e 	or  %g2, 0xe, %g2	! 400140e <__DYNAMIC+0x400140e>
400081f4:	8a 10 20 50 	mov  0x50, %g5
400081f8:	86 01 40 01 	add  %g5, %g1, %g3
400081fc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008200:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40008204:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400158e <__DYNAMIC+0x400158e>
40008208:	8a 10 20 54 	mov  0x54, %g5
4000820c:	86 01 40 01 	add  %g5, %g1, %g3
40008210:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008214:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40008218:	84 10 a2 92 	or  %g2, 0x292, %g2	! 4001692 <__DYNAMIC+0x4001692>
4000821c:	8a 10 20 58 	mov  0x58, %g5
40008220:	86 01 40 01 	add  %g5, %g1, %g3
40008224:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008228:	05 01 00 05 	sethi  %hi(0x4001400), %g2
4000822c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400178e <__DYNAMIC+0x400178e>
40008230:	8a 10 20 5c 	mov  0x5c, %g5
40008234:	86 01 40 01 	add  %g5, %g1, %g3
40008238:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000823c:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40008240:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400188e <__DYNAMIC+0x400188e>
40008244:	8a 10 20 60 	mov  0x60, %g5
40008248:	86 01 40 01 	add  %g5, %g1, %g3
4000824c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008250:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40008254:	84 10 a1 92 	or  %g2, 0x192, %g2	! 4001992 <__DYNAMIC+0x4001992>
40008258:	8a 10 20 64 	mov  0x64, %g5
4000825c:	86 01 40 01 	add  %g5, %g1, %g3
40008260:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008264:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40008268:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4001a8e <__DYNAMIC+0x4001a8e>
4000826c:	8a 10 20 68 	mov  0x68, %g5
40008270:	86 01 40 01 	add  %g5, %g1, %g3
40008274:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008278:	05 01 00 06 	sethi  %hi(0x4001800), %g2
4000827c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4001b8e <__DYNAMIC+0x4001b8e>
40008280:	8a 10 20 6c 	mov  0x6c, %g5
40008284:	86 01 40 01 	add  %g5, %g1, %g3
40008288:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000828c:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40008290:	84 10 a0 92 	or  %g2, 0x92, %g2	! 4001c92 <__DYNAMIC+0x4001c92>
40008294:	8a 10 20 70 	mov  0x70, %g5
40008298:	86 01 40 01 	add  %g5, %g1, %g3
4000829c:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082a0:	88 10 23 00 	mov  0x300, %g4
400082a4:	88 00 40 04 	add  %g1, %g4, %g4
400082a8:	89 31 20 04 	srl  %g4, 4, %g4
400082ac:	88 11 20 01 	or  %g4, 1, %g4
400082b0:	8a 10 27 fc 	mov  0x7fc, %g5
400082b4:	86 01 40 01 	add  %g5, %g1, %g3
400082b8:	c8 20 c0 00 	st  %g4, [ %g3 ]
400082bc:	88 10 22 00 	mov  0x200, %g4
400082c0:	88 00 40 04 	add  %g1, %g4, %g4
400082c4:	89 31 20 04 	srl  %g4, 4, %g4
400082c8:	88 11 20 01 	or  %g4, 1, %g4
400082cc:	8a 10 23 fc 	mov  0x3fc, %g5
400082d0:	86 01 40 01 	add  %g5, %g1, %g3
400082d4:	c8 20 c0 00 	st  %g4, [ %g3 ]
400082d8:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
400082dc:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff016 <__DYNAMIC+0xffff016>
400082e0:	8a 10 22 c0 	mov  0x2c0, %g5
400082e4:	86 01 40 01 	add  %g5, %g1, %g3
400082e8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082ec:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
400082f0:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff116 <__DYNAMIC+0xffff116>
400082f4:	8a 10 22 c4 	mov  0x2c4, %g5
400082f8:	86 01 40 01 	add  %g5, %g1, %g3
400082fc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008300:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40008304:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff216 <__DYNAMIC+0xffff216>
40008308:	8a 10 22 c8 	mov  0x2c8, %g5
4000830c:	86 01 40 01 	add  %g5, %g1, %g3
40008310:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008314:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40008318:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff316 <__DYNAMIC+0xffff316>
4000831c:	8a 10 22 cc 	mov  0x2cc, %g5
40008320:	86 01 40 01 	add  %g5, %g1, %g3
40008324:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008328:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
4000832c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff416 <__DYNAMIC+0xffff416>
40008330:	8a 10 22 d0 	mov  0x2d0, %g5
40008334:	86 01 40 01 	add  %g5, %g1, %g3
40008338:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000833c:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40008340:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff516 <__DYNAMIC+0xffff516>
40008344:	8a 10 22 d4 	mov  0x2d4, %g5
40008348:	86 01 40 01 	add  %g5, %g1, %g3
4000834c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008350:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40008354:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff616 <__DYNAMIC+0xffff616>
40008358:	8a 10 22 d8 	mov  0x2d8, %g5
4000835c:	86 01 40 01 	add  %g5, %g1, %g3
40008360:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008364:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40008368:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff716 <__DYNAMIC+0xffff716>
4000836c:	8a 10 22 dc 	mov  0x2dc, %g5
40008370:	86 01 40 01 	add  %g5, %g1, %g3
40008374:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008378:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
4000837c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff816 <__DYNAMIC+0xffff816>
40008380:	8a 10 22 e0 	mov  0x2e0, %g5
40008384:	86 01 40 01 	add  %g5, %g1, %g3
40008388:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000838c:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40008390:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff916 <__DYNAMIC+0xffff916>
40008394:	8a 10 22 e4 	mov  0x2e4, %g5
40008398:	86 01 40 01 	add  %g5, %g1, %g3
4000839c:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083a0:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
400083a4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffa16 <__DYNAMIC+0xffffa16>
400083a8:	8a 10 22 e8 	mov  0x2e8, %g5
400083ac:	86 01 40 01 	add  %g5, %g1, %g3
400083b0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083b4:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
400083b8:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffffb16 <__DYNAMIC+0xffffb16>
400083bc:	8a 10 22 ec 	mov  0x2ec, %g5
400083c0:	86 01 40 01 	add  %g5, %g1, %g3
400083c4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083c8:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
400083cc:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffffc16 <__DYNAMIC+0xffffc16>
400083d0:	8a 10 22 f0 	mov  0x2f0, %g5
400083d4:	86 01 40 01 	add  %g5, %g1, %g3
400083d8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083dc:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
400083e0:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffffd16 <__DYNAMIC+0xffffd16>
400083e4:	8a 10 22 f4 	mov  0x2f4, %g5
400083e8:	86 01 40 01 	add  %g5, %g1, %g3
400083ec:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083f0:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
400083f4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffe16 <__DYNAMIC+0xffffe16>
400083f8:	8a 10 22 f8 	mov  0x2f8, %g5
400083fc:	86 01 40 01 	add  %g5, %g1, %g3
40008400:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008404:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40008408:	84 10 a3 16 	or  %g2, 0x316, %g2	! fffff16 <__DYNAMIC+0xfffff16>
4000840c:	8a 10 22 fc 	mov  0x2fc, %g5
40008410:	86 01 40 01 	add  %g5, %g1, %g3
40008414:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008418:	81 c3 e0 08 	retl 
4000841c:	01 00 00 00 	nop 

40008420 <set_context_table_pointer>:
40008420:	03 10 00 22 	sethi  %hi(0x40008800), %g1
40008424:	82 10 60 00 	mov  %g1, %g1	! 40008800 <PAGE_TABLE_BASE>
40008428:	8a 10 28 00 	mov  0x800, %g5
4000842c:	84 01 40 01 	add  %g5, %g1, %g2
40008430:	85 30 a0 04 	srl  %g2, 4, %g2
40008434:	84 10 a0 01 	or  %g2, 1, %g2
40008438:	86 10 21 00 	mov  0x100, %g3
4000843c:	c4 a0 c0 80 	sta  %g2, [ %g3 ] #ASI_N
40008440:	81 c3 e0 08 	retl 
40008444:	01 00 00 00 	nop 
40008448:	01 00 00 00 	nop 
4000844c:	01 00 00 00 	nop 
40008450:	01 00 00 00 	nop 
40008454:	01 00 00 00 	nop 
40008458:	01 00 00 00 	nop 
4000845c:	01 00 00 00 	nop 
40008460:	01 00 00 00 	nop 
40008464:	01 00 00 00 	nop 
40008468:	01 00 00 00 	nop 
4000846c:	01 00 00 00 	nop 
40008470:	01 00 00 00 	nop 
40008474:	01 00 00 00 	nop 
40008478:	01 00 00 00 	nop 
4000847c:	01 00 00 00 	nop 
40008480:	01 00 00 00 	nop 
40008484:	01 00 00 00 	nop 
40008488:	01 00 00 00 	nop 
4000848c:	01 00 00 00 	nop 
40008490:	01 00 00 00 	nop 
40008494:	01 00 00 00 	nop 
40008498:	01 00 00 00 	nop 
4000849c:	01 00 00 00 	nop 
400084a0:	01 00 00 00 	nop 
400084a4:	01 00 00 00 	nop 
400084a8:	01 00 00 00 	nop 
400084ac:	01 00 00 00 	nop 
400084b0:	01 00 00 00 	nop 
400084b4:	01 00 00 00 	nop 
400084b8:	01 00 00 00 	nop 
400084bc:	01 00 00 00 	nop 
400084c0:	01 00 00 00 	nop 
400084c4:	01 00 00 00 	nop 
400084c8:	01 00 00 00 	nop 
400084cc:	01 00 00 00 	nop 
400084d0:	01 00 00 00 	nop 
400084d4:	01 00 00 00 	nop 
400084d8:	01 00 00 00 	nop 
400084dc:	01 00 00 00 	nop 
400084e0:	01 00 00 00 	nop 
400084e4:	01 00 00 00 	nop 
400084e8:	01 00 00 00 	nop 
400084ec:	01 00 00 00 	nop 
400084f0:	01 00 00 00 	nop 
400084f4:	01 00 00 00 	nop 
400084f8:	01 00 00 00 	nop 
400084fc:	01 00 00 00 	nop 
40008500:	01 00 00 00 	nop 
40008504:	01 00 00 00 	nop 
40008508:	01 00 00 00 	nop 
4000850c:	01 00 00 00 	nop 
40008510:	01 00 00 00 	nop 
40008514:	01 00 00 00 	nop 
40008518:	01 00 00 00 	nop 
4000851c:	01 00 00 00 	nop 
40008520:	01 00 00 00 	nop 
40008524:	01 00 00 00 	nop 
40008528:	01 00 00 00 	nop 
4000852c:	01 00 00 00 	nop 
40008530:	01 00 00 00 	nop 
40008534:	01 00 00 00 	nop 
40008538:	01 00 00 00 	nop 
4000853c:	01 00 00 00 	nop 
40008540:	01 00 00 00 	nop 
40008544:	01 00 00 00 	nop 
40008548:	01 00 00 00 	nop 
4000854c:	01 00 00 00 	nop 
40008550:	01 00 00 00 	nop 
40008554:	01 00 00 00 	nop 
40008558:	01 00 00 00 	nop 
4000855c:	01 00 00 00 	nop 
40008560:	01 00 00 00 	nop 
40008564:	01 00 00 00 	nop 
40008568:	01 00 00 00 	nop 
4000856c:	01 00 00 00 	nop 
40008570:	01 00 00 00 	nop 
40008574:	01 00 00 00 	nop 
40008578:	01 00 00 00 	nop 
4000857c:	01 00 00 00 	nop 
40008580:	01 00 00 00 	nop 
40008584:	01 00 00 00 	nop 
40008588:	01 00 00 00 	nop 
4000858c:	01 00 00 00 	nop 
40008590:	01 00 00 00 	nop 
40008594:	01 00 00 00 	nop 
40008598:	01 00 00 00 	nop 
4000859c:	01 00 00 00 	nop 
400085a0:	01 00 00 00 	nop 
400085a4:	01 00 00 00 	nop 
400085a8:	01 00 00 00 	nop 
400085ac:	01 00 00 00 	nop 
400085b0:	01 00 00 00 	nop 
400085b4:	01 00 00 00 	nop 
400085b8:	01 00 00 00 	nop 
400085bc:	01 00 00 00 	nop 
400085c0:	01 00 00 00 	nop 
400085c4:	01 00 00 00 	nop 
400085c8:	01 00 00 00 	nop 
400085cc:	01 00 00 00 	nop 
400085d0:	01 00 00 00 	nop 
400085d4:	01 00 00 00 	nop 
400085d8:	01 00 00 00 	nop 
400085dc:	01 00 00 00 	nop 
400085e0:	01 00 00 00 	nop 
400085e4:	01 00 00 00 	nop 
400085e8:	01 00 00 00 	nop 
400085ec:	01 00 00 00 	nop 
400085f0:	01 00 00 00 	nop 
400085f4:	01 00 00 00 	nop 
400085f8:	01 00 00 00 	nop 
400085fc:	01 00 00 00 	nop 
40008600:	01 00 00 00 	nop 
40008604:	01 00 00 00 	nop 
40008608:	01 00 00 00 	nop 
4000860c:	01 00 00 00 	nop 
40008610:	01 00 00 00 	nop 
40008614:	01 00 00 00 	nop 
40008618:	01 00 00 00 	nop 
4000861c:	01 00 00 00 	nop 
40008620:	01 00 00 00 	nop 
40008624:	01 00 00 00 	nop 
40008628:	01 00 00 00 	nop 
4000862c:	01 00 00 00 	nop 
40008630:	01 00 00 00 	nop 
40008634:	01 00 00 00 	nop 
40008638:	01 00 00 00 	nop 
4000863c:	01 00 00 00 	nop 
40008640:	01 00 00 00 	nop 
40008644:	01 00 00 00 	nop 
40008648:	01 00 00 00 	nop 
4000864c:	01 00 00 00 	nop 
40008650:	01 00 00 00 	nop 
40008654:	01 00 00 00 	nop 
40008658:	01 00 00 00 	nop 
4000865c:	01 00 00 00 	nop 
40008660:	01 00 00 00 	nop 
40008664:	01 00 00 00 	nop 
40008668:	01 00 00 00 	nop 
4000866c:	01 00 00 00 	nop 
40008670:	01 00 00 00 	nop 
40008674:	01 00 00 00 	nop 
40008678:	01 00 00 00 	nop 
4000867c:	01 00 00 00 	nop 
40008680:	01 00 00 00 	nop 
40008684:	01 00 00 00 	nop 
40008688:	01 00 00 00 	nop 
4000868c:	01 00 00 00 	nop 
40008690:	01 00 00 00 	nop 
40008694:	01 00 00 00 	nop 
40008698:	01 00 00 00 	nop 
4000869c:	01 00 00 00 	nop 
400086a0:	01 00 00 00 	nop 
400086a4:	01 00 00 00 	nop 
400086a8:	01 00 00 00 	nop 
400086ac:	01 00 00 00 	nop 
400086b0:	01 00 00 00 	nop 
400086b4:	01 00 00 00 	nop 
400086b8:	01 00 00 00 	nop 
400086bc:	01 00 00 00 	nop 
400086c0:	01 00 00 00 	nop 
400086c4:	01 00 00 00 	nop 
400086c8:	01 00 00 00 	nop 
400086cc:	01 00 00 00 	nop 
400086d0:	01 00 00 00 	nop 
400086d4:	01 00 00 00 	nop 
400086d8:	01 00 00 00 	nop 
400086dc:	01 00 00 00 	nop 
400086e0:	01 00 00 00 	nop 
400086e4:	01 00 00 00 	nop 
400086e8:	01 00 00 00 	nop 
400086ec:	01 00 00 00 	nop 
400086f0:	01 00 00 00 	nop 
400086f4:	01 00 00 00 	nop 
400086f8:	01 00 00 00 	nop 
400086fc:	01 00 00 00 	nop 
40008700:	01 00 00 00 	nop 
40008704:	01 00 00 00 	nop 
40008708:	01 00 00 00 	nop 
4000870c:	01 00 00 00 	nop 
40008710:	01 00 00 00 	nop 
40008714:	01 00 00 00 	nop 
40008718:	01 00 00 00 	nop 
4000871c:	01 00 00 00 	nop 
40008720:	01 00 00 00 	nop 
40008724:	01 00 00 00 	nop 
40008728:	01 00 00 00 	nop 
4000872c:	01 00 00 00 	nop 
40008730:	01 00 00 00 	nop 
40008734:	01 00 00 00 	nop 
40008738:	01 00 00 00 	nop 
4000873c:	01 00 00 00 	nop 
40008740:	01 00 00 00 	nop 
40008744:	01 00 00 00 	nop 
40008748:	01 00 00 00 	nop 
4000874c:	01 00 00 00 	nop 
40008750:	01 00 00 00 	nop 
40008754:	01 00 00 00 	nop 
40008758:	01 00 00 00 	nop 
4000875c:	01 00 00 00 	nop 
40008760:	01 00 00 00 	nop 
40008764:	01 00 00 00 	nop 
40008768:	01 00 00 00 	nop 
4000876c:	01 00 00 00 	nop 
40008770:	01 00 00 00 	nop 
40008774:	01 00 00 00 	nop 
40008778:	01 00 00 00 	nop 
4000877c:	01 00 00 00 	nop 
40008780:	01 00 00 00 	nop 
40008784:	01 00 00 00 	nop 
40008788:	01 00 00 00 	nop 
4000878c:	01 00 00 00 	nop 
40008790:	01 00 00 00 	nop 
40008794:	01 00 00 00 	nop 
40008798:	01 00 00 00 	nop 
4000879c:	01 00 00 00 	nop 
400087a0:	01 00 00 00 	nop 
400087a4:	01 00 00 00 	nop 
400087a8:	01 00 00 00 	nop 
400087ac:	01 00 00 00 	nop 
400087b0:	01 00 00 00 	nop 
400087b4:	01 00 00 00 	nop 
400087b8:	01 00 00 00 	nop 
400087bc:	01 00 00 00 	nop 
400087c0:	01 00 00 00 	nop 
400087c4:	01 00 00 00 	nop 
400087c8:	01 00 00 00 	nop 
400087cc:	01 00 00 00 	nop 
400087d0:	01 00 00 00 	nop 
400087d4:	01 00 00 00 	nop 
400087d8:	01 00 00 00 	nop 
400087dc:	01 00 00 00 	nop 
400087e0:	01 00 00 00 	nop 
400087e4:	01 00 00 00 	nop 
400087e8:	01 00 00 00 	nop 
400087ec:	01 00 00 00 	nop 
400087f0:	01 00 00 00 	nop 
400087f4:	01 00 00 00 	nop 
400087f8:	01 00 00 00 	nop 
400087fc:	01 00 00 00 	nop 

40008800 <PAGE_TABLE_BASE>:
	...

40009400 <window_overflow_trap_handler>:
40009400:	a7 50 00 00 	rd  %wim, %l3
40009404:	a9 2c e0 07 	sll  %l3, 7, %l4
40009408:	a7 34 e0 01 	srl  %l3, 1, %l3
4000940c:	a6 14 c0 14 	or  %l3, %l4, %l3
40009410:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009414:	81 90 00 00 	mov  %g0, %wim
40009418:	01 00 00 00 	nop 
4000941c:	01 00 00 00 	nop 
40009420:	01 00 00 00 	nop 
40009424:	81 e0 00 00 	save 
40009428:	e0 3b a0 00 	std  %l0, [ %sp ]
4000942c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40009430:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40009434:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40009438:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4000943c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40009440:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40009444:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40009448:	81 e8 00 00 	restore 
4000944c:	81 90 00 13 	mov  %l3, %wim
40009450:	01 00 00 00 	nop 
40009454:	01 00 00 00 	nop 
40009458:	01 00 00 00 	nop 
4000945c:	81 c4 40 00 	jmp  %l1
40009460:	81 cc 80 00 	rett  %l2

40009464 <window_underflow_trap_handler>:
40009464:	a7 50 00 00 	rd  %wim, %l3
40009468:	a9 34 e0 07 	srl  %l3, 7, %l4
4000946c:	a7 2c e0 01 	sll  %l3, 1, %l3
40009470:	a6 14 c0 14 	or  %l3, %l4, %l3
40009474:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009478:	81 90 00 00 	mov  %g0, %wim
4000947c:	01 00 00 00 	nop 
40009480:	01 00 00 00 	nop 
40009484:	01 00 00 00 	nop 
40009488:	81 e8 00 00 	restore 
4000948c:	81 e8 00 00 	restore 
40009490:	e0 1b a0 00 	ldd  [ %sp ], %l0
40009494:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40009498:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4000949c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
400094a0:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
400094a4:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
400094a8:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
400094ac:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
400094b0:	81 e0 00 00 	save 
400094b4:	81 e0 00 00 	save 
400094b8:	81 90 00 13 	mov  %l3, %wim
400094bc:	01 00 00 00 	nop 
400094c0:	01 00 00 00 	nop 
400094c4:	01 00 00 00 	nop 
400094c8:	81 c4 40 00 	jmp  %l1
400094cc:	81 cc 80 00 	rett  %l2
400094d0:	00 00 00 00 	unimp  0
	...

4000a000 <trap_table_base>:
4000a000:	91 d0 20 00 	ta  0
4000a004:	01 00 00 00 	nop 
4000a008:	01 00 00 00 	nop 
4000a00c:	01 00 00 00 	nop 

4000a010 <HW_trap_0x01>:
4000a010:	91 d0 20 00 	ta  0
4000a014:	01 00 00 00 	nop 
4000a018:	01 00 00 00 	nop 
4000a01c:	01 00 00 00 	nop 

4000a020 <HW_trap_0x02>:
4000a020:	91 d0 20 00 	ta  0
4000a024:	01 00 00 00 	nop 
4000a028:	01 00 00 00 	nop 
4000a02c:	01 00 00 00 	nop 

4000a030 <HW_trap_0x03>:
4000a030:	91 d0 20 00 	ta  0
4000a034:	01 00 00 00 	nop 
4000a038:	01 00 00 00 	nop 
4000a03c:	01 00 00 00 	nop 

4000a040 <HW_trap_0x04>:
4000a040:	91 d0 20 00 	ta  0
4000a044:	01 00 00 00 	nop 
4000a048:	01 00 00 00 	nop 
4000a04c:	01 00 00 00 	nop 

4000a050 <HW_trap_0x05>:
4000a050:	10 bf fc ec 	b  40009400 <window_overflow_trap_handler>
4000a054:	01 00 00 00 	nop 
4000a058:	01 00 00 00 	nop 
4000a05c:	01 00 00 00 	nop 

4000a060 <HW_trap_0x06>:
4000a060:	10 bf fd 01 	b  40009464 <window_underflow_trap_handler>
4000a064:	01 00 00 00 	nop 
4000a068:	01 00 00 00 	nop 
4000a06c:	01 00 00 00 	nop 

4000a070 <HW_trap_0x07>:
4000a070:	91 d0 20 00 	ta  0
4000a074:	01 00 00 00 	nop 
4000a078:	01 00 00 00 	nop 
4000a07c:	01 00 00 00 	nop 

4000a080 <HW_trap_0x08>:
4000a080:	91 d0 20 00 	ta  0
4000a084:	01 00 00 00 	nop 
4000a088:	01 00 00 00 	nop 
4000a08c:	01 00 00 00 	nop 

4000a090 <HW_trap_0x09>:
4000a090:	91 d0 20 00 	ta  0
4000a094:	01 00 00 00 	nop 
4000a098:	01 00 00 00 	nop 
4000a09c:	01 00 00 00 	nop 

4000a0a0 <HW_trap_0x0a>:
4000a0a0:	91 d0 20 00 	ta  0
4000a0a4:	01 00 00 00 	nop 
4000a0a8:	01 00 00 00 	nop 
4000a0ac:	01 00 00 00 	nop 

4000a0b0 <HW_trap_0x0b>:
4000a0b0:	91 d0 20 00 	ta  0
4000a0b4:	01 00 00 00 	nop 
4000a0b8:	01 00 00 00 	nop 
4000a0bc:	01 00 00 00 	nop 

4000a0c0 <HW_trap_0x0c>:
4000a0c0:	91 d0 20 00 	ta  0
4000a0c4:	01 00 00 00 	nop 
4000a0c8:	01 00 00 00 	nop 
4000a0cc:	01 00 00 00 	nop 

4000a0d0 <HW_trap_0x0d>:
4000a0d0:	91 d0 20 00 	ta  0
4000a0d4:	01 00 00 00 	nop 
4000a0d8:	01 00 00 00 	nop 
4000a0dc:	01 00 00 00 	nop 

4000a0e0 <HW_trap_0x0e>:
4000a0e0:	91 d0 20 00 	ta  0
4000a0e4:	01 00 00 00 	nop 
4000a0e8:	01 00 00 00 	nop 
4000a0ec:	01 00 00 00 	nop 

4000a0f0 <HW_trap_0x0f>:
4000a0f0:	91 d0 20 00 	ta  0
4000a0f4:	01 00 00 00 	nop 
4000a0f8:	01 00 00 00 	nop 
4000a0fc:	01 00 00 00 	nop 

4000a100 <HW_trap_0x10>:
4000a100:	91 d0 20 00 	ta  0
4000a104:	01 00 00 00 	nop 
4000a108:	01 00 00 00 	nop 
4000a10c:	01 00 00 00 	nop 

4000a110 <HW_trap_0x11>:
4000a110:	a1 48 00 00 	rd  %psr, %l0
4000a114:	a7 58 00 00 	rd  %tbr, %l3
4000a118:	10 bf f6 34 	b  400079e8 <generic_vectored_isr>
4000a11c:	01 00 00 00 	nop 

4000a120 <HW_trap_0x12>:
4000a120:	a1 48 00 00 	rd  %psr, %l0
4000a124:	a7 58 00 00 	rd  %tbr, %l3
4000a128:	10 bf f6 30 	b  400079e8 <generic_vectored_isr>
4000a12c:	01 00 00 00 	nop 

4000a130 <HW_trap_0x13>:
4000a130:	a1 48 00 00 	rd  %psr, %l0
4000a134:	a7 58 00 00 	rd  %tbr, %l3
4000a138:	10 bf f6 2c 	b  400079e8 <generic_vectored_isr>
4000a13c:	01 00 00 00 	nop 

4000a140 <HW_trap_0x14>:
4000a140:	a1 48 00 00 	rd  %psr, %l0
4000a144:	a7 58 00 00 	rd  %tbr, %l3
4000a148:	10 bf f6 28 	b  400079e8 <generic_vectored_isr>
4000a14c:	01 00 00 00 	nop 

4000a150 <HW_trap_0x15>:
4000a150:	a1 48 00 00 	rd  %psr, %l0
4000a154:	a7 58 00 00 	rd  %tbr, %l3
4000a158:	10 bf f6 24 	b  400079e8 <generic_vectored_isr>
4000a15c:	01 00 00 00 	nop 

4000a160 <HW_trap_0x16>:
4000a160:	a1 48 00 00 	rd  %psr, %l0
4000a164:	a7 58 00 00 	rd  %tbr, %l3
4000a168:	10 bf f6 20 	b  400079e8 <generic_vectored_isr>
4000a16c:	01 00 00 00 	nop 

4000a170 <HW_trap_0x17>:
4000a170:	a1 48 00 00 	rd  %psr, %l0
4000a174:	a7 58 00 00 	rd  %tbr, %l3
4000a178:	10 bf f6 1c 	b  400079e8 <generic_vectored_isr>
4000a17c:	01 00 00 00 	nop 

4000a180 <HW_trap_0x18>:
4000a180:	a1 48 00 00 	rd  %psr, %l0
4000a184:	a7 58 00 00 	rd  %tbr, %l3
4000a188:	10 bf f6 18 	b  400079e8 <generic_vectored_isr>
4000a18c:	01 00 00 00 	nop 

4000a190 <HW_trap_0x19>:
4000a190:	a1 48 00 00 	rd  %psr, %l0
4000a194:	a7 58 00 00 	rd  %tbr, %l3
4000a198:	10 bf f6 14 	b  400079e8 <generic_vectored_isr>
4000a19c:	01 00 00 00 	nop 

4000a1a0 <HW_trap_0x1a>:
4000a1a0:	a1 48 00 00 	rd  %psr, %l0
4000a1a4:	a7 58 00 00 	rd  %tbr, %l3
4000a1a8:	10 bf f6 10 	b  400079e8 <generic_vectored_isr>
4000a1ac:	01 00 00 00 	nop 

4000a1b0 <HW_trap_0x1b>:
4000a1b0:	a1 48 00 00 	rd  %psr, %l0
4000a1b4:	a7 58 00 00 	rd  %tbr, %l3
4000a1b8:	10 bf f6 0c 	b  400079e8 <generic_vectored_isr>
4000a1bc:	01 00 00 00 	nop 

4000a1c0 <HW_trap_0x1c>:
4000a1c0:	a1 48 00 00 	rd  %psr, %l0
4000a1c4:	a7 58 00 00 	rd  %tbr, %l3
4000a1c8:	10 bf f6 08 	b  400079e8 <generic_vectored_isr>
4000a1cc:	01 00 00 00 	nop 

4000a1d0 <HW_trap_0x1d>:
4000a1d0:	a1 48 00 00 	rd  %psr, %l0
4000a1d4:	a7 58 00 00 	rd  %tbr, %l3
4000a1d8:	10 bf f6 04 	b  400079e8 <generic_vectored_isr>
4000a1dc:	01 00 00 00 	nop 

4000a1e0 <HW_trap_0x1e>:
4000a1e0:	a1 48 00 00 	rd  %psr, %l0
4000a1e4:	a7 58 00 00 	rd  %tbr, %l3
4000a1e8:	10 bf f6 00 	b  400079e8 <generic_vectored_isr>
4000a1ec:	01 00 00 00 	nop 

4000a1f0 <HW_trap_0x1f>:
4000a1f0:	a1 48 00 00 	rd  %psr, %l0
4000a1f4:	a7 58 00 00 	rd  %tbr, %l3
4000a1f8:	10 bf f5 fc 	b  400079e8 <generic_vectored_isr>
4000a1fc:	01 00 00 00 	nop 

4000a200 <HW_trap_0x20>:
4000a200:	91 d0 20 00 	ta  0
4000a204:	01 00 00 00 	nop 
4000a208:	01 00 00 00 	nop 
4000a20c:	01 00 00 00 	nop 

4000a210 <HW_trap_0x21>:
4000a210:	91 d0 20 00 	ta  0
4000a214:	01 00 00 00 	nop 
4000a218:	01 00 00 00 	nop 
4000a21c:	01 00 00 00 	nop 

4000a220 <HW_trap_0x22>:
4000a220:	91 d0 20 00 	ta  0
4000a224:	01 00 00 00 	nop 
4000a228:	01 00 00 00 	nop 
4000a22c:	01 00 00 00 	nop 

4000a230 <HW_trap_0x23>:
4000a230:	91 d0 20 00 	ta  0
4000a234:	01 00 00 00 	nop 
4000a238:	01 00 00 00 	nop 
4000a23c:	01 00 00 00 	nop 

4000a240 <HW_trap_0x24>:
4000a240:	91 d0 20 00 	ta  0
4000a244:	01 00 00 00 	nop 
4000a248:	01 00 00 00 	nop 
4000a24c:	01 00 00 00 	nop 

4000a250 <HW_trap_0x25>:
4000a250:	91 d0 20 00 	ta  0
4000a254:	01 00 00 00 	nop 
4000a258:	01 00 00 00 	nop 
4000a25c:	01 00 00 00 	nop 

4000a260 <HW_trap_0x26>:
4000a260:	91 d0 20 00 	ta  0
4000a264:	01 00 00 00 	nop 
4000a268:	01 00 00 00 	nop 
4000a26c:	01 00 00 00 	nop 

4000a270 <HW_trap_0x27>:
4000a270:	91 d0 20 00 	ta  0
4000a274:	01 00 00 00 	nop 
4000a278:	01 00 00 00 	nop 
4000a27c:	01 00 00 00 	nop 

4000a280 <HW_trap_0x28>:
4000a280:	91 d0 20 00 	ta  0
4000a284:	01 00 00 00 	nop 
4000a288:	01 00 00 00 	nop 
4000a28c:	01 00 00 00 	nop 

4000a290 <HW_trap_0x29>:
4000a290:	91 d0 20 00 	ta  0
4000a294:	01 00 00 00 	nop 
4000a298:	01 00 00 00 	nop 
4000a29c:	01 00 00 00 	nop 

4000a2a0 <HW_trap_0x2a>:
4000a2a0:	91 d0 20 00 	ta  0
4000a2a4:	01 00 00 00 	nop 
4000a2a8:	01 00 00 00 	nop 
4000a2ac:	01 00 00 00 	nop 

4000a2b0 <HW_trap_0x2b>:
4000a2b0:	91 d0 20 00 	ta  0
4000a2b4:	01 00 00 00 	nop 
4000a2b8:	01 00 00 00 	nop 
4000a2bc:	01 00 00 00 	nop 

4000a2c0 <HW_trap_0x2c>:
4000a2c0:	91 d0 20 00 	ta  0
4000a2c4:	01 00 00 00 	nop 
4000a2c8:	01 00 00 00 	nop 
4000a2cc:	01 00 00 00 	nop 

4000a2d0 <HW_trap_0x2d>:
4000a2d0:	91 d0 20 00 	ta  0
4000a2d4:	01 00 00 00 	nop 
4000a2d8:	01 00 00 00 	nop 
4000a2dc:	01 00 00 00 	nop 

4000a2e0 <HW_trap_0x2e>:
4000a2e0:	91 d0 20 00 	ta  0
4000a2e4:	01 00 00 00 	nop 
4000a2e8:	01 00 00 00 	nop 
4000a2ec:	01 00 00 00 	nop 

4000a2f0 <HW_trap_0x2f>:
4000a2f0:	91 d0 20 00 	ta  0
4000a2f4:	01 00 00 00 	nop 
4000a2f8:	01 00 00 00 	nop 
4000a2fc:	01 00 00 00 	nop 

4000a300 <HW_trap_0x30>:
4000a300:	91 d0 20 00 	ta  0
4000a304:	01 00 00 00 	nop 
4000a308:	01 00 00 00 	nop 
4000a30c:	01 00 00 00 	nop 

4000a310 <HW_trap_0x31>:
4000a310:	91 d0 20 00 	ta  0
4000a314:	01 00 00 00 	nop 
4000a318:	01 00 00 00 	nop 
4000a31c:	01 00 00 00 	nop 

4000a320 <HW_trap_0x32>:
4000a320:	91 d0 20 00 	ta  0
4000a324:	01 00 00 00 	nop 
4000a328:	01 00 00 00 	nop 
4000a32c:	01 00 00 00 	nop 

4000a330 <HW_trap_0x33>:
4000a330:	91 d0 20 00 	ta  0
4000a334:	01 00 00 00 	nop 
4000a338:	01 00 00 00 	nop 
4000a33c:	01 00 00 00 	nop 

4000a340 <HW_trap_0x34>:
4000a340:	91 d0 20 00 	ta  0
4000a344:	01 00 00 00 	nop 
4000a348:	01 00 00 00 	nop 
4000a34c:	01 00 00 00 	nop 

4000a350 <HW_trap_0x35>:
4000a350:	91 d0 20 00 	ta  0
4000a354:	01 00 00 00 	nop 
4000a358:	01 00 00 00 	nop 
4000a35c:	01 00 00 00 	nop 

4000a360 <HW_trap_0x36>:
4000a360:	91 d0 20 00 	ta  0
4000a364:	01 00 00 00 	nop 
4000a368:	01 00 00 00 	nop 
4000a36c:	01 00 00 00 	nop 

4000a370 <HW_trap_0x37>:
4000a370:	91 d0 20 00 	ta  0
4000a374:	01 00 00 00 	nop 
4000a378:	01 00 00 00 	nop 
4000a37c:	01 00 00 00 	nop 

4000a380 <HW_trap_0x38>:
4000a380:	91 d0 20 00 	ta  0
4000a384:	01 00 00 00 	nop 
4000a388:	01 00 00 00 	nop 
4000a38c:	01 00 00 00 	nop 

4000a390 <HW_trap_0x39>:
4000a390:	91 d0 20 00 	ta  0
4000a394:	01 00 00 00 	nop 
4000a398:	01 00 00 00 	nop 
4000a39c:	01 00 00 00 	nop 

4000a3a0 <HW_trap_0x3a>:
4000a3a0:	91 d0 20 00 	ta  0
4000a3a4:	01 00 00 00 	nop 
4000a3a8:	01 00 00 00 	nop 
4000a3ac:	01 00 00 00 	nop 

4000a3b0 <HW_trap_0x3b>:
4000a3b0:	91 d0 20 00 	ta  0
4000a3b4:	01 00 00 00 	nop 
4000a3b8:	01 00 00 00 	nop 
4000a3bc:	01 00 00 00 	nop 

4000a3c0 <HW_trap_0x3c>:
4000a3c0:	91 d0 20 00 	ta  0
4000a3c4:	01 00 00 00 	nop 
4000a3c8:	01 00 00 00 	nop 
4000a3cc:	01 00 00 00 	nop 

4000a3d0 <HW_trap_0x3d>:
4000a3d0:	91 d0 20 00 	ta  0
4000a3d4:	01 00 00 00 	nop 
4000a3d8:	01 00 00 00 	nop 
4000a3dc:	01 00 00 00 	nop 

4000a3e0 <HW_trap_0x3e>:
4000a3e0:	91 d0 20 00 	ta  0
4000a3e4:	01 00 00 00 	nop 
4000a3e8:	01 00 00 00 	nop 
4000a3ec:	01 00 00 00 	nop 

4000a3f0 <HW_trap_0x3f>:
4000a3f0:	91 d0 20 00 	ta  0
4000a3f4:	01 00 00 00 	nop 
4000a3f8:	01 00 00 00 	nop 
4000a3fc:	01 00 00 00 	nop 

4000a400 <HW_trap_0x40>:
4000a400:	91 d0 20 00 	ta  0
4000a404:	01 00 00 00 	nop 
4000a408:	01 00 00 00 	nop 
4000a40c:	01 00 00 00 	nop 

4000a410 <HW_trap_0x41>:
4000a410:	91 d0 20 00 	ta  0
4000a414:	01 00 00 00 	nop 
4000a418:	01 00 00 00 	nop 
4000a41c:	01 00 00 00 	nop 

4000a420 <HW_trap_0x42>:
4000a420:	91 d0 20 00 	ta  0
4000a424:	01 00 00 00 	nop 
4000a428:	01 00 00 00 	nop 
4000a42c:	01 00 00 00 	nop 

4000a430 <HW_trap_0x43>:
4000a430:	91 d0 20 00 	ta  0
4000a434:	01 00 00 00 	nop 
4000a438:	01 00 00 00 	nop 
4000a43c:	01 00 00 00 	nop 

4000a440 <HW_trap_0x44>:
4000a440:	91 d0 20 00 	ta  0
4000a444:	01 00 00 00 	nop 
4000a448:	01 00 00 00 	nop 
4000a44c:	01 00 00 00 	nop 

4000a450 <HW_trap_0x45>:
4000a450:	91 d0 20 00 	ta  0
4000a454:	01 00 00 00 	nop 
4000a458:	01 00 00 00 	nop 
4000a45c:	01 00 00 00 	nop 

4000a460 <HW_trap_0x46>:
4000a460:	91 d0 20 00 	ta  0
4000a464:	01 00 00 00 	nop 
4000a468:	01 00 00 00 	nop 
4000a46c:	01 00 00 00 	nop 

4000a470 <HW_trap_0x47>:
4000a470:	91 d0 20 00 	ta  0
4000a474:	01 00 00 00 	nop 
4000a478:	01 00 00 00 	nop 
4000a47c:	01 00 00 00 	nop 

4000a480 <HW_trap_0x48>:
4000a480:	91 d0 20 00 	ta  0
4000a484:	01 00 00 00 	nop 
4000a488:	01 00 00 00 	nop 
4000a48c:	01 00 00 00 	nop 

4000a490 <HW_trap_0x49>:
4000a490:	91 d0 20 00 	ta  0
4000a494:	01 00 00 00 	nop 
4000a498:	01 00 00 00 	nop 
4000a49c:	01 00 00 00 	nop 

4000a4a0 <HW_trap_0x4a>:
4000a4a0:	91 d0 20 00 	ta  0
4000a4a4:	01 00 00 00 	nop 
4000a4a8:	01 00 00 00 	nop 
4000a4ac:	01 00 00 00 	nop 

4000a4b0 <HW_trap_0x4b>:
4000a4b0:	91 d0 20 00 	ta  0
4000a4b4:	01 00 00 00 	nop 
4000a4b8:	01 00 00 00 	nop 
4000a4bc:	01 00 00 00 	nop 

4000a4c0 <HW_trap_0x4c>:
4000a4c0:	91 d0 20 00 	ta  0
4000a4c4:	01 00 00 00 	nop 
4000a4c8:	01 00 00 00 	nop 
4000a4cc:	01 00 00 00 	nop 

4000a4d0 <HW_trap_0x4d>:
4000a4d0:	91 d0 20 00 	ta  0
4000a4d4:	01 00 00 00 	nop 
4000a4d8:	01 00 00 00 	nop 
4000a4dc:	01 00 00 00 	nop 

4000a4e0 <HW_trap_0x4e>:
4000a4e0:	91 d0 20 00 	ta  0
4000a4e4:	01 00 00 00 	nop 
4000a4e8:	01 00 00 00 	nop 
4000a4ec:	01 00 00 00 	nop 

4000a4f0 <HW_trap_0x4f>:
4000a4f0:	91 d0 20 00 	ta  0
4000a4f4:	01 00 00 00 	nop 
4000a4f8:	01 00 00 00 	nop 
4000a4fc:	01 00 00 00 	nop 

4000a500 <HW_trap_0x50>:
4000a500:	91 d0 20 00 	ta  0
4000a504:	01 00 00 00 	nop 
4000a508:	01 00 00 00 	nop 
4000a50c:	01 00 00 00 	nop 

4000a510 <HW_trap_0x51>:
4000a510:	91 d0 20 00 	ta  0
4000a514:	01 00 00 00 	nop 
4000a518:	01 00 00 00 	nop 
4000a51c:	01 00 00 00 	nop 

4000a520 <HW_trap_0x52>:
4000a520:	91 d0 20 00 	ta  0
4000a524:	01 00 00 00 	nop 
4000a528:	01 00 00 00 	nop 
4000a52c:	01 00 00 00 	nop 

4000a530 <HW_trap_0x53>:
4000a530:	91 d0 20 00 	ta  0
4000a534:	01 00 00 00 	nop 
4000a538:	01 00 00 00 	nop 
4000a53c:	01 00 00 00 	nop 

4000a540 <HW_trap_0x54>:
4000a540:	91 d0 20 00 	ta  0
4000a544:	01 00 00 00 	nop 
4000a548:	01 00 00 00 	nop 
4000a54c:	01 00 00 00 	nop 

4000a550 <HW_trap_0x55>:
4000a550:	91 d0 20 00 	ta  0
4000a554:	01 00 00 00 	nop 
4000a558:	01 00 00 00 	nop 
4000a55c:	01 00 00 00 	nop 

4000a560 <HW_trap_0x56>:
4000a560:	91 d0 20 00 	ta  0
4000a564:	01 00 00 00 	nop 
4000a568:	01 00 00 00 	nop 
4000a56c:	01 00 00 00 	nop 

4000a570 <HW_trap_0x57>:
4000a570:	91 d0 20 00 	ta  0
4000a574:	01 00 00 00 	nop 
4000a578:	01 00 00 00 	nop 
4000a57c:	01 00 00 00 	nop 

4000a580 <HW_trap_0x58>:
4000a580:	91 d0 20 00 	ta  0
4000a584:	01 00 00 00 	nop 
4000a588:	01 00 00 00 	nop 
4000a58c:	01 00 00 00 	nop 

4000a590 <HW_trap_0x59>:
4000a590:	91 d0 20 00 	ta  0
4000a594:	01 00 00 00 	nop 
4000a598:	01 00 00 00 	nop 
4000a59c:	01 00 00 00 	nop 

4000a5a0 <HW_trap_0x5a>:
4000a5a0:	91 d0 20 00 	ta  0
4000a5a4:	01 00 00 00 	nop 
4000a5a8:	01 00 00 00 	nop 
4000a5ac:	01 00 00 00 	nop 

4000a5b0 <HW_trap_0x5b>:
4000a5b0:	91 d0 20 00 	ta  0
4000a5b4:	01 00 00 00 	nop 
4000a5b8:	01 00 00 00 	nop 
4000a5bc:	01 00 00 00 	nop 

4000a5c0 <HW_trap_0x5c>:
4000a5c0:	91 d0 20 00 	ta  0
4000a5c4:	01 00 00 00 	nop 
4000a5c8:	01 00 00 00 	nop 
4000a5cc:	01 00 00 00 	nop 

4000a5d0 <HW_trap_0x5d>:
4000a5d0:	91 d0 20 00 	ta  0
4000a5d4:	01 00 00 00 	nop 
4000a5d8:	01 00 00 00 	nop 
4000a5dc:	01 00 00 00 	nop 

4000a5e0 <HW_trap_0x5e>:
4000a5e0:	91 d0 20 00 	ta  0
4000a5e4:	01 00 00 00 	nop 
4000a5e8:	01 00 00 00 	nop 
4000a5ec:	01 00 00 00 	nop 

4000a5f0 <HW_trap_0x5f>:
4000a5f0:	91 d0 20 00 	ta  0
4000a5f4:	01 00 00 00 	nop 
4000a5f8:	01 00 00 00 	nop 
4000a5fc:	01 00 00 00 	nop 

4000a600 <HW_trap_0x60>:
4000a600:	91 d0 20 00 	ta  0
4000a604:	01 00 00 00 	nop 
4000a608:	01 00 00 00 	nop 
4000a60c:	01 00 00 00 	nop 

4000a610 <HW_trap_0x61>:
4000a610:	91 d0 20 00 	ta  0
4000a614:	01 00 00 00 	nop 
4000a618:	01 00 00 00 	nop 
4000a61c:	01 00 00 00 	nop 

4000a620 <HW_trap_0x62>:
4000a620:	91 d0 20 00 	ta  0
4000a624:	01 00 00 00 	nop 
4000a628:	01 00 00 00 	nop 
4000a62c:	01 00 00 00 	nop 

4000a630 <HW_trap_0x63>:
4000a630:	91 d0 20 00 	ta  0
4000a634:	01 00 00 00 	nop 
4000a638:	01 00 00 00 	nop 
4000a63c:	01 00 00 00 	nop 

4000a640 <HW_trap_0x64>:
4000a640:	91 d0 20 00 	ta  0
4000a644:	01 00 00 00 	nop 
4000a648:	01 00 00 00 	nop 
4000a64c:	01 00 00 00 	nop 

4000a650 <HW_trap_0x65>:
4000a650:	91 d0 20 00 	ta  0
4000a654:	01 00 00 00 	nop 
4000a658:	01 00 00 00 	nop 
4000a65c:	01 00 00 00 	nop 

4000a660 <HW_trap_0x66>:
4000a660:	91 d0 20 00 	ta  0
4000a664:	01 00 00 00 	nop 
4000a668:	01 00 00 00 	nop 
4000a66c:	01 00 00 00 	nop 

4000a670 <HW_trap_0x67>:
4000a670:	91 d0 20 00 	ta  0
4000a674:	01 00 00 00 	nop 
4000a678:	01 00 00 00 	nop 
4000a67c:	01 00 00 00 	nop 

4000a680 <HW_trap_0x68>:
4000a680:	91 d0 20 00 	ta  0
4000a684:	01 00 00 00 	nop 
4000a688:	01 00 00 00 	nop 
4000a68c:	01 00 00 00 	nop 

4000a690 <HW_trap_0x69>:
4000a690:	91 d0 20 00 	ta  0
4000a694:	01 00 00 00 	nop 
4000a698:	01 00 00 00 	nop 
4000a69c:	01 00 00 00 	nop 

4000a6a0 <HW_trap_0x6a>:
4000a6a0:	91 d0 20 00 	ta  0
4000a6a4:	01 00 00 00 	nop 
4000a6a8:	01 00 00 00 	nop 
4000a6ac:	01 00 00 00 	nop 

4000a6b0 <HW_trap_0x6b>:
4000a6b0:	91 d0 20 00 	ta  0
4000a6b4:	01 00 00 00 	nop 
4000a6b8:	01 00 00 00 	nop 
4000a6bc:	01 00 00 00 	nop 

4000a6c0 <HW_trap_0x6c>:
4000a6c0:	91 d0 20 00 	ta  0
4000a6c4:	01 00 00 00 	nop 
4000a6c8:	01 00 00 00 	nop 
4000a6cc:	01 00 00 00 	nop 

4000a6d0 <HW_trap_0x6d>:
4000a6d0:	91 d0 20 00 	ta  0
4000a6d4:	01 00 00 00 	nop 
4000a6d8:	01 00 00 00 	nop 
4000a6dc:	01 00 00 00 	nop 

4000a6e0 <HW_trap_0x6e>:
4000a6e0:	91 d0 20 00 	ta  0
4000a6e4:	01 00 00 00 	nop 
4000a6e8:	01 00 00 00 	nop 
4000a6ec:	01 00 00 00 	nop 

4000a6f0 <HW_trap_0x6f>:
4000a6f0:	91 d0 20 00 	ta  0
4000a6f4:	01 00 00 00 	nop 
4000a6f8:	01 00 00 00 	nop 
4000a6fc:	01 00 00 00 	nop 

4000a700 <HW_trap_0x70>:
4000a700:	91 d0 20 00 	ta  0
4000a704:	01 00 00 00 	nop 
4000a708:	01 00 00 00 	nop 
4000a70c:	01 00 00 00 	nop 

4000a710 <HW_trap_0x71>:
4000a710:	91 d0 20 00 	ta  0
4000a714:	01 00 00 00 	nop 
4000a718:	01 00 00 00 	nop 
4000a71c:	01 00 00 00 	nop 

4000a720 <HW_trap_0x72>:
4000a720:	91 d0 20 00 	ta  0
4000a724:	01 00 00 00 	nop 
4000a728:	01 00 00 00 	nop 
4000a72c:	01 00 00 00 	nop 

4000a730 <HW_trap_0x73>:
4000a730:	91 d0 20 00 	ta  0
4000a734:	01 00 00 00 	nop 
4000a738:	01 00 00 00 	nop 
4000a73c:	01 00 00 00 	nop 

4000a740 <HW_trap_0x74>:
4000a740:	91 d0 20 00 	ta  0
4000a744:	01 00 00 00 	nop 
4000a748:	01 00 00 00 	nop 
4000a74c:	01 00 00 00 	nop 

4000a750 <HW_trap_0x75>:
4000a750:	91 d0 20 00 	ta  0
4000a754:	01 00 00 00 	nop 
4000a758:	01 00 00 00 	nop 
4000a75c:	01 00 00 00 	nop 

4000a760 <HW_trap_0x76>:
4000a760:	91 d0 20 00 	ta  0
4000a764:	01 00 00 00 	nop 
4000a768:	01 00 00 00 	nop 
4000a76c:	01 00 00 00 	nop 

4000a770 <HW_trap_0x77>:
4000a770:	91 d0 20 00 	ta  0
4000a774:	01 00 00 00 	nop 
4000a778:	01 00 00 00 	nop 
4000a77c:	01 00 00 00 	nop 

4000a780 <HW_trap_0x78>:
4000a780:	91 d0 20 00 	ta  0
4000a784:	01 00 00 00 	nop 
4000a788:	01 00 00 00 	nop 
4000a78c:	01 00 00 00 	nop 

4000a790 <HW_trap_0x79>:
4000a790:	91 d0 20 00 	ta  0
4000a794:	01 00 00 00 	nop 
4000a798:	01 00 00 00 	nop 
4000a79c:	01 00 00 00 	nop 

4000a7a0 <HW_trap_0x7a>:
4000a7a0:	91 d0 20 00 	ta  0
4000a7a4:	01 00 00 00 	nop 
4000a7a8:	01 00 00 00 	nop 
4000a7ac:	01 00 00 00 	nop 

4000a7b0 <HW_trap_0x7b>:
4000a7b0:	91 d0 20 00 	ta  0
4000a7b4:	01 00 00 00 	nop 
4000a7b8:	01 00 00 00 	nop 
4000a7bc:	01 00 00 00 	nop 

4000a7c0 <HW_trap_0x7c>:
4000a7c0:	91 d0 20 00 	ta  0
4000a7c4:	01 00 00 00 	nop 
4000a7c8:	01 00 00 00 	nop 
4000a7cc:	01 00 00 00 	nop 

4000a7d0 <HW_trap_0x7d>:
4000a7d0:	91 d0 20 00 	ta  0
4000a7d4:	01 00 00 00 	nop 
4000a7d8:	01 00 00 00 	nop 
4000a7dc:	01 00 00 00 	nop 

4000a7e0 <HW_trap_0x7e>:
4000a7e0:	91 d0 20 00 	ta  0
4000a7e4:	01 00 00 00 	nop 
4000a7e8:	01 00 00 00 	nop 
4000a7ec:	01 00 00 00 	nop 

4000a7f0 <HW_trap_0x7f>:
4000a7f0:	91 d0 20 00 	ta  0
4000a7f4:	01 00 00 00 	nop 
4000a7f8:	01 00 00 00 	nop 
4000a7fc:	01 00 00 00 	nop 

4000a800 <SW_trap_0x80>:
4000a800:	91 d0 20 00 	ta  0
4000a804:	01 00 00 00 	nop 
4000a808:	01 00 00 00 	nop 
4000a80c:	01 00 00 00 	nop 

4000a810 <SW_trap_0x81>:
4000a810:	a1 48 00 00 	rd  %psr, %l0
4000a814:	a7 58 00 00 	rd  %tbr, %l3
4000a818:	10 bf f4 b0 	b  40007ad8 <generic_vectored_sw_trap>
4000a81c:	01 00 00 00 	nop 

4000a820 <SW_trap_0x82>:
4000a820:	a1 48 00 00 	rd  %psr, %l0
4000a824:	a7 58 00 00 	rd  %tbr, %l3
4000a828:	10 bf f4 ac 	b  40007ad8 <generic_vectored_sw_trap>
4000a82c:	01 00 00 00 	nop 

4000a830 <SW_trap_0x83>:
4000a830:	a1 48 00 00 	rd  %psr, %l0
4000a834:	a7 58 00 00 	rd  %tbr, %l3
4000a838:	10 bf f4 a8 	b  40007ad8 <generic_vectored_sw_trap>
4000a83c:	01 00 00 00 	nop 

4000a840 <SW_trap_0x84>:
4000a840:	a1 48 00 00 	rd  %psr, %l0
4000a844:	a7 58 00 00 	rd  %tbr, %l3
4000a848:	10 bf f4 a4 	b  40007ad8 <generic_vectored_sw_trap>
4000a84c:	01 00 00 00 	nop 

4000a850 <SW_trap_0x85>:
4000a850:	a1 48 00 00 	rd  %psr, %l0
4000a854:	a7 58 00 00 	rd  %tbr, %l3
4000a858:	10 bf f4 a0 	b  40007ad8 <generic_vectored_sw_trap>
4000a85c:	01 00 00 00 	nop 

4000a860 <SW_trap_0x86>:
4000a860:	a1 48 00 00 	rd  %psr, %l0
4000a864:	a7 58 00 00 	rd  %tbr, %l3
4000a868:	10 bf f4 9c 	b  40007ad8 <generic_vectored_sw_trap>
4000a86c:	01 00 00 00 	nop 

4000a870 <SW_trap_0x87>:
4000a870:	a1 48 00 00 	rd  %psr, %l0
4000a874:	a7 58 00 00 	rd  %tbr, %l3
4000a878:	10 bf f4 98 	b  40007ad8 <generic_vectored_sw_trap>
4000a87c:	01 00 00 00 	nop 

4000a880 <SW_trap_0x88>:
4000a880:	a1 48 00 00 	rd  %psr, %l0
4000a884:	a7 58 00 00 	rd  %tbr, %l3
4000a888:	10 bf f4 94 	b  40007ad8 <generic_vectored_sw_trap>
4000a88c:	01 00 00 00 	nop 

4000a890 <SW_trap_0x89>:
4000a890:	a1 48 00 00 	rd  %psr, %l0
4000a894:	a7 58 00 00 	rd  %tbr, %l3
4000a898:	10 bf f4 90 	b  40007ad8 <generic_vectored_sw_trap>
4000a89c:	01 00 00 00 	nop 

4000a8a0 <SW_trap_0x8a>:
4000a8a0:	a1 48 00 00 	rd  %psr, %l0
4000a8a4:	a7 58 00 00 	rd  %tbr, %l3
4000a8a8:	10 bf f4 8c 	b  40007ad8 <generic_vectored_sw_trap>
4000a8ac:	01 00 00 00 	nop 

4000a8b0 <SW_trap_0x8b>:
4000a8b0:	a1 48 00 00 	rd  %psr, %l0
4000a8b4:	a7 58 00 00 	rd  %tbr, %l3
4000a8b8:	10 bf f4 88 	b  40007ad8 <generic_vectored_sw_trap>
4000a8bc:	01 00 00 00 	nop 

4000a8c0 <SW_trap_0x8c>:
4000a8c0:	a1 48 00 00 	rd  %psr, %l0
4000a8c4:	a7 58 00 00 	rd  %tbr, %l3
4000a8c8:	10 bf f4 84 	b  40007ad8 <generic_vectored_sw_trap>
4000a8cc:	01 00 00 00 	nop 

4000a8d0 <SW_trap_0x8d>:
4000a8d0:	a1 48 00 00 	rd  %psr, %l0
4000a8d4:	a7 58 00 00 	rd  %tbr, %l3
4000a8d8:	10 bf f4 80 	b  40007ad8 <generic_vectored_sw_trap>
4000a8dc:	01 00 00 00 	nop 

4000a8e0 <SW_trap_0x8e>:
4000a8e0:	a1 48 00 00 	rd  %psr, %l0
4000a8e4:	a7 58 00 00 	rd  %tbr, %l3
4000a8e8:	10 bf f4 7c 	b  40007ad8 <generic_vectored_sw_trap>
4000a8ec:	01 00 00 00 	nop 

4000a8f0 <SW_trap_0x8f>:
4000a8f0:	a1 48 00 00 	rd  %psr, %l0
4000a8f4:	a7 58 00 00 	rd  %tbr, %l3
4000a8f8:	10 bf f4 78 	b  40007ad8 <generic_vectored_sw_trap>
4000a8fc:	01 00 00 00 	nop 

4000a900 <SW_trap_0x90>:
4000a900:	a1 48 00 00 	rd  %psr, %l0
4000a904:	a7 58 00 00 	rd  %tbr, %l3
4000a908:	10 bf f4 b4 	b  40007bd8 <generic_read_asr>
4000a90c:	01 00 00 00 	nop 

4000a910 <SW_trap_0x91>:
4000a910:	10 bf f5 82 	b  40007f18 <generic_sys_go_to_supervisor>
4000a914:	01 00 00 00 	nop 
4000a918:	01 00 00 00 	nop 
4000a91c:	01 00 00 00 	nop 

4000a920 <SW_trap_0x92>:
4000a920:	91 d0 20 00 	ta  0
4000a924:	01 00 00 00 	nop 
4000a928:	01 00 00 00 	nop 
4000a92c:	01 00 00 00 	nop 

4000a930 <SW_trap_0x93>:
4000a930:	91 d0 20 00 	ta  0
4000a934:	01 00 00 00 	nop 
4000a938:	01 00 00 00 	nop 
4000a93c:	01 00 00 00 	nop 

4000a940 <SW_trap_0x94>:
4000a940:	91 d0 20 00 	ta  0
4000a944:	01 00 00 00 	nop 
4000a948:	01 00 00 00 	nop 
4000a94c:	01 00 00 00 	nop 

4000a950 <SW_trap_0x95>:
4000a950:	91 d0 20 00 	ta  0
4000a954:	01 00 00 00 	nop 
4000a958:	01 00 00 00 	nop 
4000a95c:	01 00 00 00 	nop 

4000a960 <SW_trap_0x96>:
4000a960:	91 d0 20 00 	ta  0
4000a964:	01 00 00 00 	nop 
4000a968:	01 00 00 00 	nop 
4000a96c:	01 00 00 00 	nop 

4000a970 <SW_trap_0x97>:
4000a970:	91 d0 20 00 	ta  0
4000a974:	01 00 00 00 	nop 
4000a978:	01 00 00 00 	nop 
4000a97c:	01 00 00 00 	nop 

4000a980 <SW_trap_0x98>:
4000a980:	91 d0 20 00 	ta  0
4000a984:	01 00 00 00 	nop 
4000a988:	01 00 00 00 	nop 
4000a98c:	01 00 00 00 	nop 

4000a990 <SW_trap_0x99>:
4000a990:	91 d0 20 00 	ta  0
4000a994:	01 00 00 00 	nop 
4000a998:	01 00 00 00 	nop 
4000a99c:	01 00 00 00 	nop 

4000a9a0 <SW_trap_0x9a>:
4000a9a0:	91 d0 20 00 	ta  0
4000a9a4:	01 00 00 00 	nop 
4000a9a8:	01 00 00 00 	nop 
4000a9ac:	01 00 00 00 	nop 

4000a9b0 <SW_trap_0x9b>:
4000a9b0:	91 d0 20 00 	ta  0
4000a9b4:	01 00 00 00 	nop 
4000a9b8:	01 00 00 00 	nop 
4000a9bc:	01 00 00 00 	nop 

4000a9c0 <SW_trap_0x9c>:
4000a9c0:	91 d0 20 00 	ta  0
4000a9c4:	01 00 00 00 	nop 
4000a9c8:	01 00 00 00 	nop 
4000a9cc:	01 00 00 00 	nop 

4000a9d0 <SW_trap_0x9d>:
4000a9d0:	91 d0 20 00 	ta  0
4000a9d4:	01 00 00 00 	nop 
4000a9d8:	01 00 00 00 	nop 
4000a9dc:	01 00 00 00 	nop 

4000a9e0 <SW_trap_0x9e>:
4000a9e0:	91 d0 20 00 	ta  0
4000a9e4:	01 00 00 00 	nop 
4000a9e8:	01 00 00 00 	nop 
4000a9ec:	01 00 00 00 	nop 

4000a9f0 <SW_trap_0x9f>:
4000a9f0:	91 d0 20 00 	ta  0
4000a9f4:	01 00 00 00 	nop 
4000a9f8:	01 00 00 00 	nop 
4000a9fc:	01 00 00 00 	nop 

4000aa00 <SW_trap_0xa0>:
4000aa00:	91 d0 20 00 	ta  0
4000aa04:	01 00 00 00 	nop 
4000aa08:	01 00 00 00 	nop 
4000aa0c:	01 00 00 00 	nop 

4000aa10 <SW_trap_0xa1>:
4000aa10:	91 d0 20 00 	ta  0
4000aa14:	01 00 00 00 	nop 
4000aa18:	01 00 00 00 	nop 
4000aa1c:	01 00 00 00 	nop 

4000aa20 <SW_trap_0xa2>:
4000aa20:	91 d0 20 00 	ta  0
4000aa24:	01 00 00 00 	nop 
4000aa28:	01 00 00 00 	nop 
4000aa2c:	01 00 00 00 	nop 

4000aa30 <SW_trap_0xa3>:
4000aa30:	91 d0 20 00 	ta  0
4000aa34:	01 00 00 00 	nop 
4000aa38:	01 00 00 00 	nop 
4000aa3c:	01 00 00 00 	nop 

4000aa40 <SW_trap_0xa4>:
4000aa40:	91 d0 20 00 	ta  0
4000aa44:	01 00 00 00 	nop 
4000aa48:	01 00 00 00 	nop 
4000aa4c:	01 00 00 00 	nop 

4000aa50 <SW_trap_0xa5>:
4000aa50:	91 d0 20 00 	ta  0
4000aa54:	01 00 00 00 	nop 
4000aa58:	01 00 00 00 	nop 
4000aa5c:	01 00 00 00 	nop 

4000aa60 <SW_trap_0xa6>:
4000aa60:	91 d0 20 00 	ta  0
4000aa64:	01 00 00 00 	nop 
4000aa68:	01 00 00 00 	nop 
4000aa6c:	01 00 00 00 	nop 

4000aa70 <SW_trap_0xa7>:
4000aa70:	91 d0 20 00 	ta  0
4000aa74:	01 00 00 00 	nop 
4000aa78:	01 00 00 00 	nop 
4000aa7c:	01 00 00 00 	nop 

4000aa80 <SW_trap_0xa8>:
4000aa80:	91 d0 20 00 	ta  0
4000aa84:	01 00 00 00 	nop 
4000aa88:	01 00 00 00 	nop 
4000aa8c:	01 00 00 00 	nop 

4000aa90 <SW_trap_0xa9>:
4000aa90:	91 d0 20 00 	ta  0
4000aa94:	01 00 00 00 	nop 
4000aa98:	01 00 00 00 	nop 
4000aa9c:	01 00 00 00 	nop 

4000aaa0 <SW_trap_0xaa>:
4000aaa0:	91 d0 20 00 	ta  0
4000aaa4:	01 00 00 00 	nop 
4000aaa8:	01 00 00 00 	nop 
4000aaac:	01 00 00 00 	nop 

4000aab0 <SW_trap_0xab>:
4000aab0:	91 d0 20 00 	ta  0
4000aab4:	01 00 00 00 	nop 
4000aab8:	01 00 00 00 	nop 
4000aabc:	01 00 00 00 	nop 

4000aac0 <SW_trap_0xac>:
4000aac0:	91 d0 20 00 	ta  0
4000aac4:	01 00 00 00 	nop 
4000aac8:	01 00 00 00 	nop 
4000aacc:	01 00 00 00 	nop 

4000aad0 <SW_trap_0xad>:
4000aad0:	91 d0 20 00 	ta  0
4000aad4:	01 00 00 00 	nop 
4000aad8:	01 00 00 00 	nop 
4000aadc:	01 00 00 00 	nop 

4000aae0 <SW_trap_0xae>:
4000aae0:	91 d0 20 00 	ta  0
4000aae4:	01 00 00 00 	nop 
4000aae8:	01 00 00 00 	nop 
4000aaec:	01 00 00 00 	nop 

4000aaf0 <SW_trap_0xaf>:
4000aaf0:	91 d0 20 00 	ta  0
4000aaf4:	01 00 00 00 	nop 
4000aaf8:	01 00 00 00 	nop 
4000aafc:	01 00 00 00 	nop 

4000ab00 <SW_trap_0xb0>:
4000ab00:	91 d0 20 00 	ta  0
4000ab04:	01 00 00 00 	nop 
4000ab08:	01 00 00 00 	nop 
4000ab0c:	01 00 00 00 	nop 

4000ab10 <SW_trap_0xb1>:
4000ab10:	91 d0 20 00 	ta  0
4000ab14:	01 00 00 00 	nop 
4000ab18:	01 00 00 00 	nop 
4000ab1c:	01 00 00 00 	nop 

4000ab20 <SW_trap_0xb2>:
4000ab20:	91 d0 20 00 	ta  0
4000ab24:	01 00 00 00 	nop 
4000ab28:	01 00 00 00 	nop 
4000ab2c:	01 00 00 00 	nop 

4000ab30 <SW_trap_0xb3>:
4000ab30:	91 d0 20 00 	ta  0
4000ab34:	01 00 00 00 	nop 
4000ab38:	01 00 00 00 	nop 
4000ab3c:	01 00 00 00 	nop 

4000ab40 <SW_trap_0xb4>:
4000ab40:	91 d0 20 00 	ta  0
4000ab44:	01 00 00 00 	nop 
4000ab48:	01 00 00 00 	nop 
4000ab4c:	01 00 00 00 	nop 

4000ab50 <SW_trap_0xb5>:
4000ab50:	91 d0 20 00 	ta  0
4000ab54:	01 00 00 00 	nop 
4000ab58:	01 00 00 00 	nop 
4000ab5c:	01 00 00 00 	nop 

4000ab60 <SW_trap_0xb6>:
4000ab60:	91 d0 20 00 	ta  0
4000ab64:	01 00 00 00 	nop 
4000ab68:	01 00 00 00 	nop 
4000ab6c:	01 00 00 00 	nop 

4000ab70 <SW_trap_0xb7>:
4000ab70:	91 d0 20 00 	ta  0
4000ab74:	01 00 00 00 	nop 
4000ab78:	01 00 00 00 	nop 
4000ab7c:	01 00 00 00 	nop 

4000ab80 <SW_trap_0xb8>:
4000ab80:	91 d0 20 00 	ta  0
4000ab84:	01 00 00 00 	nop 
4000ab88:	01 00 00 00 	nop 
4000ab8c:	01 00 00 00 	nop 

4000ab90 <SW_trap_0xb9>:
4000ab90:	91 d0 20 00 	ta  0
4000ab94:	01 00 00 00 	nop 
4000ab98:	01 00 00 00 	nop 
4000ab9c:	01 00 00 00 	nop 

4000aba0 <SW_trap_0xba>:
4000aba0:	91 d0 20 00 	ta  0
4000aba4:	01 00 00 00 	nop 
4000aba8:	01 00 00 00 	nop 
4000abac:	01 00 00 00 	nop 

4000abb0 <SW_trap_0xbb>:
4000abb0:	91 d0 20 00 	ta  0
4000abb4:	01 00 00 00 	nop 
4000abb8:	01 00 00 00 	nop 
4000abbc:	01 00 00 00 	nop 

4000abc0 <SW_trap_0xbc>:
4000abc0:	91 d0 20 00 	ta  0
4000abc4:	01 00 00 00 	nop 
4000abc8:	01 00 00 00 	nop 
4000abcc:	01 00 00 00 	nop 

4000abd0 <SW_trap_0xbd>:
4000abd0:	91 d0 20 00 	ta  0
4000abd4:	01 00 00 00 	nop 
4000abd8:	01 00 00 00 	nop 
4000abdc:	01 00 00 00 	nop 

4000abe0 <SW_trap_0xbe>:
4000abe0:	91 d0 20 00 	ta  0
4000abe4:	01 00 00 00 	nop 
4000abe8:	01 00 00 00 	nop 
4000abec:	01 00 00 00 	nop 

4000abf0 <SW_trap_0xbf>:
4000abf0:	91 d0 20 00 	ta  0
4000abf4:	01 00 00 00 	nop 
4000abf8:	01 00 00 00 	nop 
4000abfc:	01 00 00 00 	nop 

4000ac00 <SW_trap_0xc0>:
4000ac00:	91 d0 20 00 	ta  0
4000ac04:	01 00 00 00 	nop 
4000ac08:	01 00 00 00 	nop 
4000ac0c:	01 00 00 00 	nop 

4000ac10 <SW_trap_0xc1>:
4000ac10:	91 d0 20 00 	ta  0
4000ac14:	01 00 00 00 	nop 
4000ac18:	01 00 00 00 	nop 
4000ac1c:	01 00 00 00 	nop 

4000ac20 <SW_trap_0xc2>:
4000ac20:	91 d0 20 00 	ta  0
4000ac24:	01 00 00 00 	nop 
4000ac28:	01 00 00 00 	nop 
4000ac2c:	01 00 00 00 	nop 

4000ac30 <SW_trap_0xc3>:
4000ac30:	91 d0 20 00 	ta  0
4000ac34:	01 00 00 00 	nop 
4000ac38:	01 00 00 00 	nop 
4000ac3c:	01 00 00 00 	nop 

4000ac40 <SW_trap_0xc4>:
4000ac40:	91 d0 20 00 	ta  0
4000ac44:	01 00 00 00 	nop 
4000ac48:	01 00 00 00 	nop 
4000ac4c:	01 00 00 00 	nop 

4000ac50 <SW_trap_0xc5>:
4000ac50:	91 d0 20 00 	ta  0
4000ac54:	01 00 00 00 	nop 
4000ac58:	01 00 00 00 	nop 
4000ac5c:	01 00 00 00 	nop 

4000ac60 <SW_trap_0xc6>:
4000ac60:	91 d0 20 00 	ta  0
4000ac64:	01 00 00 00 	nop 
4000ac68:	01 00 00 00 	nop 
4000ac6c:	01 00 00 00 	nop 

4000ac70 <SW_trap_0xc7>:
4000ac70:	91 d0 20 00 	ta  0
4000ac74:	01 00 00 00 	nop 
4000ac78:	01 00 00 00 	nop 
4000ac7c:	01 00 00 00 	nop 

4000ac80 <SW_trap_0xc8>:
4000ac80:	91 d0 20 00 	ta  0
4000ac84:	01 00 00 00 	nop 
4000ac88:	01 00 00 00 	nop 
4000ac8c:	01 00 00 00 	nop 

4000ac90 <SW_trap_0xc9>:
4000ac90:	91 d0 20 00 	ta  0
4000ac94:	01 00 00 00 	nop 
4000ac98:	01 00 00 00 	nop 
4000ac9c:	01 00 00 00 	nop 

4000aca0 <SW_trap_0xca>:
4000aca0:	91 d0 20 00 	ta  0
4000aca4:	01 00 00 00 	nop 
4000aca8:	01 00 00 00 	nop 
4000acac:	01 00 00 00 	nop 

4000acb0 <SW_trap_0xcb>:
4000acb0:	91 d0 20 00 	ta  0
4000acb4:	01 00 00 00 	nop 
4000acb8:	01 00 00 00 	nop 
4000acbc:	01 00 00 00 	nop 

4000acc0 <SW_trap_0xcc>:
4000acc0:	91 d0 20 00 	ta  0
4000acc4:	01 00 00 00 	nop 
4000acc8:	01 00 00 00 	nop 
4000accc:	01 00 00 00 	nop 

4000acd0 <SW_trap_0xcd>:
4000acd0:	91 d0 20 00 	ta  0
4000acd4:	01 00 00 00 	nop 
4000acd8:	01 00 00 00 	nop 
4000acdc:	01 00 00 00 	nop 

4000ace0 <SW_trap_0xce>:
4000ace0:	91 d0 20 00 	ta  0
4000ace4:	01 00 00 00 	nop 
4000ace8:	01 00 00 00 	nop 
4000acec:	01 00 00 00 	nop 

4000acf0 <SW_trap_0xcf>:
4000acf0:	91 d0 20 00 	ta  0
4000acf4:	01 00 00 00 	nop 
4000acf8:	01 00 00 00 	nop 
4000acfc:	01 00 00 00 	nop 

4000ad00 <SW_trap_0xd0>:
4000ad00:	91 d0 20 00 	ta  0
4000ad04:	01 00 00 00 	nop 
4000ad08:	01 00 00 00 	nop 
4000ad0c:	01 00 00 00 	nop 

4000ad10 <SW_trap_0xd1>:
4000ad10:	91 d0 20 00 	ta  0
4000ad14:	01 00 00 00 	nop 
4000ad18:	01 00 00 00 	nop 
4000ad1c:	01 00 00 00 	nop 

4000ad20 <SW_trap_0xd2>:
4000ad20:	91 d0 20 00 	ta  0
4000ad24:	01 00 00 00 	nop 
4000ad28:	01 00 00 00 	nop 
4000ad2c:	01 00 00 00 	nop 

4000ad30 <SW_trap_0xd3>:
4000ad30:	91 d0 20 00 	ta  0
4000ad34:	01 00 00 00 	nop 
4000ad38:	01 00 00 00 	nop 
4000ad3c:	01 00 00 00 	nop 

4000ad40 <SW_trap_0xd4>:
4000ad40:	91 d0 20 00 	ta  0
4000ad44:	01 00 00 00 	nop 
4000ad48:	01 00 00 00 	nop 
4000ad4c:	01 00 00 00 	nop 

4000ad50 <SW_trap_0xd5>:
4000ad50:	91 d0 20 00 	ta  0
4000ad54:	01 00 00 00 	nop 
4000ad58:	01 00 00 00 	nop 
4000ad5c:	01 00 00 00 	nop 

4000ad60 <SW_trap_0xd6>:
4000ad60:	91 d0 20 00 	ta  0
4000ad64:	01 00 00 00 	nop 
4000ad68:	01 00 00 00 	nop 
4000ad6c:	01 00 00 00 	nop 

4000ad70 <SW_trap_0xd7>:
4000ad70:	91 d0 20 00 	ta  0
4000ad74:	01 00 00 00 	nop 
4000ad78:	01 00 00 00 	nop 
4000ad7c:	01 00 00 00 	nop 

4000ad80 <SW_trap_0xd8>:
4000ad80:	91 d0 20 00 	ta  0
4000ad84:	01 00 00 00 	nop 
4000ad88:	01 00 00 00 	nop 
4000ad8c:	01 00 00 00 	nop 

4000ad90 <SW_trap_0xd9>:
4000ad90:	91 d0 20 00 	ta  0
4000ad94:	01 00 00 00 	nop 
4000ad98:	01 00 00 00 	nop 
4000ad9c:	01 00 00 00 	nop 

4000ada0 <SW_trap_0xda>:
4000ada0:	91 d0 20 00 	ta  0
4000ada4:	01 00 00 00 	nop 
4000ada8:	01 00 00 00 	nop 
4000adac:	01 00 00 00 	nop 

4000adb0 <SW_trap_0xdb>:
4000adb0:	91 d0 20 00 	ta  0
4000adb4:	01 00 00 00 	nop 
4000adb8:	01 00 00 00 	nop 
4000adbc:	01 00 00 00 	nop 

4000adc0 <SW_trap_0xdc>:
4000adc0:	91 d0 20 00 	ta  0
4000adc4:	01 00 00 00 	nop 
4000adc8:	01 00 00 00 	nop 
4000adcc:	01 00 00 00 	nop 

4000add0 <SW_trap_0xdd>:
4000add0:	91 d0 20 00 	ta  0
4000add4:	01 00 00 00 	nop 
4000add8:	01 00 00 00 	nop 
4000addc:	01 00 00 00 	nop 

4000ade0 <SW_trap_0xde>:
4000ade0:	91 d0 20 00 	ta  0
4000ade4:	01 00 00 00 	nop 
4000ade8:	01 00 00 00 	nop 
4000adec:	01 00 00 00 	nop 

4000adf0 <SW_trap_0xdf>:
4000adf0:	91 d0 20 00 	ta  0
4000adf4:	01 00 00 00 	nop 
4000adf8:	01 00 00 00 	nop 
4000adfc:	01 00 00 00 	nop 

4000ae00 <SW_trap_0xe0>:
4000ae00:	91 d0 20 00 	ta  0
4000ae04:	01 00 00 00 	nop 
4000ae08:	01 00 00 00 	nop 
4000ae0c:	01 00 00 00 	nop 

4000ae10 <SW_trap_0xe1>:
4000ae10:	91 d0 20 00 	ta  0
4000ae14:	01 00 00 00 	nop 
4000ae18:	01 00 00 00 	nop 
4000ae1c:	01 00 00 00 	nop 

4000ae20 <SW_trap_0xe2>:
4000ae20:	91 d0 20 00 	ta  0
4000ae24:	01 00 00 00 	nop 
4000ae28:	01 00 00 00 	nop 
4000ae2c:	01 00 00 00 	nop 

4000ae30 <SW_trap_0xe3>:
4000ae30:	91 d0 20 00 	ta  0
4000ae34:	01 00 00 00 	nop 
4000ae38:	01 00 00 00 	nop 
4000ae3c:	01 00 00 00 	nop 

4000ae40 <SW_trap_0xe4>:
4000ae40:	91 d0 20 00 	ta  0
4000ae44:	01 00 00 00 	nop 
4000ae48:	01 00 00 00 	nop 
4000ae4c:	01 00 00 00 	nop 

4000ae50 <SW_trap_0xe5>:
4000ae50:	91 d0 20 00 	ta  0
4000ae54:	01 00 00 00 	nop 
4000ae58:	01 00 00 00 	nop 
4000ae5c:	01 00 00 00 	nop 

4000ae60 <SW_trap_0xe6>:
4000ae60:	91 d0 20 00 	ta  0
4000ae64:	01 00 00 00 	nop 
4000ae68:	01 00 00 00 	nop 
4000ae6c:	01 00 00 00 	nop 

4000ae70 <SW_trap_0xe7>:
4000ae70:	91 d0 20 00 	ta  0
4000ae74:	01 00 00 00 	nop 
4000ae78:	01 00 00 00 	nop 
4000ae7c:	01 00 00 00 	nop 

4000ae80 <SW_trap_0xe8>:
4000ae80:	91 d0 20 00 	ta  0
4000ae84:	01 00 00 00 	nop 
4000ae88:	01 00 00 00 	nop 
4000ae8c:	01 00 00 00 	nop 

4000ae90 <SW_trap_0xe9>:
4000ae90:	91 d0 20 00 	ta  0
4000ae94:	01 00 00 00 	nop 
4000ae98:	01 00 00 00 	nop 
4000ae9c:	01 00 00 00 	nop 

4000aea0 <SW_trap_0xea>:
4000aea0:	91 d0 20 00 	ta  0
4000aea4:	01 00 00 00 	nop 
4000aea8:	01 00 00 00 	nop 
4000aeac:	01 00 00 00 	nop 

4000aeb0 <SW_trap_0xeb>:
4000aeb0:	91 d0 20 00 	ta  0
4000aeb4:	01 00 00 00 	nop 
4000aeb8:	01 00 00 00 	nop 
4000aebc:	01 00 00 00 	nop 

4000aec0 <SW_trap_0xec>:
4000aec0:	91 d0 20 00 	ta  0
4000aec4:	01 00 00 00 	nop 
4000aec8:	01 00 00 00 	nop 
4000aecc:	01 00 00 00 	nop 

4000aed0 <SW_trap_0xed>:
4000aed0:	91 d0 20 00 	ta  0
4000aed4:	01 00 00 00 	nop 
4000aed8:	01 00 00 00 	nop 
4000aedc:	01 00 00 00 	nop 

4000aee0 <SW_trap_0xee>:
4000aee0:	91 d0 20 00 	ta  0
4000aee4:	01 00 00 00 	nop 
4000aee8:	01 00 00 00 	nop 
4000aeec:	01 00 00 00 	nop 

4000aef0 <SW_trap_0xef>:
4000aef0:	91 d0 20 00 	ta  0
4000aef4:	01 00 00 00 	nop 
4000aef8:	01 00 00 00 	nop 
4000aefc:	01 00 00 00 	nop 

4000af00 <SW_trap_0xf0>:
4000af00:	91 d0 20 00 	ta  0
4000af04:	01 00 00 00 	nop 
4000af08:	01 00 00 00 	nop 
4000af0c:	01 00 00 00 	nop 

4000af10 <SW_trap_0xf1>:
4000af10:	91 d0 20 00 	ta  0
4000af14:	01 00 00 00 	nop 
4000af18:	01 00 00 00 	nop 
4000af1c:	01 00 00 00 	nop 

4000af20 <SW_trap_0xf2>:
4000af20:	91 d0 20 00 	ta  0
4000af24:	01 00 00 00 	nop 
4000af28:	01 00 00 00 	nop 
4000af2c:	01 00 00 00 	nop 

4000af30 <SW_trap_0xf3>:
4000af30:	91 d0 20 00 	ta  0
4000af34:	01 00 00 00 	nop 
4000af38:	01 00 00 00 	nop 
4000af3c:	01 00 00 00 	nop 

4000af40 <SW_trap_0xf4>:
4000af40:	91 d0 20 00 	ta  0
4000af44:	01 00 00 00 	nop 
4000af48:	01 00 00 00 	nop 
4000af4c:	01 00 00 00 	nop 

4000af50 <SW_trap_0xf5>:
4000af50:	91 d0 20 00 	ta  0
4000af54:	01 00 00 00 	nop 
4000af58:	01 00 00 00 	nop 
4000af5c:	01 00 00 00 	nop 

4000af60 <SW_trap_0xf6>:
4000af60:	91 d0 20 00 	ta  0
4000af64:	01 00 00 00 	nop 
4000af68:	01 00 00 00 	nop 
4000af6c:	01 00 00 00 	nop 

4000af70 <SW_trap_0xf7>:
4000af70:	91 d0 20 00 	ta  0
4000af74:	01 00 00 00 	nop 
4000af78:	01 00 00 00 	nop 
4000af7c:	01 00 00 00 	nop 

4000af80 <SW_trap_0xf8>:
4000af80:	91 d0 20 00 	ta  0
4000af84:	01 00 00 00 	nop 
4000af88:	01 00 00 00 	nop 
4000af8c:	01 00 00 00 	nop 

4000af90 <SW_trap_0xf9>:
4000af90:	91 d0 20 00 	ta  0
4000af94:	01 00 00 00 	nop 
4000af98:	01 00 00 00 	nop 
4000af9c:	01 00 00 00 	nop 

4000afa0 <SW_trap_0xfa>:
4000afa0:	91 d0 20 00 	ta  0
4000afa4:	01 00 00 00 	nop 
4000afa8:	01 00 00 00 	nop 
4000afac:	01 00 00 00 	nop 

4000afb0 <SW_trap_0xfb>:
4000afb0:	91 d0 20 00 	ta  0
4000afb4:	01 00 00 00 	nop 
4000afb8:	01 00 00 00 	nop 
4000afbc:	01 00 00 00 	nop 

4000afc0 <SW_trap_0xfc>:
4000afc0:	91 d0 20 00 	ta  0
4000afc4:	01 00 00 00 	nop 
4000afc8:	01 00 00 00 	nop 
4000afcc:	01 00 00 00 	nop 

4000afd0 <SW_trap_0xfd>:
4000afd0:	91 d0 20 00 	ta  0
4000afd4:	01 00 00 00 	nop 
4000afd8:	01 00 00 00 	nop 
4000afdc:	01 00 00 00 	nop 

4000afe0 <SW_trap_0xfe>:
4000afe0:	91 d0 20 00 	ta  0
4000afe4:	01 00 00 00 	nop 
4000afe8:	01 00 00 00 	nop 
4000afec:	01 00 00 00 	nop 
4000aff0:	01 00 00 00 	nop 
4000aff4:	01 00 00 00 	nop 
4000aff8:	01 00 00 00 	nop 
4000affc:	01 00 00 00 	nop 

4000b000 <__sparc_get_pc_thunk.l7>:
4000b000:	81 c3 e0 08 	retl 
4000b004:	ae 03 c0 17 	add  %o7, %l7, %l7
