{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726605678651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726605678652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 21:41:18 2024 " "Processing started: Tue Sep 17 21:41:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726605678652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605678652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Not_So_Basic_CPU -c Not_So_Basic_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Not_So_Basic_CPU -c Not_So_Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605678652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726605678841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726605678841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605682540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605682540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "system_agent.sv(56) " "Verilog HDL information at system_agent.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "system_agent.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/system_agent.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726605682541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_agent " "Found entity 1: system_agent" {  } { { "system_agent.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/system_agent.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605682541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605682541 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(10) " "Verilog HDL warning at memory.sv(10): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/memory.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726605682542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605682542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605682542 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo_shift_reg.sv(22) " "Verilog HDL information at fifo_shift_reg.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "fifo_shift_reg.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/fifo_shift_reg.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726605682543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sa_tx_queue_regs " "Found entity 1: sa_tx_queue_regs" {  } { { "fifo_shift_reg.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/fifo_shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605682543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605682543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.sv 1 1 " "Found 1 design units, including 1 entities, in source file system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726605682544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605682544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726605682558 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ip_addr system.sv(11) " "Verilog HDL warning at system.sv(11): object ip_addr used but never assigned" {  } { { "system.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/system.sv" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726605682558 "|system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ip_trans_id system.sv(13) " "Verilog HDL or VHDL warning at system.sv(13): object \"ip_trans_id\" assigned a value but never read" {  } { { "system.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/system.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726605682558 "|system"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "ip_dat\[2\] system.sv(15) " "Verilog HDL Port Connection error at system.sv(15): output or inout port \"ip_dat\[2\]\" must be connected to a structural net expression" {  } { { "system.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/system.sv" 15 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1726605682559 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "ip_dat\[1\] system.sv(15) " "Verilog HDL Port Connection error at system.sv(15): output or inout port \"ip_dat\[1\]\" must be connected to a structural net expression" {  } { { "system.sv" "" { Text "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/system.sv" 15 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1726605682559 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726605682559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/output_files/Not_So_Basic_CPU.map.smsg " "Generated suppressed messages file C:/Users/ShmarvDogg/Documents/Quartus_Projects/Not_So_Basic_CPU_Stuff/Not_So_Basic_CPU/output_files/Not_So_Basic_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605682573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726605682593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 17 21:41:22 2024 " "Processing ended: Tue Sep 17 21:41:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726605682593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726605682593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726605682593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605682593 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726605683158 ""}
