// Seed: 684554209
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2
);
  wire id_4;
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    output logic id_2,
    output tri   id_3,
    input  tri0  id_4,
    output tri   id_5,
    output uwire id_6,
    output tri1  id_7,
    input  tri1  id_8,
    output wire  id_9,
    output wand  id_10,
    input  tri   id_11,
    input  tri   id_12,
    output wire  id_13
);
  wire id_15;
  always_latch begin
    id_2 <= 1 & 1;
  end
  wire id_16;
  assign id_3 = 1;
  wire id_17;
  module_0(
      id_6, id_5, id_4
  );
endmodule
